// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module LSU(
  input         clock,
                reset,
                io_ptw_req_ready,
                io_ptw_resp_valid,
                io_ptw_resp_bits_ae_final,
  input  [43:0] io_ptw_resp_bits_pte_ppn,
  input         io_ptw_resp_bits_pte_d,
                io_ptw_resp_bits_pte_a,
                io_ptw_resp_bits_pte_g,
                io_ptw_resp_bits_pte_u,
                io_ptw_resp_bits_pte_x,
                io_ptw_resp_bits_pte_w,
                io_ptw_resp_bits_pte_r,
                io_ptw_resp_bits_pte_v,
  input  [1:0]  io_ptw_resp_bits_level,
  input         io_ptw_resp_bits_homogeneous,
  input  [3:0]  io_ptw_ptbr_mode,
  input  [1:0]  io_ptw_status_dprv,
  input         io_ptw_status_mxr,
                io_ptw_status_sum,
                io_ptw_pmp_0_cfg_l,
  input  [1:0]  io_ptw_pmp_0_cfg_a,
  input         io_ptw_pmp_0_cfg_x,
                io_ptw_pmp_0_cfg_w,
                io_ptw_pmp_0_cfg_r,
  input  [29:0] io_ptw_pmp_0_addr,
  input  [31:0] io_ptw_pmp_0_mask,
  input         io_ptw_pmp_1_cfg_l,
  input  [1:0]  io_ptw_pmp_1_cfg_a,
  input         io_ptw_pmp_1_cfg_x,
                io_ptw_pmp_1_cfg_w,
                io_ptw_pmp_1_cfg_r,
  input  [29:0] io_ptw_pmp_1_addr,
  input  [31:0] io_ptw_pmp_1_mask,
  input         io_ptw_pmp_2_cfg_l,
  input  [1:0]  io_ptw_pmp_2_cfg_a,
  input         io_ptw_pmp_2_cfg_x,
                io_ptw_pmp_2_cfg_w,
                io_ptw_pmp_2_cfg_r,
  input  [29:0] io_ptw_pmp_2_addr,
  input  [31:0] io_ptw_pmp_2_mask,
  input         io_ptw_pmp_3_cfg_l,
  input  [1:0]  io_ptw_pmp_3_cfg_a,
  input         io_ptw_pmp_3_cfg_x,
                io_ptw_pmp_3_cfg_w,
                io_ptw_pmp_3_cfg_r,
  input  [29:0] io_ptw_pmp_3_addr,
  input  [31:0] io_ptw_pmp_3_mask,
  input         io_ptw_pmp_4_cfg_l,
  input  [1:0]  io_ptw_pmp_4_cfg_a,
  input         io_ptw_pmp_4_cfg_x,
                io_ptw_pmp_4_cfg_w,
                io_ptw_pmp_4_cfg_r,
  input  [29:0] io_ptw_pmp_4_addr,
  input  [31:0] io_ptw_pmp_4_mask,
  input         io_ptw_pmp_5_cfg_l,
  input  [1:0]  io_ptw_pmp_5_cfg_a,
  input         io_ptw_pmp_5_cfg_x,
                io_ptw_pmp_5_cfg_w,
                io_ptw_pmp_5_cfg_r,
  input  [29:0] io_ptw_pmp_5_addr,
  input  [31:0] io_ptw_pmp_5_mask,
  input         io_ptw_pmp_6_cfg_l,
  input  [1:0]  io_ptw_pmp_6_cfg_a,
  input         io_ptw_pmp_6_cfg_x,
                io_ptw_pmp_6_cfg_w,
                io_ptw_pmp_6_cfg_r,
  input  [29:0] io_ptw_pmp_6_addr,
  input  [31:0] io_ptw_pmp_6_mask,
  input         io_ptw_pmp_7_cfg_l,
  input  [1:0]  io_ptw_pmp_7_cfg_a,
  input         io_ptw_pmp_7_cfg_x,
                io_ptw_pmp_7_cfg_w,
                io_ptw_pmp_7_cfg_r,
  input  [29:0] io_ptw_pmp_7_addr,
  input  [31:0] io_ptw_pmp_7_mask,
  input         io_core_exe_0_req_valid,
  input  [6:0]  io_core_exe_0_req_bits_uop_uopc,
  input  [31:0] io_core_exe_0_req_bits_uop_inst,
                io_core_exe_0_req_bits_uop_debug_inst,
  input         io_core_exe_0_req_bits_uop_is_rvc,
  input  [39:0] io_core_exe_0_req_bits_uop_debug_pc,
  input  [2:0]  io_core_exe_0_req_bits_uop_iq_type,
  input  [9:0]  io_core_exe_0_req_bits_uop_fu_code,
  input  [3:0]  io_core_exe_0_req_bits_uop_ctrl_br_type,
  input  [1:0]  io_core_exe_0_req_bits_uop_ctrl_op1_sel,
  input  [2:0]  io_core_exe_0_req_bits_uop_ctrl_op2_sel,
                io_core_exe_0_req_bits_uop_ctrl_imm_sel,
  input  [3:0]  io_core_exe_0_req_bits_uop_ctrl_op_fcn,
  input         io_core_exe_0_req_bits_uop_ctrl_fcn_dw,
  input  [2:0]  io_core_exe_0_req_bits_uop_ctrl_csr_cmd,
  input         io_core_exe_0_req_bits_uop_ctrl_is_load,
                io_core_exe_0_req_bits_uop_ctrl_is_sta,
                io_core_exe_0_req_bits_uop_ctrl_is_std,
  input  [1:0]  io_core_exe_0_req_bits_uop_iw_state,
  input         io_core_exe_0_req_bits_uop_iw_p1_poisoned,
                io_core_exe_0_req_bits_uop_iw_p2_poisoned,
                io_core_exe_0_req_bits_uop_is_br,
                io_core_exe_0_req_bits_uop_is_jalr,
                io_core_exe_0_req_bits_uop_is_jal,
                io_core_exe_0_req_bits_uop_is_sfb,
  input  [15:0] io_core_exe_0_req_bits_uop_br_mask,
  input  [3:0]  io_core_exe_0_req_bits_uop_br_tag,
  input  [5:0]  io_core_exe_0_req_bits_uop_ftq_idx,
  input         io_core_exe_0_req_bits_uop_edge_inst,
  input  [5:0]  io_core_exe_0_req_bits_uop_pc_lob,
  input         io_core_exe_0_req_bits_uop_taken,
  input  [19:0] io_core_exe_0_req_bits_uop_imm_packed,
  input  [11:0] io_core_exe_0_req_bits_uop_csr_addr,
  input  [7:0]  io_core_exe_0_req_bits_uop_rob_idx,
  input  [4:0]  io_core_exe_0_req_bits_uop_ldq_idx,
                io_core_exe_0_req_bits_uop_stq_idx,
  input  [1:0]  io_core_exe_0_req_bits_uop_rxq_idx,
  input  [5:0]  io_core_exe_0_req_bits_uop_pdst,
                io_core_exe_0_req_bits_uop_prs1,
                io_core_exe_0_req_bits_uop_prs2,
                io_core_exe_0_req_bits_uop_prs3,
                io_core_exe_0_req_bits_uop_ppred,
  input         io_core_exe_0_req_bits_uop_prs1_busy,
                io_core_exe_0_req_bits_uop_prs2_busy,
                io_core_exe_0_req_bits_uop_prs3_busy,
                io_core_exe_0_req_bits_uop_ppred_busy,
  input  [5:0]  io_core_exe_0_req_bits_uop_stale_pdst,
  input         io_core_exe_0_req_bits_uop_exception,
  input  [63:0] io_core_exe_0_req_bits_uop_exc_cause,
  input         io_core_exe_0_req_bits_uop_bypassable,
  input  [4:0]  io_core_exe_0_req_bits_uop_mem_cmd,
  input  [1:0]  io_core_exe_0_req_bits_uop_mem_size,
  input         io_core_exe_0_req_bits_uop_mem_signed,
                io_core_exe_0_req_bits_uop_is_fence,
                io_core_exe_0_req_bits_uop_is_fencei,
                io_core_exe_0_req_bits_uop_is_amo,
                io_core_exe_0_req_bits_uop_uses_ldq,
                io_core_exe_0_req_bits_uop_uses_stq,
                io_core_exe_0_req_bits_uop_is_sys_pc2epc,
                io_core_exe_0_req_bits_uop_is_unique,
                io_core_exe_0_req_bits_uop_flush_on_commit,
                io_core_exe_0_req_bits_uop_ldst_is_rs1,
  input  [5:0]  io_core_exe_0_req_bits_uop_ldst,
                io_core_exe_0_req_bits_uop_lrs1,
                io_core_exe_0_req_bits_uop_lrs2,
                io_core_exe_0_req_bits_uop_lrs3,
  input         io_core_exe_0_req_bits_uop_ldst_val,
  input  [1:0]  io_core_exe_0_req_bits_uop_dst_rtype,
                io_core_exe_0_req_bits_uop_lrs1_rtype,
                io_core_exe_0_req_bits_uop_lrs2_rtype,
  input         io_core_exe_0_req_bits_uop_frs3_en,
                io_core_exe_0_req_bits_uop_fp_val,
                io_core_exe_0_req_bits_uop_fp_single,
                io_core_exe_0_req_bits_uop_xcpt_pf_if,
                io_core_exe_0_req_bits_uop_xcpt_ae_if,
                io_core_exe_0_req_bits_uop_xcpt_ma_if,
                io_core_exe_0_req_bits_uop_bp_debug_if,
                io_core_exe_0_req_bits_uop_bp_xcpt_if,
  input  [1:0]  io_core_exe_0_req_bits_uop_debug_fsrc,
                io_core_exe_0_req_bits_uop_debug_tsrc,
  input  [63:0] io_core_exe_0_req_bits_data,
  input  [39:0] io_core_exe_0_req_bits_addr,
  input         io_core_exe_0_req_bits_mxcpt_valid,
                io_core_exe_0_req_bits_sfence_valid,
                io_core_exe_0_req_bits_sfence_bits_rs1,
                io_core_exe_0_req_bits_sfence_bits_rs2,
  input  [38:0] io_core_exe_0_req_bits_sfence_bits_addr,
  input         io_core_dis_uops_0_valid,
  input  [6:0]  io_core_dis_uops_0_bits_uopc,
  input  [31:0] io_core_dis_uops_0_bits_inst,
                io_core_dis_uops_0_bits_debug_inst,
  input         io_core_dis_uops_0_bits_is_rvc,
  input  [39:0] io_core_dis_uops_0_bits_debug_pc,
  input  [2:0]  io_core_dis_uops_0_bits_iq_type,
  input  [9:0]  io_core_dis_uops_0_bits_fu_code,
  input  [3:0]  io_core_dis_uops_0_bits_ctrl_br_type,
  input  [1:0]  io_core_dis_uops_0_bits_ctrl_op1_sel,
  input  [2:0]  io_core_dis_uops_0_bits_ctrl_op2_sel,
                io_core_dis_uops_0_bits_ctrl_imm_sel,
  input  [3:0]  io_core_dis_uops_0_bits_ctrl_op_fcn,
  input         io_core_dis_uops_0_bits_ctrl_fcn_dw,
  input  [2:0]  io_core_dis_uops_0_bits_ctrl_csr_cmd,
  input         io_core_dis_uops_0_bits_ctrl_is_load,
                io_core_dis_uops_0_bits_ctrl_is_sta,
                io_core_dis_uops_0_bits_ctrl_is_std,
  input  [1:0]  io_core_dis_uops_0_bits_iw_state,
  input         io_core_dis_uops_0_bits_iw_p1_poisoned,
                io_core_dis_uops_0_bits_iw_p2_poisoned,
                io_core_dis_uops_0_bits_is_br,
                io_core_dis_uops_0_bits_is_jalr,
                io_core_dis_uops_0_bits_is_jal,
                io_core_dis_uops_0_bits_is_sfb,
  input  [15:0] io_core_dis_uops_0_bits_br_mask,
  input  [3:0]  io_core_dis_uops_0_bits_br_tag,
  input  [5:0]  io_core_dis_uops_0_bits_ftq_idx,
  input         io_core_dis_uops_0_bits_edge_inst,
  input  [5:0]  io_core_dis_uops_0_bits_pc_lob,
  input         io_core_dis_uops_0_bits_taken,
  input  [19:0] io_core_dis_uops_0_bits_imm_packed,
  input  [11:0] io_core_dis_uops_0_bits_csr_addr,
  input  [7:0]  io_core_dis_uops_0_bits_rob_idx,
  input  [4:0]  io_core_dis_uops_0_bits_ldq_idx,
                io_core_dis_uops_0_bits_stq_idx,
  input  [1:0]  io_core_dis_uops_0_bits_rxq_idx,
  input  [5:0]  io_core_dis_uops_0_bits_pdst,
                io_core_dis_uops_0_bits_prs1,
                io_core_dis_uops_0_bits_prs2,
                io_core_dis_uops_0_bits_prs3,
  input         io_core_dis_uops_0_bits_prs1_busy,
                io_core_dis_uops_0_bits_prs2_busy,
                io_core_dis_uops_0_bits_prs3_busy,
  input  [5:0]  io_core_dis_uops_0_bits_stale_pdst,
  input         io_core_dis_uops_0_bits_exception,
  input  [63:0] io_core_dis_uops_0_bits_exc_cause,
  input         io_core_dis_uops_0_bits_bypassable,
  input  [4:0]  io_core_dis_uops_0_bits_mem_cmd,
  input  [1:0]  io_core_dis_uops_0_bits_mem_size,
  input         io_core_dis_uops_0_bits_mem_signed,
                io_core_dis_uops_0_bits_is_fence,
                io_core_dis_uops_0_bits_is_fencei,
                io_core_dis_uops_0_bits_is_amo,
                io_core_dis_uops_0_bits_uses_ldq,
                io_core_dis_uops_0_bits_uses_stq,
                io_core_dis_uops_0_bits_is_sys_pc2epc,
                io_core_dis_uops_0_bits_is_unique,
                io_core_dis_uops_0_bits_flush_on_commit,
                io_core_dis_uops_0_bits_ldst_is_rs1,
  input  [5:0]  io_core_dis_uops_0_bits_ldst,
                io_core_dis_uops_0_bits_lrs1,
                io_core_dis_uops_0_bits_lrs2,
                io_core_dis_uops_0_bits_lrs3,
  input         io_core_dis_uops_0_bits_ldst_val,
  input  [1:0]  io_core_dis_uops_0_bits_dst_rtype,
                io_core_dis_uops_0_bits_lrs1_rtype,
                io_core_dis_uops_0_bits_lrs2_rtype,
  input         io_core_dis_uops_0_bits_frs3_en,
                io_core_dis_uops_0_bits_fp_val,
                io_core_dis_uops_0_bits_fp_single,
                io_core_dis_uops_0_bits_xcpt_pf_if,
                io_core_dis_uops_0_bits_xcpt_ae_if,
                io_core_dis_uops_0_bits_xcpt_ma_if,
                io_core_dis_uops_0_bits_bp_debug_if,
                io_core_dis_uops_0_bits_bp_xcpt_if,
  input  [1:0]  io_core_dis_uops_0_bits_debug_fsrc,
                io_core_dis_uops_0_bits_debug_tsrc,
  input         io_core_dis_uops_1_valid,
  input  [6:0]  io_core_dis_uops_1_bits_uopc,
  input  [31:0] io_core_dis_uops_1_bits_inst,
                io_core_dis_uops_1_bits_debug_inst,
  input         io_core_dis_uops_1_bits_is_rvc,
  input  [39:0] io_core_dis_uops_1_bits_debug_pc,
  input  [2:0]  io_core_dis_uops_1_bits_iq_type,
  input  [9:0]  io_core_dis_uops_1_bits_fu_code,
  input  [3:0]  io_core_dis_uops_1_bits_ctrl_br_type,
  input  [1:0]  io_core_dis_uops_1_bits_ctrl_op1_sel,
  input  [2:0]  io_core_dis_uops_1_bits_ctrl_op2_sel,
                io_core_dis_uops_1_bits_ctrl_imm_sel,
  input  [3:0]  io_core_dis_uops_1_bits_ctrl_op_fcn,
  input         io_core_dis_uops_1_bits_ctrl_fcn_dw,
  input  [2:0]  io_core_dis_uops_1_bits_ctrl_csr_cmd,
  input         io_core_dis_uops_1_bits_ctrl_is_load,
                io_core_dis_uops_1_bits_ctrl_is_sta,
                io_core_dis_uops_1_bits_ctrl_is_std,
  input  [1:0]  io_core_dis_uops_1_bits_iw_state,
  input         io_core_dis_uops_1_bits_iw_p1_poisoned,
                io_core_dis_uops_1_bits_iw_p2_poisoned,
                io_core_dis_uops_1_bits_is_br,
                io_core_dis_uops_1_bits_is_jalr,
                io_core_dis_uops_1_bits_is_jal,
                io_core_dis_uops_1_bits_is_sfb,
  input  [15:0] io_core_dis_uops_1_bits_br_mask,
  input  [3:0]  io_core_dis_uops_1_bits_br_tag,
  input  [5:0]  io_core_dis_uops_1_bits_ftq_idx,
  input         io_core_dis_uops_1_bits_edge_inst,
  input  [5:0]  io_core_dis_uops_1_bits_pc_lob,
  input         io_core_dis_uops_1_bits_taken,
  input  [19:0] io_core_dis_uops_1_bits_imm_packed,
  input  [11:0] io_core_dis_uops_1_bits_csr_addr,
  input  [7:0]  io_core_dis_uops_1_bits_rob_idx,
  input  [4:0]  io_core_dis_uops_1_bits_ldq_idx,
                io_core_dis_uops_1_bits_stq_idx,
  input  [1:0]  io_core_dis_uops_1_bits_rxq_idx,
  input  [5:0]  io_core_dis_uops_1_bits_pdst,
                io_core_dis_uops_1_bits_prs1,
                io_core_dis_uops_1_bits_prs2,
                io_core_dis_uops_1_bits_prs3,
  input         io_core_dis_uops_1_bits_prs1_busy,
                io_core_dis_uops_1_bits_prs2_busy,
                io_core_dis_uops_1_bits_prs3_busy,
  input  [5:0]  io_core_dis_uops_1_bits_stale_pdst,
  input         io_core_dis_uops_1_bits_exception,
  input  [63:0] io_core_dis_uops_1_bits_exc_cause,
  input         io_core_dis_uops_1_bits_bypassable,
  input  [4:0]  io_core_dis_uops_1_bits_mem_cmd,
  input  [1:0]  io_core_dis_uops_1_bits_mem_size,
  input         io_core_dis_uops_1_bits_mem_signed,
                io_core_dis_uops_1_bits_is_fence,
                io_core_dis_uops_1_bits_is_fencei,
                io_core_dis_uops_1_bits_is_amo,
                io_core_dis_uops_1_bits_uses_ldq,
                io_core_dis_uops_1_bits_uses_stq,
                io_core_dis_uops_1_bits_is_sys_pc2epc,
                io_core_dis_uops_1_bits_is_unique,
                io_core_dis_uops_1_bits_flush_on_commit,
                io_core_dis_uops_1_bits_ldst_is_rs1,
  input  [5:0]  io_core_dis_uops_1_bits_ldst,
                io_core_dis_uops_1_bits_lrs1,
                io_core_dis_uops_1_bits_lrs2,
                io_core_dis_uops_1_bits_lrs3,
  input         io_core_dis_uops_1_bits_ldst_val,
  input  [1:0]  io_core_dis_uops_1_bits_dst_rtype,
                io_core_dis_uops_1_bits_lrs1_rtype,
                io_core_dis_uops_1_bits_lrs2_rtype,
  input         io_core_dis_uops_1_bits_frs3_en,
                io_core_dis_uops_1_bits_fp_val,
                io_core_dis_uops_1_bits_fp_single,
                io_core_dis_uops_1_bits_xcpt_pf_if,
                io_core_dis_uops_1_bits_xcpt_ae_if,
                io_core_dis_uops_1_bits_xcpt_ma_if,
                io_core_dis_uops_1_bits_bp_debug_if,
                io_core_dis_uops_1_bits_bp_xcpt_if,
  input  [1:0]  io_core_dis_uops_1_bits_debug_fsrc,
                io_core_dis_uops_1_bits_debug_tsrc,
  input         io_core_dis_uops_2_valid,
  input  [6:0]  io_core_dis_uops_2_bits_uopc,
  input  [31:0] io_core_dis_uops_2_bits_inst,
                io_core_dis_uops_2_bits_debug_inst,
  input         io_core_dis_uops_2_bits_is_rvc,
  input  [39:0] io_core_dis_uops_2_bits_debug_pc,
  input  [2:0]  io_core_dis_uops_2_bits_iq_type,
  input  [9:0]  io_core_dis_uops_2_bits_fu_code,
  input  [3:0]  io_core_dis_uops_2_bits_ctrl_br_type,
  input  [1:0]  io_core_dis_uops_2_bits_ctrl_op1_sel,
  input  [2:0]  io_core_dis_uops_2_bits_ctrl_op2_sel,
                io_core_dis_uops_2_bits_ctrl_imm_sel,
  input  [3:0]  io_core_dis_uops_2_bits_ctrl_op_fcn,
  input         io_core_dis_uops_2_bits_ctrl_fcn_dw,
  input  [2:0]  io_core_dis_uops_2_bits_ctrl_csr_cmd,
  input         io_core_dis_uops_2_bits_ctrl_is_load,
                io_core_dis_uops_2_bits_ctrl_is_sta,
                io_core_dis_uops_2_bits_ctrl_is_std,
  input  [1:0]  io_core_dis_uops_2_bits_iw_state,
  input         io_core_dis_uops_2_bits_iw_p1_poisoned,
                io_core_dis_uops_2_bits_iw_p2_poisoned,
                io_core_dis_uops_2_bits_is_br,
                io_core_dis_uops_2_bits_is_jalr,
                io_core_dis_uops_2_bits_is_jal,
                io_core_dis_uops_2_bits_is_sfb,
  input  [15:0] io_core_dis_uops_2_bits_br_mask,
  input  [3:0]  io_core_dis_uops_2_bits_br_tag,
  input  [5:0]  io_core_dis_uops_2_bits_ftq_idx,
  input         io_core_dis_uops_2_bits_edge_inst,
  input  [5:0]  io_core_dis_uops_2_bits_pc_lob,
  input         io_core_dis_uops_2_bits_taken,
  input  [19:0] io_core_dis_uops_2_bits_imm_packed,
  input  [11:0] io_core_dis_uops_2_bits_csr_addr,
  input  [7:0]  io_core_dis_uops_2_bits_rob_idx,
  input  [4:0]  io_core_dis_uops_2_bits_ldq_idx,
                io_core_dis_uops_2_bits_stq_idx,
  input  [1:0]  io_core_dis_uops_2_bits_rxq_idx,
  input  [5:0]  io_core_dis_uops_2_bits_pdst,
                io_core_dis_uops_2_bits_prs1,
                io_core_dis_uops_2_bits_prs2,
                io_core_dis_uops_2_bits_prs3,
  input         io_core_dis_uops_2_bits_prs1_busy,
                io_core_dis_uops_2_bits_prs2_busy,
                io_core_dis_uops_2_bits_prs3_busy,
  input  [5:0]  io_core_dis_uops_2_bits_stale_pdst,
  input         io_core_dis_uops_2_bits_exception,
  input  [63:0] io_core_dis_uops_2_bits_exc_cause,
  input         io_core_dis_uops_2_bits_bypassable,
  input  [4:0]  io_core_dis_uops_2_bits_mem_cmd,
  input  [1:0]  io_core_dis_uops_2_bits_mem_size,
  input         io_core_dis_uops_2_bits_mem_signed,
                io_core_dis_uops_2_bits_is_fence,
                io_core_dis_uops_2_bits_is_fencei,
                io_core_dis_uops_2_bits_is_amo,
                io_core_dis_uops_2_bits_uses_ldq,
                io_core_dis_uops_2_bits_uses_stq,
                io_core_dis_uops_2_bits_is_sys_pc2epc,
                io_core_dis_uops_2_bits_is_unique,
                io_core_dis_uops_2_bits_flush_on_commit,
                io_core_dis_uops_2_bits_ldst_is_rs1,
  input  [5:0]  io_core_dis_uops_2_bits_ldst,
                io_core_dis_uops_2_bits_lrs1,
                io_core_dis_uops_2_bits_lrs2,
                io_core_dis_uops_2_bits_lrs3,
  input         io_core_dis_uops_2_bits_ldst_val,
  input  [1:0]  io_core_dis_uops_2_bits_dst_rtype,
                io_core_dis_uops_2_bits_lrs1_rtype,
                io_core_dis_uops_2_bits_lrs2_rtype,
  input         io_core_dis_uops_2_bits_frs3_en,
                io_core_dis_uops_2_bits_fp_val,
                io_core_dis_uops_2_bits_fp_single,
                io_core_dis_uops_2_bits_xcpt_pf_if,
                io_core_dis_uops_2_bits_xcpt_ae_if,
                io_core_dis_uops_2_bits_xcpt_ma_if,
                io_core_dis_uops_2_bits_bp_debug_if,
                io_core_dis_uops_2_bits_bp_xcpt_if,
  input  [1:0]  io_core_dis_uops_2_bits_debug_fsrc,
                io_core_dis_uops_2_bits_debug_tsrc,
  input         io_core_dis_uops_3_valid,
  input  [6:0]  io_core_dis_uops_3_bits_uopc,
  input  [31:0] io_core_dis_uops_3_bits_inst,
                io_core_dis_uops_3_bits_debug_inst,
  input         io_core_dis_uops_3_bits_is_rvc,
  input  [39:0] io_core_dis_uops_3_bits_debug_pc,
  input  [2:0]  io_core_dis_uops_3_bits_iq_type,
  input  [9:0]  io_core_dis_uops_3_bits_fu_code,
  input  [3:0]  io_core_dis_uops_3_bits_ctrl_br_type,
  input  [1:0]  io_core_dis_uops_3_bits_ctrl_op1_sel,
  input  [2:0]  io_core_dis_uops_3_bits_ctrl_op2_sel,
                io_core_dis_uops_3_bits_ctrl_imm_sel,
  input  [3:0]  io_core_dis_uops_3_bits_ctrl_op_fcn,
  input         io_core_dis_uops_3_bits_ctrl_fcn_dw,
  input  [2:0]  io_core_dis_uops_3_bits_ctrl_csr_cmd,
  input         io_core_dis_uops_3_bits_ctrl_is_load,
                io_core_dis_uops_3_bits_ctrl_is_sta,
                io_core_dis_uops_3_bits_ctrl_is_std,
  input  [1:0]  io_core_dis_uops_3_bits_iw_state,
  input         io_core_dis_uops_3_bits_iw_p1_poisoned,
                io_core_dis_uops_3_bits_iw_p2_poisoned,
                io_core_dis_uops_3_bits_is_br,
                io_core_dis_uops_3_bits_is_jalr,
                io_core_dis_uops_3_bits_is_jal,
                io_core_dis_uops_3_bits_is_sfb,
  input  [15:0] io_core_dis_uops_3_bits_br_mask,
  input  [3:0]  io_core_dis_uops_3_bits_br_tag,
  input  [5:0]  io_core_dis_uops_3_bits_ftq_idx,
  input         io_core_dis_uops_3_bits_edge_inst,
  input  [5:0]  io_core_dis_uops_3_bits_pc_lob,
  input         io_core_dis_uops_3_bits_taken,
  input  [19:0] io_core_dis_uops_3_bits_imm_packed,
  input  [11:0] io_core_dis_uops_3_bits_csr_addr,
  input  [7:0]  io_core_dis_uops_3_bits_rob_idx,
  input  [4:0]  io_core_dis_uops_3_bits_ldq_idx,
                io_core_dis_uops_3_bits_stq_idx,
  input  [1:0]  io_core_dis_uops_3_bits_rxq_idx,
  input  [5:0]  io_core_dis_uops_3_bits_pdst,
                io_core_dis_uops_3_bits_prs1,
                io_core_dis_uops_3_bits_prs2,
                io_core_dis_uops_3_bits_prs3,
  input         io_core_dis_uops_3_bits_prs1_busy,
                io_core_dis_uops_3_bits_prs2_busy,
                io_core_dis_uops_3_bits_prs3_busy,
  input  [5:0]  io_core_dis_uops_3_bits_stale_pdst,
  input         io_core_dis_uops_3_bits_exception,
  input  [63:0] io_core_dis_uops_3_bits_exc_cause,
  input         io_core_dis_uops_3_bits_bypassable,
  input  [4:0]  io_core_dis_uops_3_bits_mem_cmd,
  input  [1:0]  io_core_dis_uops_3_bits_mem_size,
  input         io_core_dis_uops_3_bits_mem_signed,
                io_core_dis_uops_3_bits_is_fence,
                io_core_dis_uops_3_bits_is_fencei,
                io_core_dis_uops_3_bits_is_amo,
                io_core_dis_uops_3_bits_uses_ldq,
                io_core_dis_uops_3_bits_uses_stq,
                io_core_dis_uops_3_bits_is_sys_pc2epc,
                io_core_dis_uops_3_bits_is_unique,
                io_core_dis_uops_3_bits_flush_on_commit,
                io_core_dis_uops_3_bits_ldst_is_rs1,
  input  [5:0]  io_core_dis_uops_3_bits_ldst,
                io_core_dis_uops_3_bits_lrs1,
                io_core_dis_uops_3_bits_lrs2,
                io_core_dis_uops_3_bits_lrs3,
  input         io_core_dis_uops_3_bits_ldst_val,
  input  [1:0]  io_core_dis_uops_3_bits_dst_rtype,
                io_core_dis_uops_3_bits_lrs1_rtype,
                io_core_dis_uops_3_bits_lrs2_rtype,
  input         io_core_dis_uops_3_bits_frs3_en,
                io_core_dis_uops_3_bits_fp_val,
                io_core_dis_uops_3_bits_fp_single,
                io_core_dis_uops_3_bits_xcpt_pf_if,
                io_core_dis_uops_3_bits_xcpt_ae_if,
                io_core_dis_uops_3_bits_xcpt_ma_if,
                io_core_dis_uops_3_bits_bp_debug_if,
                io_core_dis_uops_3_bits_bp_xcpt_if,
  input  [1:0]  io_core_dis_uops_3_bits_debug_fsrc,
                io_core_dis_uops_3_bits_debug_tsrc,
  input         io_core_dis_uops_4_valid,
  input  [6:0]  io_core_dis_uops_4_bits_uopc,
  input  [31:0] io_core_dis_uops_4_bits_inst,
                io_core_dis_uops_4_bits_debug_inst,
  input         io_core_dis_uops_4_bits_is_rvc,
  input  [39:0] io_core_dis_uops_4_bits_debug_pc,
  input  [2:0]  io_core_dis_uops_4_bits_iq_type,
  input  [9:0]  io_core_dis_uops_4_bits_fu_code,
  input  [3:0]  io_core_dis_uops_4_bits_ctrl_br_type,
  input  [1:0]  io_core_dis_uops_4_bits_ctrl_op1_sel,
  input  [2:0]  io_core_dis_uops_4_bits_ctrl_op2_sel,
                io_core_dis_uops_4_bits_ctrl_imm_sel,
  input  [3:0]  io_core_dis_uops_4_bits_ctrl_op_fcn,
  input         io_core_dis_uops_4_bits_ctrl_fcn_dw,
  input  [2:0]  io_core_dis_uops_4_bits_ctrl_csr_cmd,
  input         io_core_dis_uops_4_bits_ctrl_is_load,
                io_core_dis_uops_4_bits_ctrl_is_sta,
                io_core_dis_uops_4_bits_ctrl_is_std,
  input  [1:0]  io_core_dis_uops_4_bits_iw_state,
  input         io_core_dis_uops_4_bits_iw_p1_poisoned,
                io_core_dis_uops_4_bits_iw_p2_poisoned,
                io_core_dis_uops_4_bits_is_br,
                io_core_dis_uops_4_bits_is_jalr,
                io_core_dis_uops_4_bits_is_jal,
                io_core_dis_uops_4_bits_is_sfb,
  input  [15:0] io_core_dis_uops_4_bits_br_mask,
  input  [3:0]  io_core_dis_uops_4_bits_br_tag,
  input  [5:0]  io_core_dis_uops_4_bits_ftq_idx,
  input         io_core_dis_uops_4_bits_edge_inst,
  input  [5:0]  io_core_dis_uops_4_bits_pc_lob,
  input         io_core_dis_uops_4_bits_taken,
  input  [19:0] io_core_dis_uops_4_bits_imm_packed,
  input  [11:0] io_core_dis_uops_4_bits_csr_addr,
  input  [7:0]  io_core_dis_uops_4_bits_rob_idx,
  input  [4:0]  io_core_dis_uops_4_bits_ldq_idx,
                io_core_dis_uops_4_bits_stq_idx,
  input  [1:0]  io_core_dis_uops_4_bits_rxq_idx,
  input  [5:0]  io_core_dis_uops_4_bits_pdst,
                io_core_dis_uops_4_bits_prs1,
                io_core_dis_uops_4_bits_prs2,
                io_core_dis_uops_4_bits_prs3,
  input         io_core_dis_uops_4_bits_prs1_busy,
                io_core_dis_uops_4_bits_prs2_busy,
                io_core_dis_uops_4_bits_prs3_busy,
  input  [5:0]  io_core_dis_uops_4_bits_stale_pdst,
  input         io_core_dis_uops_4_bits_exception,
  input  [63:0] io_core_dis_uops_4_bits_exc_cause,
  input         io_core_dis_uops_4_bits_bypassable,
  input  [4:0]  io_core_dis_uops_4_bits_mem_cmd,
  input  [1:0]  io_core_dis_uops_4_bits_mem_size,
  input         io_core_dis_uops_4_bits_mem_signed,
                io_core_dis_uops_4_bits_is_fence,
                io_core_dis_uops_4_bits_is_fencei,
                io_core_dis_uops_4_bits_is_amo,
                io_core_dis_uops_4_bits_uses_ldq,
                io_core_dis_uops_4_bits_uses_stq,
                io_core_dis_uops_4_bits_is_sys_pc2epc,
                io_core_dis_uops_4_bits_is_unique,
                io_core_dis_uops_4_bits_flush_on_commit,
                io_core_dis_uops_4_bits_ldst_is_rs1,
  input  [5:0]  io_core_dis_uops_4_bits_ldst,
                io_core_dis_uops_4_bits_lrs1,
                io_core_dis_uops_4_bits_lrs2,
                io_core_dis_uops_4_bits_lrs3,
  input         io_core_dis_uops_4_bits_ldst_val,
  input  [1:0]  io_core_dis_uops_4_bits_dst_rtype,
                io_core_dis_uops_4_bits_lrs1_rtype,
                io_core_dis_uops_4_bits_lrs2_rtype,
  input         io_core_dis_uops_4_bits_frs3_en,
                io_core_dis_uops_4_bits_fp_val,
                io_core_dis_uops_4_bits_fp_single,
                io_core_dis_uops_4_bits_xcpt_pf_if,
                io_core_dis_uops_4_bits_xcpt_ae_if,
                io_core_dis_uops_4_bits_xcpt_ma_if,
                io_core_dis_uops_4_bits_bp_debug_if,
                io_core_dis_uops_4_bits_bp_xcpt_if,
  input  [1:0]  io_core_dis_uops_4_bits_debug_fsrc,
                io_core_dis_uops_4_bits_debug_tsrc,
  input         io_core_fp_stdata_valid,
  input  [15:0] io_core_fp_stdata_bits_uop_br_mask,
  input  [7:0]  io_core_fp_stdata_bits_uop_rob_idx,
  input  [4:0]  io_core_fp_stdata_bits_uop_stq_idx,
  input  [63:0] io_core_fp_stdata_bits_data,
  input         io_core_commit_valids_0,
                io_core_commit_valids_1,
                io_core_commit_valids_2,
                io_core_commit_valids_3,
                io_core_commit_valids_4,
                io_core_commit_uops_0_uses_ldq,
                io_core_commit_uops_0_uses_stq,
                io_core_commit_uops_1_uses_ldq,
                io_core_commit_uops_1_uses_stq,
                io_core_commit_uops_2_uses_ldq,
                io_core_commit_uops_2_uses_stq,
                io_core_commit_uops_3_uses_ldq,
                io_core_commit_uops_3_uses_stq,
                io_core_commit_uops_4_uses_ldq,
                io_core_commit_uops_4_uses_stq,
                io_core_commit_load_at_rob_head,
                io_core_fence_dmem,
  input  [15:0] io_core_brupdate_b1_resolve_mask,
                io_core_brupdate_b1_mispredict_mask,
  input  [4:0]  io_core_brupdate_b2_uop_ldq_idx,
                io_core_brupdate_b2_uop_stq_idx,
  input         io_core_brupdate_b2_mispredict,
  input  [7:0]  io_core_rob_head_idx,
  input         io_core_exception,
                io_dmem_req_ready,
                io_dmem_resp_0_valid,
  input  [4:0]  io_dmem_resp_0_bits_uop_ldq_idx,
                io_dmem_resp_0_bits_uop_stq_idx,
  input         io_dmem_resp_0_bits_uop_is_amo,
                io_dmem_resp_0_bits_uop_uses_ldq,
                io_dmem_resp_0_bits_uop_uses_stq,
  input  [63:0] io_dmem_resp_0_bits_data,
  input         io_dmem_resp_0_bits_is_hella,
                io_dmem_nack_0_valid,
  input  [4:0]  io_dmem_nack_0_bits_uop_ldq_idx,
                io_dmem_nack_0_bits_uop_stq_idx,
  input         io_dmem_nack_0_bits_uop_uses_ldq,
                io_dmem_nack_0_bits_uop_uses_stq,
                io_dmem_nack_0_bits_is_hella,
                io_dmem_release_valid,
  input  [31:0] io_dmem_release_bits_address,
  input         io_dmem_ordered,
                io_hellacache_req_valid,
  input  [39:0] io_hellacache_req_bits_addr,
  input         io_hellacache_s1_kill,
  output        io_ptw_req_valid,
                io_ptw_req_bits_valid,
  output [26:0] io_ptw_req_bits_bits_addr,
  output        io_core_exe_0_iresp_valid,
  output [7:0]  io_core_exe_0_iresp_bits_uop_rob_idx,
  output [5:0]  io_core_exe_0_iresp_bits_uop_pdst,
  output        io_core_exe_0_iresp_bits_uop_is_amo,
                io_core_exe_0_iresp_bits_uop_uses_stq,
  output [1:0]  io_core_exe_0_iresp_bits_uop_dst_rtype,
  output [63:0] io_core_exe_0_iresp_bits_data,
  output        io_core_exe_0_fresp_valid,
  output [6:0]  io_core_exe_0_fresp_bits_uop_uopc,
  output [15:0] io_core_exe_0_fresp_bits_uop_br_mask,
  output [7:0]  io_core_exe_0_fresp_bits_uop_rob_idx,
  output [4:0]  io_core_exe_0_fresp_bits_uop_stq_idx,
  output [5:0]  io_core_exe_0_fresp_bits_uop_pdst,
  output [1:0]  io_core_exe_0_fresp_bits_uop_mem_size,
  output        io_core_exe_0_fresp_bits_uop_is_amo,
                io_core_exe_0_fresp_bits_uop_uses_stq,
  output [1:0]  io_core_exe_0_fresp_bits_uop_dst_rtype,
  output        io_core_exe_0_fresp_bits_uop_fp_val,
  output [64:0] io_core_exe_0_fresp_bits_data,
  output [4:0]  io_core_dis_ldq_idx_0,
                io_core_dis_ldq_idx_1,
                io_core_dis_ldq_idx_2,
                io_core_dis_ldq_idx_3,
                io_core_dis_ldq_idx_4,
                io_core_dis_stq_idx_0,
                io_core_dis_stq_idx_1,
                io_core_dis_stq_idx_2,
                io_core_dis_stq_idx_3,
                io_core_dis_stq_idx_4,
  output        io_core_ldq_full_0,
                io_core_ldq_full_1,
                io_core_ldq_full_2,
                io_core_ldq_full_3,
                io_core_ldq_full_4,
                io_core_stq_full_0,
                io_core_stq_full_1,
                io_core_stq_full_2,
                io_core_stq_full_3,
                io_core_stq_full_4,
                io_core_fp_stdata_ready,
                io_core_clr_bsy_0_valid,
  output [7:0]  io_core_clr_bsy_0_bits,
  output        io_core_clr_bsy_1_valid,
  output [7:0]  io_core_clr_bsy_1_bits,
  output        io_core_spec_ld_wakeup_0_valid,
  output [5:0]  io_core_spec_ld_wakeup_0_bits,
  output        io_core_ld_miss,
                io_core_fencei_rdy,
                io_core_lxcpt_valid,
  output [15:0] io_core_lxcpt_bits_uop_br_mask,
  output [7:0]  io_core_lxcpt_bits_uop_rob_idx,
  output [4:0]  io_core_lxcpt_bits_cause,
  output [39:0] io_core_lxcpt_bits_badvaddr,
  output        io_dmem_req_valid,
                io_dmem_req_bits_0_valid,
  output [6:0]  io_dmem_req_bits_0_bits_uop_uopc,
  output [31:0] io_dmem_req_bits_0_bits_uop_inst,
                io_dmem_req_bits_0_bits_uop_debug_inst,
  output        io_dmem_req_bits_0_bits_uop_is_rvc,
  output [39:0] io_dmem_req_bits_0_bits_uop_debug_pc,
  output [2:0]  io_dmem_req_bits_0_bits_uop_iq_type,
  output [9:0]  io_dmem_req_bits_0_bits_uop_fu_code,
  output [3:0]  io_dmem_req_bits_0_bits_uop_ctrl_br_type,
  output [1:0]  io_dmem_req_bits_0_bits_uop_ctrl_op1_sel,
  output [2:0]  io_dmem_req_bits_0_bits_uop_ctrl_op2_sel,
                io_dmem_req_bits_0_bits_uop_ctrl_imm_sel,
  output [3:0]  io_dmem_req_bits_0_bits_uop_ctrl_op_fcn,
  output        io_dmem_req_bits_0_bits_uop_ctrl_fcn_dw,
  output [2:0]  io_dmem_req_bits_0_bits_uop_ctrl_csr_cmd,
  output        io_dmem_req_bits_0_bits_uop_ctrl_is_load,
                io_dmem_req_bits_0_bits_uop_ctrl_is_sta,
                io_dmem_req_bits_0_bits_uop_ctrl_is_std,
  output [1:0]  io_dmem_req_bits_0_bits_uop_iw_state,
  output        io_dmem_req_bits_0_bits_uop_iw_p1_poisoned,
                io_dmem_req_bits_0_bits_uop_iw_p2_poisoned,
                io_dmem_req_bits_0_bits_uop_is_br,
                io_dmem_req_bits_0_bits_uop_is_jalr,
                io_dmem_req_bits_0_bits_uop_is_jal,
                io_dmem_req_bits_0_bits_uop_is_sfb,
  output [15:0] io_dmem_req_bits_0_bits_uop_br_mask,
  output [3:0]  io_dmem_req_bits_0_bits_uop_br_tag,
  output [5:0]  io_dmem_req_bits_0_bits_uop_ftq_idx,
  output        io_dmem_req_bits_0_bits_uop_edge_inst,
  output [5:0]  io_dmem_req_bits_0_bits_uop_pc_lob,
  output        io_dmem_req_bits_0_bits_uop_taken,
  output [19:0] io_dmem_req_bits_0_bits_uop_imm_packed,
  output [11:0] io_dmem_req_bits_0_bits_uop_csr_addr,
  output [7:0]  io_dmem_req_bits_0_bits_uop_rob_idx,
  output [4:0]  io_dmem_req_bits_0_bits_uop_ldq_idx,
                io_dmem_req_bits_0_bits_uop_stq_idx,
  output [1:0]  io_dmem_req_bits_0_bits_uop_rxq_idx,
  output [5:0]  io_dmem_req_bits_0_bits_uop_pdst,
                io_dmem_req_bits_0_bits_uop_prs1,
                io_dmem_req_bits_0_bits_uop_prs2,
                io_dmem_req_bits_0_bits_uop_prs3,
                io_dmem_req_bits_0_bits_uop_ppred,
  output        io_dmem_req_bits_0_bits_uop_prs1_busy,
                io_dmem_req_bits_0_bits_uop_prs2_busy,
                io_dmem_req_bits_0_bits_uop_prs3_busy,
                io_dmem_req_bits_0_bits_uop_ppred_busy,
  output [5:0]  io_dmem_req_bits_0_bits_uop_stale_pdst,
  output        io_dmem_req_bits_0_bits_uop_exception,
  output [63:0] io_dmem_req_bits_0_bits_uop_exc_cause,
  output        io_dmem_req_bits_0_bits_uop_bypassable,
  output [4:0]  io_dmem_req_bits_0_bits_uop_mem_cmd,
  output [1:0]  io_dmem_req_bits_0_bits_uop_mem_size,
  output        io_dmem_req_bits_0_bits_uop_mem_signed,
                io_dmem_req_bits_0_bits_uop_is_fence,
                io_dmem_req_bits_0_bits_uop_is_fencei,
                io_dmem_req_bits_0_bits_uop_is_amo,
                io_dmem_req_bits_0_bits_uop_uses_ldq,
                io_dmem_req_bits_0_bits_uop_uses_stq,
                io_dmem_req_bits_0_bits_uop_is_sys_pc2epc,
                io_dmem_req_bits_0_bits_uop_is_unique,
                io_dmem_req_bits_0_bits_uop_flush_on_commit,
                io_dmem_req_bits_0_bits_uop_ldst_is_rs1,
  output [5:0]  io_dmem_req_bits_0_bits_uop_ldst,
                io_dmem_req_bits_0_bits_uop_lrs1,
                io_dmem_req_bits_0_bits_uop_lrs2,
                io_dmem_req_bits_0_bits_uop_lrs3,
  output        io_dmem_req_bits_0_bits_uop_ldst_val,
  output [1:0]  io_dmem_req_bits_0_bits_uop_dst_rtype,
                io_dmem_req_bits_0_bits_uop_lrs1_rtype,
                io_dmem_req_bits_0_bits_uop_lrs2_rtype,
  output        io_dmem_req_bits_0_bits_uop_frs3_en,
                io_dmem_req_bits_0_bits_uop_fp_val,
                io_dmem_req_bits_0_bits_uop_fp_single,
                io_dmem_req_bits_0_bits_uop_xcpt_pf_if,
                io_dmem_req_bits_0_bits_uop_xcpt_ae_if,
                io_dmem_req_bits_0_bits_uop_xcpt_ma_if,
                io_dmem_req_bits_0_bits_uop_bp_debug_if,
                io_dmem_req_bits_0_bits_uop_bp_xcpt_if,
  output [1:0]  io_dmem_req_bits_0_bits_uop_debug_fsrc,
                io_dmem_req_bits_0_bits_uop_debug_tsrc,
  output [39:0] io_dmem_req_bits_0_bits_addr,
  output [63:0] io_dmem_req_bits_0_bits_data,
  output        io_dmem_req_bits_0_bits_is_hella,
                io_dmem_s1_kill_0,
  output [15:0] io_dmem_brupdate_b1_resolve_mask,
                io_dmem_brupdate_b1_mispredict_mask,
  output        io_dmem_exception,
                io_dmem_release_ready,
                io_dmem_force_order,
                io_hellacache_req_ready,
                io_hellacache_s2_nack,
                io_hellacache_resp_valid,
  output [63:0] io_hellacache_resp_bits_data,
  output        io_hellacache_s2_xcpt_ae_ld
);

  wire              _GEN;	// @[lsu.scala:521:42, :1529:34, :1535:38, :1552:43, :1555:38, :1562:40, :1578:42]
  wire              _T_2136;	// @[lsu.scala:1578:28]
  wire              _GEN_0;	// @[lsu.scala:518:42, :1529:34, :1535:38]
  wire              _T_2125;	// @[lsu.scala:1535:28]
  wire              store_needs_order;	// @[lsu.scala:407:35, :1497:3, :1498:64]
  wire              nacking_loads_23;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_22;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_21;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_20;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_19;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_18;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_17;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_16;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_15;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_14;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_13;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_12;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_11;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_10;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_9;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_8;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_7;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_6;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_5;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_4;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_3;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_2;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_1;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              nacking_loads_0;	// @[lsu.scala:1056:34, :1286:5, :1289:7]
  wire              block_load_wakeup;	// @[lsu.scala:1201:80, :1212:43, :1213:25]
  reg               mem_xcpt_valids_0;	// @[lsu.scala:669:32]
  wire              _will_fire_store_commit_0_T_2;	// @[lsu.scala:538:31]
  wire [4:0]        _forwarding_age_logic_0_io_forwarding_idx;	// @[lsu.scala:1180:57]
  wire              _dtlb_io_miss_rdy;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_miss;	// @[lsu.scala:248:20]
  wire [31:0]       _dtlb_io_resp_0_paddr;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_pf_ld;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_pf_st;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_ae_ld;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_ae_st;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_ma_ld;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_ma_st;	// @[lsu.scala:248:20]
  wire              _dtlb_io_resp_0_cacheable;	// @[lsu.scala:248:20]
  reg               ldq_0_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_0_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_0_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_0_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_0_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_0_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_0_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_0_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_0_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_0_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_0_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_0_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_0_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_0_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_0_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_0_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_0_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_0_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_0_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_0_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_0_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_0_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_0_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_0_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_1_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_1_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_1_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_1_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_1_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_1_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_1_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_1_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_1_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_1_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_1_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_1_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_1_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_1_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_1_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_1_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_1_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_1_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_1_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_1_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_1_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_1_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_1_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_1_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_2_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_2_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_2_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_2_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_2_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_2_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_2_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_2_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_2_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_2_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_2_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_2_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_2_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_2_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_2_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_2_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_2_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_2_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_2_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_2_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_2_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_2_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_2_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_2_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_3_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_3_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_3_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_3_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_3_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_3_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_3_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_3_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_3_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_3_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_3_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_3_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_3_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_3_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_3_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_3_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_3_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_3_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_3_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_3_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_3_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_3_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_3_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_3_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_4_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_4_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_4_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_4_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_4_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_4_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_4_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_4_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_4_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_4_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_4_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_4_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_4_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_4_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_4_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_4_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_4_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_4_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_4_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_4_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_4_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_4_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_4_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_4_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_5_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_5_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_5_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_5_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_5_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_5_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_5_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_5_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_5_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_5_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_5_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_5_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_5_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_5_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_5_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_5_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_5_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_5_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_5_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_5_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_5_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_5_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_5_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_5_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_6_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_6_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_6_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_6_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_6_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_6_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_6_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_6_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_6_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_6_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_6_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_6_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_6_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_6_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_6_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_6_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_6_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_6_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_6_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_6_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_6_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_6_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_6_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_6_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_7_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_7_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_7_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_7_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_7_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_7_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_7_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_7_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_7_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_7_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_7_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_7_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_7_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_7_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_7_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_7_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_7_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_7_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_7_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_7_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_7_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_7_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_7_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_7_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_8_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_8_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_8_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_8_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_8_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_8_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_8_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_8_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_8_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_8_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_8_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_8_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_8_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_8_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_8_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_8_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_8_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_8_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_8_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_8_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_8_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_8_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_8_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_8_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_9_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_9_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_9_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_9_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_9_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_9_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_9_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_9_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_9_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_9_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_9_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_9_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_9_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_9_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_9_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_9_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_9_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_9_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_9_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_9_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_9_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_9_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_9_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_9_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_10_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_10_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_10_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_10_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_10_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_10_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_10_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_10_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_10_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_10_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_10_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_10_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_10_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_10_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_10_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_10_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_10_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_10_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_10_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_10_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_10_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_10_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_10_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_10_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_11_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_11_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_11_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_11_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_11_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_11_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_11_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_11_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_11_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_11_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_11_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_11_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_11_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_11_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_11_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_11_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_11_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_11_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_11_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_11_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_11_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_11_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_11_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_11_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_12_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_12_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_12_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_12_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_12_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_12_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_12_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_12_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_12_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_12_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_12_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_12_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_12_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_12_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_12_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_12_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_12_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_12_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_12_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_12_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_12_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_12_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_12_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_12_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_13_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_13_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_13_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_13_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_13_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_13_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_13_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_13_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_13_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_13_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_13_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_13_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_13_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_13_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_13_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_13_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_13_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_13_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_13_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_13_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_13_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_13_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_13_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_13_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_14_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_14_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_14_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_14_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_14_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_14_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_14_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_14_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_14_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_14_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_14_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_14_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_14_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_14_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_14_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_14_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_14_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_14_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_14_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_14_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_14_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_14_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_14_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_14_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_15_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_15_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_15_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_15_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_15_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_15_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_15_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_15_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_15_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_15_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_15_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_15_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_15_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_15_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_15_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_15_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_15_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_15_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_15_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_15_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_15_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_15_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_15_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_15_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_16_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_16_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_16_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_16_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_16_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_16_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_16_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_16_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_16_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_16_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_16_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_16_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_16_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_16_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_16_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_16_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_16_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_16_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_16_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_16_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_16_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_16_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_16_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_16_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_16_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_16_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_16_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_16_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_17_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_17_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_17_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_17_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_17_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_17_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_17_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_17_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_17_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_17_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_17_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_17_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_17_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_17_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_17_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_17_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_17_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_17_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_17_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_17_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_17_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_17_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_17_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_17_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_17_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_17_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_17_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_17_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_18_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_18_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_18_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_18_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_18_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_18_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_18_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_18_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_18_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_18_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_18_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_18_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_18_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_18_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_18_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_18_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_18_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_18_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_18_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_18_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_18_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_18_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_18_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_18_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_18_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_18_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_18_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_18_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_19_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_19_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_19_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_19_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_19_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_19_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_19_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_19_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_19_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_19_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_19_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_19_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_19_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_19_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_19_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_19_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_19_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_19_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_19_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_19_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_19_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_19_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_19_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_19_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_19_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_19_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_19_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_19_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_20_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_20_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_20_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_20_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_20_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_20_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_20_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_20_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_20_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_20_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_20_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_20_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_20_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_20_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_20_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_20_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_20_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_20_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_20_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_20_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_20_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_20_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_20_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_20_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_20_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_20_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_20_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_20_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_21_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_21_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_21_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_21_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_21_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_21_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_21_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_21_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_21_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_21_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_21_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_21_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_21_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_21_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_21_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_21_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_21_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_21_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_21_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_21_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_21_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_21_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_21_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_21_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_21_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_21_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_21_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_21_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_22_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_22_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_22_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_22_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_22_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_22_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_22_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_22_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_22_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_22_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_22_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_22_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_22_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_22_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_22_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_22_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_22_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_22_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_22_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_22_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_22_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_22_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_22_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_22_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_22_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_22_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_22_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_22_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_23_valid;	// @[lsu.scala:209:16]
  reg  [6:0]        ldq_23_bits_uop_uopc;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_23_bits_uop_inst;	// @[lsu.scala:209:16]
  reg  [31:0]       ldq_23_bits_uop_debug_inst;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_rvc;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_23_bits_uop_debug_pc;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_23_bits_uop_iq_type;	// @[lsu.scala:209:16]
  reg  [9:0]        ldq_23_bits_uop_fu_code;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_23_bits_uop_ctrl_br_type;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_ctrl_op1_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_23_bits_uop_ctrl_op2_sel;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_23_bits_uop_ctrl_imm_sel;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_23_bits_uop_ctrl_op_fcn;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:209:16]
  reg  [2:0]        ldq_23_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_ctrl_is_load;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_ctrl_is_sta;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_ctrl_is_std;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_iw_state;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_iw_p1_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_iw_p2_poisoned;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_br;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_jalr;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_jal;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_sfb;	// @[lsu.scala:209:16]
  reg  [15:0]       ldq_23_bits_uop_br_mask;	// @[lsu.scala:209:16]
  reg  [3:0]        ldq_23_bits_uop_br_tag;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_ftq_idx;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_edge_inst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_pc_lob;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_taken;	// @[lsu.scala:209:16]
  reg  [19:0]       ldq_23_bits_uop_imm_packed;	// @[lsu.scala:209:16]
  reg  [11:0]       ldq_23_bits_uop_csr_addr;	// @[lsu.scala:209:16]
  reg  [7:0]        ldq_23_bits_uop_rob_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_23_bits_uop_ldq_idx;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_23_bits_uop_stq_idx;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_rxq_idx;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_pdst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_prs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_prs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_prs3;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_ppred;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_prs1_busy;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_prs2_busy;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_prs3_busy;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_ppred_busy;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_stale_pdst;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_exception;	// @[lsu.scala:209:16]
  reg  [63:0]       ldq_23_bits_uop_exc_cause;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_bypassable;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_23_bits_uop_mem_cmd;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_mem_size;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_mem_signed;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_fence;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_fencei;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_amo;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_uses_ldq;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_uses_stq;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_sys_pc2epc;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_is_unique;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_flush_on_commit;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_ldst_is_rs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_ldst;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_lrs1;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_lrs2;	// @[lsu.scala:209:16]
  reg  [5:0]        ldq_23_bits_uop_lrs3;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_ldst_val;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_dst_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_lrs1_rtype;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_lrs2_rtype;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_frs3_en;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_fp_val;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_fp_single;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_xcpt_pf_if;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_xcpt_ae_if;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_xcpt_ma_if;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_bp_debug_if;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_uop_bp_xcpt_if;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_debug_fsrc;	// @[lsu.scala:209:16]
  reg  [1:0]        ldq_23_bits_uop_debug_tsrc;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_addr_valid;	// @[lsu.scala:209:16]
  reg  [39:0]       ldq_23_bits_addr_bits;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_addr_is_virtual;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_addr_is_uncacheable;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_executed;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_succeeded;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_order_fail;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_observed;	// @[lsu.scala:209:16]
  reg  [23:0]       ldq_23_bits_st_dep_mask;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_23_bits_youngest_stq_idx;	// @[lsu.scala:209:16]
  reg               ldq_23_bits_forward_std_val;	// @[lsu.scala:209:16]
  reg  [4:0]        ldq_23_bits_forward_stq_idx;	// @[lsu.scala:209:16]
  reg               stq_0_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_0_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_0_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_0_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_0_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_0_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_0_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_0_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_0_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_0_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_0_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_0_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_0_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_0_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_0_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_0_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_0_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_0_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_0_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_0_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_0_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_0_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_0_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_0_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_0_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_0_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_0_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_0_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_0_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_0_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_0_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_1_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_1_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_1_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_1_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_1_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_1_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_1_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_1_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_1_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_1_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_1_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_1_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_1_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_1_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_1_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_1_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_1_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_1_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_1_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_1_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_1_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_1_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_1_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_1_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_1_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_1_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_1_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_1_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_1_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_1_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_1_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_2_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_2_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_2_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_2_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_2_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_2_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_2_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_2_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_2_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_2_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_2_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_2_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_2_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_2_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_2_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_2_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_2_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_2_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_2_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_2_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_2_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_2_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_2_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_2_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_2_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_2_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_2_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_2_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_2_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_2_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_2_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_3_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_3_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_3_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_3_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_3_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_3_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_3_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_3_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_3_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_3_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_3_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_3_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_3_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_3_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_3_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_3_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_3_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_3_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_3_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_3_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_3_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_3_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_3_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_3_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_3_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_3_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_3_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_3_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_3_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_3_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_3_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_4_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_4_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_4_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_4_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_4_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_4_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_4_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_4_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_4_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_4_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_4_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_4_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_4_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_4_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_4_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_4_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_4_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_4_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_4_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_4_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_4_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_4_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_4_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_4_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_4_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_4_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_4_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_4_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_4_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_4_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_4_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_5_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_5_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_5_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_5_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_5_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_5_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_5_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_5_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_5_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_5_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_5_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_5_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_5_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_5_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_5_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_5_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_5_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_5_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_5_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_5_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_5_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_5_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_5_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_5_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_5_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_5_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_5_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_5_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_5_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_5_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_5_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_6_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_6_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_6_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_6_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_6_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_6_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_6_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_6_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_6_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_6_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_6_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_6_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_6_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_6_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_6_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_6_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_6_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_6_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_6_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_6_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_6_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_6_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_6_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_6_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_6_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_6_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_6_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_6_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_6_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_6_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_6_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_7_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_7_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_7_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_7_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_7_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_7_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_7_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_7_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_7_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_7_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_7_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_7_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_7_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_7_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_7_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_7_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_7_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_7_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_7_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_7_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_7_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_7_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_7_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_7_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_7_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_7_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_7_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_7_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_7_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_7_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_7_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_8_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_8_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_8_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_8_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_8_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_8_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_8_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_8_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_8_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_8_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_8_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_8_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_8_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_8_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_8_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_8_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_8_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_8_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_8_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_8_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_8_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_8_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_8_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_8_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_8_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_8_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_8_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_8_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_8_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_8_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_8_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_9_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_9_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_9_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_9_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_9_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_9_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_9_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_9_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_9_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_9_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_9_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_9_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_9_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_9_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_9_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_9_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_9_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_9_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_9_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_9_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_9_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_9_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_9_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_9_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_9_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_9_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_9_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_9_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_9_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_9_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_9_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_10_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_10_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_10_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_10_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_10_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_10_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_10_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_10_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_10_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_10_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_10_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_10_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_10_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_10_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_10_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_10_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_10_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_10_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_10_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_10_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_10_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_10_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_10_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_10_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_10_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_10_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_10_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_10_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_10_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_10_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_10_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_11_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_11_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_11_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_11_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_11_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_11_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_11_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_11_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_11_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_11_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_11_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_11_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_11_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_11_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_11_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_11_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_11_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_11_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_11_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_11_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_11_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_11_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_11_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_11_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_11_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_11_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_11_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_11_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_11_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_11_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_11_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_12_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_12_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_12_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_12_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_12_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_12_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_12_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_12_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_12_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_12_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_12_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_12_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_12_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_12_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_12_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_12_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_12_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_12_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_12_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_12_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_12_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_12_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_12_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_12_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_12_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_12_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_12_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_12_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_12_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_12_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_12_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_13_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_13_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_13_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_13_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_13_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_13_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_13_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_13_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_13_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_13_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_13_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_13_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_13_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_13_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_13_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_13_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_13_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_13_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_13_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_13_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_13_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_13_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_13_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_13_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_13_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_13_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_13_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_13_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_13_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_13_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_13_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_14_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_14_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_14_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_14_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_14_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_14_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_14_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_14_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_14_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_14_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_14_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_14_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_14_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_14_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_14_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_14_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_14_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_14_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_14_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_14_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_14_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_14_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_14_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_14_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_14_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_14_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_14_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_14_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_14_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_14_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_14_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_15_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_15_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_15_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_15_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_15_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_15_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_15_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_15_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_15_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_15_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_15_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_15_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_15_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_15_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_15_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_15_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_15_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_15_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_15_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_15_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_15_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_15_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_15_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_15_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_15_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_15_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_15_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_15_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_15_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_15_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_15_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_16_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_16_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_16_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_16_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_16_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_16_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_16_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_16_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_16_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_16_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_16_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_16_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_16_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_16_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_16_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_16_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_16_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_16_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_16_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_16_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_16_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_16_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_16_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_16_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_16_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_16_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_16_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_16_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_16_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_16_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_16_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_17_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_17_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_17_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_17_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_17_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_17_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_17_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_17_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_17_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_17_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_17_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_17_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_17_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_17_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_17_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_17_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_17_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_17_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_17_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_17_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_17_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_17_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_17_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_17_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_17_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_17_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_17_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_17_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_17_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_17_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_17_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_18_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_18_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_18_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_18_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_18_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_18_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_18_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_18_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_18_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_18_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_18_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_18_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_18_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_18_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_18_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_18_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_18_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_18_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_18_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_18_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_18_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_18_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_18_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_18_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_18_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_18_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_18_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_18_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_18_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_18_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_18_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_19_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_19_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_19_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_19_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_19_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_19_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_19_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_19_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_19_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_19_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_19_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_19_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_19_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_19_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_19_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_19_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_19_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_19_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_19_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_19_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_19_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_19_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_19_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_19_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_19_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_19_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_19_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_19_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_19_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_19_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_19_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_20_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_20_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_20_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_20_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_20_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_20_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_20_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_20_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_20_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_20_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_20_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_20_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_20_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_20_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_20_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_20_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_20_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_20_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_20_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_20_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_20_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_20_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_20_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_20_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_20_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_20_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_20_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_20_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_20_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_20_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_20_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_21_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_21_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_21_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_21_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_21_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_21_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_21_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_21_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_21_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_21_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_21_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_21_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_21_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_21_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_21_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_21_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_21_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_21_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_21_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_21_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_21_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_21_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_21_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_21_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_21_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_21_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_21_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_21_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_21_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_21_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_21_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_22_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_22_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_22_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_22_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_22_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_22_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_22_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_22_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_22_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_22_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_22_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_22_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_22_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_22_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_22_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_22_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_22_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_22_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_22_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_22_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_22_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_22_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_22_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_22_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_22_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_22_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_22_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_22_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_22_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_22_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_22_bits_succeeded;	// @[lsu.scala:210:16]
  reg               stq_23_valid;	// @[lsu.scala:210:16]
  reg  [6:0]        stq_23_bits_uop_uopc;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_23_bits_uop_inst;	// @[lsu.scala:210:16]
  reg  [31:0]       stq_23_bits_uop_debug_inst;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_rvc;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_23_bits_uop_debug_pc;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_23_bits_uop_iq_type;	// @[lsu.scala:210:16]
  reg  [9:0]        stq_23_bits_uop_fu_code;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_23_bits_uop_ctrl_br_type;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_ctrl_op1_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_23_bits_uop_ctrl_op2_sel;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_23_bits_uop_ctrl_imm_sel;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_23_bits_uop_ctrl_op_fcn;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_ctrl_fcn_dw;	// @[lsu.scala:210:16]
  reg  [2:0]        stq_23_bits_uop_ctrl_csr_cmd;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_ctrl_is_load;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_ctrl_is_sta;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_ctrl_is_std;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_iw_state;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_iw_p1_poisoned;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_iw_p2_poisoned;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_br;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_jalr;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_jal;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_sfb;	// @[lsu.scala:210:16]
  reg  [15:0]       stq_23_bits_uop_br_mask;	// @[lsu.scala:210:16]
  reg  [3:0]        stq_23_bits_uop_br_tag;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_ftq_idx;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_edge_inst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_pc_lob;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_taken;	// @[lsu.scala:210:16]
  reg  [19:0]       stq_23_bits_uop_imm_packed;	// @[lsu.scala:210:16]
  reg  [11:0]       stq_23_bits_uop_csr_addr;	// @[lsu.scala:210:16]
  reg  [7:0]        stq_23_bits_uop_rob_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_23_bits_uop_ldq_idx;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_23_bits_uop_stq_idx;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_rxq_idx;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_pdst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_prs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_prs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_prs3;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_ppred;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_prs1_busy;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_prs2_busy;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_prs3_busy;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_ppred_busy;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_stale_pdst;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_exception;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_23_bits_uop_exc_cause;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_bypassable;	// @[lsu.scala:210:16]
  reg  [4:0]        stq_23_bits_uop_mem_cmd;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_mem_size;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_mem_signed;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_fence;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_fencei;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_amo;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_uses_ldq;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_uses_stq;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_sys_pc2epc;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_is_unique;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_flush_on_commit;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_ldst_is_rs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_ldst;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_lrs1;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_lrs2;	// @[lsu.scala:210:16]
  reg  [5:0]        stq_23_bits_uop_lrs3;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_ldst_val;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_dst_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_lrs1_rtype;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_lrs2_rtype;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_frs3_en;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_fp_val;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_fp_single;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_xcpt_pf_if;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_xcpt_ae_if;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_xcpt_ma_if;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_bp_debug_if;	// @[lsu.scala:210:16]
  reg               stq_23_bits_uop_bp_xcpt_if;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_debug_fsrc;	// @[lsu.scala:210:16]
  reg  [1:0]        stq_23_bits_uop_debug_tsrc;	// @[lsu.scala:210:16]
  reg               stq_23_bits_addr_valid;	// @[lsu.scala:210:16]
  reg  [39:0]       stq_23_bits_addr_bits;	// @[lsu.scala:210:16]
  reg               stq_23_bits_addr_is_virtual;	// @[lsu.scala:210:16]
  reg               stq_23_bits_data_valid;	// @[lsu.scala:210:16]
  reg  [63:0]       stq_23_bits_data_bits;	// @[lsu.scala:210:16]
  reg               stq_23_bits_committed;	// @[lsu.scala:210:16]
  reg               stq_23_bits_succeeded;	// @[lsu.scala:210:16]
  reg  [4:0]        ldq_head;	// @[lsu.scala:214:29]
  reg  [4:0]        ldq_tail;	// @[lsu.scala:215:29]
  reg  [4:0]        stq_head;	// @[lsu.scala:216:29]
  reg  [4:0]        stq_tail;	// @[lsu.scala:217:29]
  reg  [4:0]        stq_commit_head;	// @[lsu.scala:218:29]
  reg  [4:0]        stq_execute_head;	// @[lsu.scala:219:29]
  wire [31:0]       _GEN_1 = {{stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_0_valid}, {stq_23_valid}, {stq_22_valid}, {stq_21_valid}, {stq_20_valid}, {stq_19_valid}, {stq_18_valid}, {stq_17_valid}, {stq_16_valid}, {stq_15_valid}, {stq_14_valid}, {stq_13_valid}, {stq_12_valid}, {stq_11_valid}, {stq_10_valid}, {stq_9_valid}, {stq_8_valid}, {stq_7_valid}, {stq_6_valid}, {stq_5_valid}, {stq_4_valid}, {stq_3_valid}, {stq_2_valid}, {stq_1_valid}, {stq_0_valid}};	// @[lsu.scala:210:16, :223:42]
  wire              _GEN_2 = _GEN_1[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [31:0][6:0]  _GEN_3 = {{stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_0_bits_uop_uopc}, {stq_23_bits_uop_uopc}, {stq_22_bits_uop_uopc}, {stq_21_bits_uop_uopc}, {stq_20_bits_uop_uopc}, {stq_19_bits_uop_uopc}, {stq_18_bits_uop_uopc}, {stq_17_bits_uop_uopc}, {stq_16_bits_uop_uopc}, {stq_15_bits_uop_uopc}, {stq_14_bits_uop_uopc}, {stq_13_bits_uop_uopc}, {stq_12_bits_uop_uopc}, {stq_11_bits_uop_uopc}, {stq_10_bits_uop_uopc}, {stq_9_bits_uop_uopc}, {stq_8_bits_uop_uopc}, {stq_7_bits_uop_uopc}, {stq_6_bits_uop_uopc}, {stq_5_bits_uop_uopc}, {stq_4_bits_uop_uopc}, {stq_3_bits_uop_uopc}, {stq_2_bits_uop_uopc}, {stq_1_bits_uop_uopc}, {stq_0_bits_uop_uopc}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][31:0] _GEN_4 = {{stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_0_bits_uop_inst}, {stq_23_bits_uop_inst}, {stq_22_bits_uop_inst}, {stq_21_bits_uop_inst}, {stq_20_bits_uop_inst}, {stq_19_bits_uop_inst}, {stq_18_bits_uop_inst}, {stq_17_bits_uop_inst}, {stq_16_bits_uop_inst}, {stq_15_bits_uop_inst}, {stq_14_bits_uop_inst}, {stq_13_bits_uop_inst}, {stq_12_bits_uop_inst}, {stq_11_bits_uop_inst}, {stq_10_bits_uop_inst}, {stq_9_bits_uop_inst}, {stq_8_bits_uop_inst}, {stq_7_bits_uop_inst}, {stq_6_bits_uop_inst}, {stq_5_bits_uop_inst}, {stq_4_bits_uop_inst}, {stq_3_bits_uop_inst}, {stq_2_bits_uop_inst}, {stq_1_bits_uop_inst}, {stq_0_bits_uop_inst}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][31:0] _GEN_5 = {{stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}, {stq_23_bits_uop_debug_inst}, {stq_22_bits_uop_debug_inst}, {stq_21_bits_uop_debug_inst}, {stq_20_bits_uop_debug_inst}, {stq_19_bits_uop_debug_inst}, {stq_18_bits_uop_debug_inst}, {stq_17_bits_uop_debug_inst}, {stq_16_bits_uop_debug_inst}, {stq_15_bits_uop_debug_inst}, {stq_14_bits_uop_debug_inst}, {stq_13_bits_uop_debug_inst}, {stq_12_bits_uop_debug_inst}, {stq_11_bits_uop_debug_inst}, {stq_10_bits_uop_debug_inst}, {stq_9_bits_uop_debug_inst}, {stq_8_bits_uop_debug_inst}, {stq_7_bits_uop_debug_inst}, {stq_6_bits_uop_debug_inst}, {stq_5_bits_uop_debug_inst}, {stq_4_bits_uop_debug_inst}, {stq_3_bits_uop_debug_inst}, {stq_2_bits_uop_debug_inst}, {stq_1_bits_uop_debug_inst}, {stq_0_bits_uop_debug_inst}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_6 = {{stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}, {stq_23_bits_uop_is_rvc}, {stq_22_bits_uop_is_rvc}, {stq_21_bits_uop_is_rvc}, {stq_20_bits_uop_is_rvc}, {stq_19_bits_uop_is_rvc}, {stq_18_bits_uop_is_rvc}, {stq_17_bits_uop_is_rvc}, {stq_16_bits_uop_is_rvc}, {stq_15_bits_uop_is_rvc}, {stq_14_bits_uop_is_rvc}, {stq_13_bits_uop_is_rvc}, {stq_12_bits_uop_is_rvc}, {stq_11_bits_uop_is_rvc}, {stq_10_bits_uop_is_rvc}, {stq_9_bits_uop_is_rvc}, {stq_8_bits_uop_is_rvc}, {stq_7_bits_uop_is_rvc}, {stq_6_bits_uop_is_rvc}, {stq_5_bits_uop_is_rvc}, {stq_4_bits_uop_is_rvc}, {stq_3_bits_uop_is_rvc}, {stq_2_bits_uop_is_rvc}, {stq_1_bits_uop_is_rvc}, {stq_0_bits_uop_is_rvc}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][39:0] _GEN_7 = {{stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}, {stq_23_bits_uop_debug_pc}, {stq_22_bits_uop_debug_pc}, {stq_21_bits_uop_debug_pc}, {stq_20_bits_uop_debug_pc}, {stq_19_bits_uop_debug_pc}, {stq_18_bits_uop_debug_pc}, {stq_17_bits_uop_debug_pc}, {stq_16_bits_uop_debug_pc}, {stq_15_bits_uop_debug_pc}, {stq_14_bits_uop_debug_pc}, {stq_13_bits_uop_debug_pc}, {stq_12_bits_uop_debug_pc}, {stq_11_bits_uop_debug_pc}, {stq_10_bits_uop_debug_pc}, {stq_9_bits_uop_debug_pc}, {stq_8_bits_uop_debug_pc}, {stq_7_bits_uop_debug_pc}, {stq_6_bits_uop_debug_pc}, {stq_5_bits_uop_debug_pc}, {stq_4_bits_uop_debug_pc}, {stq_3_bits_uop_debug_pc}, {stq_2_bits_uop_debug_pc}, {stq_1_bits_uop_debug_pc}, {stq_0_bits_uop_debug_pc}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][2:0]  _GEN_8 = {{stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}, {stq_23_bits_uop_iq_type}, {stq_22_bits_uop_iq_type}, {stq_21_bits_uop_iq_type}, {stq_20_bits_uop_iq_type}, {stq_19_bits_uop_iq_type}, {stq_18_bits_uop_iq_type}, {stq_17_bits_uop_iq_type}, {stq_16_bits_uop_iq_type}, {stq_15_bits_uop_iq_type}, {stq_14_bits_uop_iq_type}, {stq_13_bits_uop_iq_type}, {stq_12_bits_uop_iq_type}, {stq_11_bits_uop_iq_type}, {stq_10_bits_uop_iq_type}, {stq_9_bits_uop_iq_type}, {stq_8_bits_uop_iq_type}, {stq_7_bits_uop_iq_type}, {stq_6_bits_uop_iq_type}, {stq_5_bits_uop_iq_type}, {stq_4_bits_uop_iq_type}, {stq_3_bits_uop_iq_type}, {stq_2_bits_uop_iq_type}, {stq_1_bits_uop_iq_type}, {stq_0_bits_uop_iq_type}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][9:0]  _GEN_9 = {{stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}, {stq_23_bits_uop_fu_code}, {stq_22_bits_uop_fu_code}, {stq_21_bits_uop_fu_code}, {stq_20_bits_uop_fu_code}, {stq_19_bits_uop_fu_code}, {stq_18_bits_uop_fu_code}, {stq_17_bits_uop_fu_code}, {stq_16_bits_uop_fu_code}, {stq_15_bits_uop_fu_code}, {stq_14_bits_uop_fu_code}, {stq_13_bits_uop_fu_code}, {stq_12_bits_uop_fu_code}, {stq_11_bits_uop_fu_code}, {stq_10_bits_uop_fu_code}, {stq_9_bits_uop_fu_code}, {stq_8_bits_uop_fu_code}, {stq_7_bits_uop_fu_code}, {stq_6_bits_uop_fu_code}, {stq_5_bits_uop_fu_code}, {stq_4_bits_uop_fu_code}, {stq_3_bits_uop_fu_code}, {stq_2_bits_uop_fu_code}, {stq_1_bits_uop_fu_code}, {stq_0_bits_uop_fu_code}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][3:0]  _GEN_10 = {{stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}, {stq_23_bits_uop_ctrl_br_type}, {stq_22_bits_uop_ctrl_br_type}, {stq_21_bits_uop_ctrl_br_type}, {stq_20_bits_uop_ctrl_br_type}, {stq_19_bits_uop_ctrl_br_type}, {stq_18_bits_uop_ctrl_br_type}, {stq_17_bits_uop_ctrl_br_type}, {stq_16_bits_uop_ctrl_br_type}, {stq_15_bits_uop_ctrl_br_type}, {stq_14_bits_uop_ctrl_br_type}, {stq_13_bits_uop_ctrl_br_type}, {stq_12_bits_uop_ctrl_br_type}, {stq_11_bits_uop_ctrl_br_type}, {stq_10_bits_uop_ctrl_br_type}, {stq_9_bits_uop_ctrl_br_type}, {stq_8_bits_uop_ctrl_br_type}, {stq_7_bits_uop_ctrl_br_type}, {stq_6_bits_uop_ctrl_br_type}, {stq_5_bits_uop_ctrl_br_type}, {stq_4_bits_uop_ctrl_br_type}, {stq_3_bits_uop_ctrl_br_type}, {stq_2_bits_uop_ctrl_br_type}, {stq_1_bits_uop_ctrl_br_type}, {stq_0_bits_uop_ctrl_br_type}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_11 = {{stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}, {stq_23_bits_uop_ctrl_op1_sel}, {stq_22_bits_uop_ctrl_op1_sel}, {stq_21_bits_uop_ctrl_op1_sel}, {stq_20_bits_uop_ctrl_op1_sel}, {stq_19_bits_uop_ctrl_op1_sel}, {stq_18_bits_uop_ctrl_op1_sel}, {stq_17_bits_uop_ctrl_op1_sel}, {stq_16_bits_uop_ctrl_op1_sel}, {stq_15_bits_uop_ctrl_op1_sel}, {stq_14_bits_uop_ctrl_op1_sel}, {stq_13_bits_uop_ctrl_op1_sel}, {stq_12_bits_uop_ctrl_op1_sel}, {stq_11_bits_uop_ctrl_op1_sel}, {stq_10_bits_uop_ctrl_op1_sel}, {stq_9_bits_uop_ctrl_op1_sel}, {stq_8_bits_uop_ctrl_op1_sel}, {stq_7_bits_uop_ctrl_op1_sel}, {stq_6_bits_uop_ctrl_op1_sel}, {stq_5_bits_uop_ctrl_op1_sel}, {stq_4_bits_uop_ctrl_op1_sel}, {stq_3_bits_uop_ctrl_op1_sel}, {stq_2_bits_uop_ctrl_op1_sel}, {stq_1_bits_uop_ctrl_op1_sel}, {stq_0_bits_uop_ctrl_op1_sel}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][2:0]  _GEN_12 = {{stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}, {stq_23_bits_uop_ctrl_op2_sel}, {stq_22_bits_uop_ctrl_op2_sel}, {stq_21_bits_uop_ctrl_op2_sel}, {stq_20_bits_uop_ctrl_op2_sel}, {stq_19_bits_uop_ctrl_op2_sel}, {stq_18_bits_uop_ctrl_op2_sel}, {stq_17_bits_uop_ctrl_op2_sel}, {stq_16_bits_uop_ctrl_op2_sel}, {stq_15_bits_uop_ctrl_op2_sel}, {stq_14_bits_uop_ctrl_op2_sel}, {stq_13_bits_uop_ctrl_op2_sel}, {stq_12_bits_uop_ctrl_op2_sel}, {stq_11_bits_uop_ctrl_op2_sel}, {stq_10_bits_uop_ctrl_op2_sel}, {stq_9_bits_uop_ctrl_op2_sel}, {stq_8_bits_uop_ctrl_op2_sel}, {stq_7_bits_uop_ctrl_op2_sel}, {stq_6_bits_uop_ctrl_op2_sel}, {stq_5_bits_uop_ctrl_op2_sel}, {stq_4_bits_uop_ctrl_op2_sel}, {stq_3_bits_uop_ctrl_op2_sel}, {stq_2_bits_uop_ctrl_op2_sel}, {stq_1_bits_uop_ctrl_op2_sel}, {stq_0_bits_uop_ctrl_op2_sel}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][2:0]  _GEN_13 = {{stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}, {stq_23_bits_uop_ctrl_imm_sel}, {stq_22_bits_uop_ctrl_imm_sel}, {stq_21_bits_uop_ctrl_imm_sel}, {stq_20_bits_uop_ctrl_imm_sel}, {stq_19_bits_uop_ctrl_imm_sel}, {stq_18_bits_uop_ctrl_imm_sel}, {stq_17_bits_uop_ctrl_imm_sel}, {stq_16_bits_uop_ctrl_imm_sel}, {stq_15_bits_uop_ctrl_imm_sel}, {stq_14_bits_uop_ctrl_imm_sel}, {stq_13_bits_uop_ctrl_imm_sel}, {stq_12_bits_uop_ctrl_imm_sel}, {stq_11_bits_uop_ctrl_imm_sel}, {stq_10_bits_uop_ctrl_imm_sel}, {stq_9_bits_uop_ctrl_imm_sel}, {stq_8_bits_uop_ctrl_imm_sel}, {stq_7_bits_uop_ctrl_imm_sel}, {stq_6_bits_uop_ctrl_imm_sel}, {stq_5_bits_uop_ctrl_imm_sel}, {stq_4_bits_uop_ctrl_imm_sel}, {stq_3_bits_uop_ctrl_imm_sel}, {stq_2_bits_uop_ctrl_imm_sel}, {stq_1_bits_uop_ctrl_imm_sel}, {stq_0_bits_uop_ctrl_imm_sel}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][3:0]  _GEN_14 = {{stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}, {stq_23_bits_uop_ctrl_op_fcn}, {stq_22_bits_uop_ctrl_op_fcn}, {stq_21_bits_uop_ctrl_op_fcn}, {stq_20_bits_uop_ctrl_op_fcn}, {stq_19_bits_uop_ctrl_op_fcn}, {stq_18_bits_uop_ctrl_op_fcn}, {stq_17_bits_uop_ctrl_op_fcn}, {stq_16_bits_uop_ctrl_op_fcn}, {stq_15_bits_uop_ctrl_op_fcn}, {stq_14_bits_uop_ctrl_op_fcn}, {stq_13_bits_uop_ctrl_op_fcn}, {stq_12_bits_uop_ctrl_op_fcn}, {stq_11_bits_uop_ctrl_op_fcn}, {stq_10_bits_uop_ctrl_op_fcn}, {stq_9_bits_uop_ctrl_op_fcn}, {stq_8_bits_uop_ctrl_op_fcn}, {stq_7_bits_uop_ctrl_op_fcn}, {stq_6_bits_uop_ctrl_op_fcn}, {stq_5_bits_uop_ctrl_op_fcn}, {stq_4_bits_uop_ctrl_op_fcn}, {stq_3_bits_uop_ctrl_op_fcn}, {stq_2_bits_uop_ctrl_op_fcn}, {stq_1_bits_uop_ctrl_op_fcn}, {stq_0_bits_uop_ctrl_op_fcn}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_15 = {{stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}, {stq_23_bits_uop_ctrl_fcn_dw}, {stq_22_bits_uop_ctrl_fcn_dw}, {stq_21_bits_uop_ctrl_fcn_dw}, {stq_20_bits_uop_ctrl_fcn_dw}, {stq_19_bits_uop_ctrl_fcn_dw}, {stq_18_bits_uop_ctrl_fcn_dw}, {stq_17_bits_uop_ctrl_fcn_dw}, {stq_16_bits_uop_ctrl_fcn_dw}, {stq_15_bits_uop_ctrl_fcn_dw}, {stq_14_bits_uop_ctrl_fcn_dw}, {stq_13_bits_uop_ctrl_fcn_dw}, {stq_12_bits_uop_ctrl_fcn_dw}, {stq_11_bits_uop_ctrl_fcn_dw}, {stq_10_bits_uop_ctrl_fcn_dw}, {stq_9_bits_uop_ctrl_fcn_dw}, {stq_8_bits_uop_ctrl_fcn_dw}, {stq_7_bits_uop_ctrl_fcn_dw}, {stq_6_bits_uop_ctrl_fcn_dw}, {stq_5_bits_uop_ctrl_fcn_dw}, {stq_4_bits_uop_ctrl_fcn_dw}, {stq_3_bits_uop_ctrl_fcn_dw}, {stq_2_bits_uop_ctrl_fcn_dw}, {stq_1_bits_uop_ctrl_fcn_dw}, {stq_0_bits_uop_ctrl_fcn_dw}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][2:0]  _GEN_16 = {{stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}, {stq_23_bits_uop_ctrl_csr_cmd}, {stq_22_bits_uop_ctrl_csr_cmd}, {stq_21_bits_uop_ctrl_csr_cmd}, {stq_20_bits_uop_ctrl_csr_cmd}, {stq_19_bits_uop_ctrl_csr_cmd}, {stq_18_bits_uop_ctrl_csr_cmd}, {stq_17_bits_uop_ctrl_csr_cmd}, {stq_16_bits_uop_ctrl_csr_cmd}, {stq_15_bits_uop_ctrl_csr_cmd}, {stq_14_bits_uop_ctrl_csr_cmd}, {stq_13_bits_uop_ctrl_csr_cmd}, {stq_12_bits_uop_ctrl_csr_cmd}, {stq_11_bits_uop_ctrl_csr_cmd}, {stq_10_bits_uop_ctrl_csr_cmd}, {stq_9_bits_uop_ctrl_csr_cmd}, {stq_8_bits_uop_ctrl_csr_cmd}, {stq_7_bits_uop_ctrl_csr_cmd}, {stq_6_bits_uop_ctrl_csr_cmd}, {stq_5_bits_uop_ctrl_csr_cmd}, {stq_4_bits_uop_ctrl_csr_cmd}, {stq_3_bits_uop_ctrl_csr_cmd}, {stq_2_bits_uop_ctrl_csr_cmd}, {stq_1_bits_uop_ctrl_csr_cmd}, {stq_0_bits_uop_ctrl_csr_cmd}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_17 = {{stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}, {stq_23_bits_uop_ctrl_is_load}, {stq_22_bits_uop_ctrl_is_load}, {stq_21_bits_uop_ctrl_is_load}, {stq_20_bits_uop_ctrl_is_load}, {stq_19_bits_uop_ctrl_is_load}, {stq_18_bits_uop_ctrl_is_load}, {stq_17_bits_uop_ctrl_is_load}, {stq_16_bits_uop_ctrl_is_load}, {stq_15_bits_uop_ctrl_is_load}, {stq_14_bits_uop_ctrl_is_load}, {stq_13_bits_uop_ctrl_is_load}, {stq_12_bits_uop_ctrl_is_load}, {stq_11_bits_uop_ctrl_is_load}, {stq_10_bits_uop_ctrl_is_load}, {stq_9_bits_uop_ctrl_is_load}, {stq_8_bits_uop_ctrl_is_load}, {stq_7_bits_uop_ctrl_is_load}, {stq_6_bits_uop_ctrl_is_load}, {stq_5_bits_uop_ctrl_is_load}, {stq_4_bits_uop_ctrl_is_load}, {stq_3_bits_uop_ctrl_is_load}, {stq_2_bits_uop_ctrl_is_load}, {stq_1_bits_uop_ctrl_is_load}, {stq_0_bits_uop_ctrl_is_load}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_18 = {{stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}, {stq_23_bits_uop_ctrl_is_sta}, {stq_22_bits_uop_ctrl_is_sta}, {stq_21_bits_uop_ctrl_is_sta}, {stq_20_bits_uop_ctrl_is_sta}, {stq_19_bits_uop_ctrl_is_sta}, {stq_18_bits_uop_ctrl_is_sta}, {stq_17_bits_uop_ctrl_is_sta}, {stq_16_bits_uop_ctrl_is_sta}, {stq_15_bits_uop_ctrl_is_sta}, {stq_14_bits_uop_ctrl_is_sta}, {stq_13_bits_uop_ctrl_is_sta}, {stq_12_bits_uop_ctrl_is_sta}, {stq_11_bits_uop_ctrl_is_sta}, {stq_10_bits_uop_ctrl_is_sta}, {stq_9_bits_uop_ctrl_is_sta}, {stq_8_bits_uop_ctrl_is_sta}, {stq_7_bits_uop_ctrl_is_sta}, {stq_6_bits_uop_ctrl_is_sta}, {stq_5_bits_uop_ctrl_is_sta}, {stq_4_bits_uop_ctrl_is_sta}, {stq_3_bits_uop_ctrl_is_sta}, {stq_2_bits_uop_ctrl_is_sta}, {stq_1_bits_uop_ctrl_is_sta}, {stq_0_bits_uop_ctrl_is_sta}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_19 = {{stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}, {stq_23_bits_uop_ctrl_is_std}, {stq_22_bits_uop_ctrl_is_std}, {stq_21_bits_uop_ctrl_is_std}, {stq_20_bits_uop_ctrl_is_std}, {stq_19_bits_uop_ctrl_is_std}, {stq_18_bits_uop_ctrl_is_std}, {stq_17_bits_uop_ctrl_is_std}, {stq_16_bits_uop_ctrl_is_std}, {stq_15_bits_uop_ctrl_is_std}, {stq_14_bits_uop_ctrl_is_std}, {stq_13_bits_uop_ctrl_is_std}, {stq_12_bits_uop_ctrl_is_std}, {stq_11_bits_uop_ctrl_is_std}, {stq_10_bits_uop_ctrl_is_std}, {stq_9_bits_uop_ctrl_is_std}, {stq_8_bits_uop_ctrl_is_std}, {stq_7_bits_uop_ctrl_is_std}, {stq_6_bits_uop_ctrl_is_std}, {stq_5_bits_uop_ctrl_is_std}, {stq_4_bits_uop_ctrl_is_std}, {stq_3_bits_uop_ctrl_is_std}, {stq_2_bits_uop_ctrl_is_std}, {stq_1_bits_uop_ctrl_is_std}, {stq_0_bits_uop_ctrl_is_std}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_20 = {{stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}, {stq_23_bits_uop_iw_state}, {stq_22_bits_uop_iw_state}, {stq_21_bits_uop_iw_state}, {stq_20_bits_uop_iw_state}, {stq_19_bits_uop_iw_state}, {stq_18_bits_uop_iw_state}, {stq_17_bits_uop_iw_state}, {stq_16_bits_uop_iw_state}, {stq_15_bits_uop_iw_state}, {stq_14_bits_uop_iw_state}, {stq_13_bits_uop_iw_state}, {stq_12_bits_uop_iw_state}, {stq_11_bits_uop_iw_state}, {stq_10_bits_uop_iw_state}, {stq_9_bits_uop_iw_state}, {stq_8_bits_uop_iw_state}, {stq_7_bits_uop_iw_state}, {stq_6_bits_uop_iw_state}, {stq_5_bits_uop_iw_state}, {stq_4_bits_uop_iw_state}, {stq_3_bits_uop_iw_state}, {stq_2_bits_uop_iw_state}, {stq_1_bits_uop_iw_state}, {stq_0_bits_uop_iw_state}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_21 = {{stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}, {stq_23_bits_uop_iw_p1_poisoned}, {stq_22_bits_uop_iw_p1_poisoned}, {stq_21_bits_uop_iw_p1_poisoned}, {stq_20_bits_uop_iw_p1_poisoned}, {stq_19_bits_uop_iw_p1_poisoned}, {stq_18_bits_uop_iw_p1_poisoned}, {stq_17_bits_uop_iw_p1_poisoned}, {stq_16_bits_uop_iw_p1_poisoned}, {stq_15_bits_uop_iw_p1_poisoned}, {stq_14_bits_uop_iw_p1_poisoned}, {stq_13_bits_uop_iw_p1_poisoned}, {stq_12_bits_uop_iw_p1_poisoned}, {stq_11_bits_uop_iw_p1_poisoned}, {stq_10_bits_uop_iw_p1_poisoned}, {stq_9_bits_uop_iw_p1_poisoned}, {stq_8_bits_uop_iw_p1_poisoned}, {stq_7_bits_uop_iw_p1_poisoned}, {stq_6_bits_uop_iw_p1_poisoned}, {stq_5_bits_uop_iw_p1_poisoned}, {stq_4_bits_uop_iw_p1_poisoned}, {stq_3_bits_uop_iw_p1_poisoned}, {stq_2_bits_uop_iw_p1_poisoned}, {stq_1_bits_uop_iw_p1_poisoned}, {stq_0_bits_uop_iw_p1_poisoned}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_22 = {{stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}, {stq_23_bits_uop_iw_p2_poisoned}, {stq_22_bits_uop_iw_p2_poisoned}, {stq_21_bits_uop_iw_p2_poisoned}, {stq_20_bits_uop_iw_p2_poisoned}, {stq_19_bits_uop_iw_p2_poisoned}, {stq_18_bits_uop_iw_p2_poisoned}, {stq_17_bits_uop_iw_p2_poisoned}, {stq_16_bits_uop_iw_p2_poisoned}, {stq_15_bits_uop_iw_p2_poisoned}, {stq_14_bits_uop_iw_p2_poisoned}, {stq_13_bits_uop_iw_p2_poisoned}, {stq_12_bits_uop_iw_p2_poisoned}, {stq_11_bits_uop_iw_p2_poisoned}, {stq_10_bits_uop_iw_p2_poisoned}, {stq_9_bits_uop_iw_p2_poisoned}, {stq_8_bits_uop_iw_p2_poisoned}, {stq_7_bits_uop_iw_p2_poisoned}, {stq_6_bits_uop_iw_p2_poisoned}, {stq_5_bits_uop_iw_p2_poisoned}, {stq_4_bits_uop_iw_p2_poisoned}, {stq_3_bits_uop_iw_p2_poisoned}, {stq_2_bits_uop_iw_p2_poisoned}, {stq_1_bits_uop_iw_p2_poisoned}, {stq_0_bits_uop_iw_p2_poisoned}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_23 = {{stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_0_bits_uop_is_br}, {stq_23_bits_uop_is_br}, {stq_22_bits_uop_is_br}, {stq_21_bits_uop_is_br}, {stq_20_bits_uop_is_br}, {stq_19_bits_uop_is_br}, {stq_18_bits_uop_is_br}, {stq_17_bits_uop_is_br}, {stq_16_bits_uop_is_br}, {stq_15_bits_uop_is_br}, {stq_14_bits_uop_is_br}, {stq_13_bits_uop_is_br}, {stq_12_bits_uop_is_br}, {stq_11_bits_uop_is_br}, {stq_10_bits_uop_is_br}, {stq_9_bits_uop_is_br}, {stq_8_bits_uop_is_br}, {stq_7_bits_uop_is_br}, {stq_6_bits_uop_is_br}, {stq_5_bits_uop_is_br}, {stq_4_bits_uop_is_br}, {stq_3_bits_uop_is_br}, {stq_2_bits_uop_is_br}, {stq_1_bits_uop_is_br}, {stq_0_bits_uop_is_br}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_24 = {{stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}, {stq_23_bits_uop_is_jalr}, {stq_22_bits_uop_is_jalr}, {stq_21_bits_uop_is_jalr}, {stq_20_bits_uop_is_jalr}, {stq_19_bits_uop_is_jalr}, {stq_18_bits_uop_is_jalr}, {stq_17_bits_uop_is_jalr}, {stq_16_bits_uop_is_jalr}, {stq_15_bits_uop_is_jalr}, {stq_14_bits_uop_is_jalr}, {stq_13_bits_uop_is_jalr}, {stq_12_bits_uop_is_jalr}, {stq_11_bits_uop_is_jalr}, {stq_10_bits_uop_is_jalr}, {stq_9_bits_uop_is_jalr}, {stq_8_bits_uop_is_jalr}, {stq_7_bits_uop_is_jalr}, {stq_6_bits_uop_is_jalr}, {stq_5_bits_uop_is_jalr}, {stq_4_bits_uop_is_jalr}, {stq_3_bits_uop_is_jalr}, {stq_2_bits_uop_is_jalr}, {stq_1_bits_uop_is_jalr}, {stq_0_bits_uop_is_jalr}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_25 = {{stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}, {stq_23_bits_uop_is_jal}, {stq_22_bits_uop_is_jal}, {stq_21_bits_uop_is_jal}, {stq_20_bits_uop_is_jal}, {stq_19_bits_uop_is_jal}, {stq_18_bits_uop_is_jal}, {stq_17_bits_uop_is_jal}, {stq_16_bits_uop_is_jal}, {stq_15_bits_uop_is_jal}, {stq_14_bits_uop_is_jal}, {stq_13_bits_uop_is_jal}, {stq_12_bits_uop_is_jal}, {stq_11_bits_uop_is_jal}, {stq_10_bits_uop_is_jal}, {stq_9_bits_uop_is_jal}, {stq_8_bits_uop_is_jal}, {stq_7_bits_uop_is_jal}, {stq_6_bits_uop_is_jal}, {stq_5_bits_uop_is_jal}, {stq_4_bits_uop_is_jal}, {stq_3_bits_uop_is_jal}, {stq_2_bits_uop_is_jal}, {stq_1_bits_uop_is_jal}, {stq_0_bits_uop_is_jal}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_26 = {{stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}, {stq_23_bits_uop_is_sfb}, {stq_22_bits_uop_is_sfb}, {stq_21_bits_uop_is_sfb}, {stq_20_bits_uop_is_sfb}, {stq_19_bits_uop_is_sfb}, {stq_18_bits_uop_is_sfb}, {stq_17_bits_uop_is_sfb}, {stq_16_bits_uop_is_sfb}, {stq_15_bits_uop_is_sfb}, {stq_14_bits_uop_is_sfb}, {stq_13_bits_uop_is_sfb}, {stq_12_bits_uop_is_sfb}, {stq_11_bits_uop_is_sfb}, {stq_10_bits_uop_is_sfb}, {stq_9_bits_uop_is_sfb}, {stq_8_bits_uop_is_sfb}, {stq_7_bits_uop_is_sfb}, {stq_6_bits_uop_is_sfb}, {stq_5_bits_uop_is_sfb}, {stq_4_bits_uop_is_sfb}, {stq_3_bits_uop_is_sfb}, {stq_2_bits_uop_is_sfb}, {stq_1_bits_uop_is_sfb}, {stq_0_bits_uop_is_sfb}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][15:0] _GEN_27 = {{stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}, {stq_23_bits_uop_br_mask}, {stq_22_bits_uop_br_mask}, {stq_21_bits_uop_br_mask}, {stq_20_bits_uop_br_mask}, {stq_19_bits_uop_br_mask}, {stq_18_bits_uop_br_mask}, {stq_17_bits_uop_br_mask}, {stq_16_bits_uop_br_mask}, {stq_15_bits_uop_br_mask}, {stq_14_bits_uop_br_mask}, {stq_13_bits_uop_br_mask}, {stq_12_bits_uop_br_mask}, {stq_11_bits_uop_br_mask}, {stq_10_bits_uop_br_mask}, {stq_9_bits_uop_br_mask}, {stq_8_bits_uop_br_mask}, {stq_7_bits_uop_br_mask}, {stq_6_bits_uop_br_mask}, {stq_5_bits_uop_br_mask}, {stq_4_bits_uop_br_mask}, {stq_3_bits_uop_br_mask}, {stq_2_bits_uop_br_mask}, {stq_1_bits_uop_br_mask}, {stq_0_bits_uop_br_mask}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][3:0]  _GEN_28 = {{stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}, {stq_23_bits_uop_br_tag}, {stq_22_bits_uop_br_tag}, {stq_21_bits_uop_br_tag}, {stq_20_bits_uop_br_tag}, {stq_19_bits_uop_br_tag}, {stq_18_bits_uop_br_tag}, {stq_17_bits_uop_br_tag}, {stq_16_bits_uop_br_tag}, {stq_15_bits_uop_br_tag}, {stq_14_bits_uop_br_tag}, {stq_13_bits_uop_br_tag}, {stq_12_bits_uop_br_tag}, {stq_11_bits_uop_br_tag}, {stq_10_bits_uop_br_tag}, {stq_9_bits_uop_br_tag}, {stq_8_bits_uop_br_tag}, {stq_7_bits_uop_br_tag}, {stq_6_bits_uop_br_tag}, {stq_5_bits_uop_br_tag}, {stq_4_bits_uop_br_tag}, {stq_3_bits_uop_br_tag}, {stq_2_bits_uop_br_tag}, {stq_1_bits_uop_br_tag}, {stq_0_bits_uop_br_tag}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_29 = {{stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}, {stq_23_bits_uop_ftq_idx}, {stq_22_bits_uop_ftq_idx}, {stq_21_bits_uop_ftq_idx}, {stq_20_bits_uop_ftq_idx}, {stq_19_bits_uop_ftq_idx}, {stq_18_bits_uop_ftq_idx}, {stq_17_bits_uop_ftq_idx}, {stq_16_bits_uop_ftq_idx}, {stq_15_bits_uop_ftq_idx}, {stq_14_bits_uop_ftq_idx}, {stq_13_bits_uop_ftq_idx}, {stq_12_bits_uop_ftq_idx}, {stq_11_bits_uop_ftq_idx}, {stq_10_bits_uop_ftq_idx}, {stq_9_bits_uop_ftq_idx}, {stq_8_bits_uop_ftq_idx}, {stq_7_bits_uop_ftq_idx}, {stq_6_bits_uop_ftq_idx}, {stq_5_bits_uop_ftq_idx}, {stq_4_bits_uop_ftq_idx}, {stq_3_bits_uop_ftq_idx}, {stq_2_bits_uop_ftq_idx}, {stq_1_bits_uop_ftq_idx}, {stq_0_bits_uop_ftq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_30 = {{stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}, {stq_23_bits_uop_edge_inst}, {stq_22_bits_uop_edge_inst}, {stq_21_bits_uop_edge_inst}, {stq_20_bits_uop_edge_inst}, {stq_19_bits_uop_edge_inst}, {stq_18_bits_uop_edge_inst}, {stq_17_bits_uop_edge_inst}, {stq_16_bits_uop_edge_inst}, {stq_15_bits_uop_edge_inst}, {stq_14_bits_uop_edge_inst}, {stq_13_bits_uop_edge_inst}, {stq_12_bits_uop_edge_inst}, {stq_11_bits_uop_edge_inst}, {stq_10_bits_uop_edge_inst}, {stq_9_bits_uop_edge_inst}, {stq_8_bits_uop_edge_inst}, {stq_7_bits_uop_edge_inst}, {stq_6_bits_uop_edge_inst}, {stq_5_bits_uop_edge_inst}, {stq_4_bits_uop_edge_inst}, {stq_3_bits_uop_edge_inst}, {stq_2_bits_uop_edge_inst}, {stq_1_bits_uop_edge_inst}, {stq_0_bits_uop_edge_inst}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_31 = {{stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}, {stq_23_bits_uop_pc_lob}, {stq_22_bits_uop_pc_lob}, {stq_21_bits_uop_pc_lob}, {stq_20_bits_uop_pc_lob}, {stq_19_bits_uop_pc_lob}, {stq_18_bits_uop_pc_lob}, {stq_17_bits_uop_pc_lob}, {stq_16_bits_uop_pc_lob}, {stq_15_bits_uop_pc_lob}, {stq_14_bits_uop_pc_lob}, {stq_13_bits_uop_pc_lob}, {stq_12_bits_uop_pc_lob}, {stq_11_bits_uop_pc_lob}, {stq_10_bits_uop_pc_lob}, {stq_9_bits_uop_pc_lob}, {stq_8_bits_uop_pc_lob}, {stq_7_bits_uop_pc_lob}, {stq_6_bits_uop_pc_lob}, {stq_5_bits_uop_pc_lob}, {stq_4_bits_uop_pc_lob}, {stq_3_bits_uop_pc_lob}, {stq_2_bits_uop_pc_lob}, {stq_1_bits_uop_pc_lob}, {stq_0_bits_uop_pc_lob}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_32 = {{stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_0_bits_uop_taken}, {stq_23_bits_uop_taken}, {stq_22_bits_uop_taken}, {stq_21_bits_uop_taken}, {stq_20_bits_uop_taken}, {stq_19_bits_uop_taken}, {stq_18_bits_uop_taken}, {stq_17_bits_uop_taken}, {stq_16_bits_uop_taken}, {stq_15_bits_uop_taken}, {stq_14_bits_uop_taken}, {stq_13_bits_uop_taken}, {stq_12_bits_uop_taken}, {stq_11_bits_uop_taken}, {stq_10_bits_uop_taken}, {stq_9_bits_uop_taken}, {stq_8_bits_uop_taken}, {stq_7_bits_uop_taken}, {stq_6_bits_uop_taken}, {stq_5_bits_uop_taken}, {stq_4_bits_uop_taken}, {stq_3_bits_uop_taken}, {stq_2_bits_uop_taken}, {stq_1_bits_uop_taken}, {stq_0_bits_uop_taken}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][19:0] _GEN_33 = {{stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}, {stq_23_bits_uop_imm_packed}, {stq_22_bits_uop_imm_packed}, {stq_21_bits_uop_imm_packed}, {stq_20_bits_uop_imm_packed}, {stq_19_bits_uop_imm_packed}, {stq_18_bits_uop_imm_packed}, {stq_17_bits_uop_imm_packed}, {stq_16_bits_uop_imm_packed}, {stq_15_bits_uop_imm_packed}, {stq_14_bits_uop_imm_packed}, {stq_13_bits_uop_imm_packed}, {stq_12_bits_uop_imm_packed}, {stq_11_bits_uop_imm_packed}, {stq_10_bits_uop_imm_packed}, {stq_9_bits_uop_imm_packed}, {stq_8_bits_uop_imm_packed}, {stq_7_bits_uop_imm_packed}, {stq_6_bits_uop_imm_packed}, {stq_5_bits_uop_imm_packed}, {stq_4_bits_uop_imm_packed}, {stq_3_bits_uop_imm_packed}, {stq_2_bits_uop_imm_packed}, {stq_1_bits_uop_imm_packed}, {stq_0_bits_uop_imm_packed}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][11:0] _GEN_34 = {{stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}, {stq_23_bits_uop_csr_addr}, {stq_22_bits_uop_csr_addr}, {stq_21_bits_uop_csr_addr}, {stq_20_bits_uop_csr_addr}, {stq_19_bits_uop_csr_addr}, {stq_18_bits_uop_csr_addr}, {stq_17_bits_uop_csr_addr}, {stq_16_bits_uop_csr_addr}, {stq_15_bits_uop_csr_addr}, {stq_14_bits_uop_csr_addr}, {stq_13_bits_uop_csr_addr}, {stq_12_bits_uop_csr_addr}, {stq_11_bits_uop_csr_addr}, {stq_10_bits_uop_csr_addr}, {stq_9_bits_uop_csr_addr}, {stq_8_bits_uop_csr_addr}, {stq_7_bits_uop_csr_addr}, {stq_6_bits_uop_csr_addr}, {stq_5_bits_uop_csr_addr}, {stq_4_bits_uop_csr_addr}, {stq_3_bits_uop_csr_addr}, {stq_2_bits_uop_csr_addr}, {stq_1_bits_uop_csr_addr}, {stq_0_bits_uop_csr_addr}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][7:0]  _GEN_35 = {{stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}, {stq_23_bits_uop_rob_idx}, {stq_22_bits_uop_rob_idx}, {stq_21_bits_uop_rob_idx}, {stq_20_bits_uop_rob_idx}, {stq_19_bits_uop_rob_idx}, {stq_18_bits_uop_rob_idx}, {stq_17_bits_uop_rob_idx}, {stq_16_bits_uop_rob_idx}, {stq_15_bits_uop_rob_idx}, {stq_14_bits_uop_rob_idx}, {stq_13_bits_uop_rob_idx}, {stq_12_bits_uop_rob_idx}, {stq_11_bits_uop_rob_idx}, {stq_10_bits_uop_rob_idx}, {stq_9_bits_uop_rob_idx}, {stq_8_bits_uop_rob_idx}, {stq_7_bits_uop_rob_idx}, {stq_6_bits_uop_rob_idx}, {stq_5_bits_uop_rob_idx}, {stq_4_bits_uop_rob_idx}, {stq_3_bits_uop_rob_idx}, {stq_2_bits_uop_rob_idx}, {stq_1_bits_uop_rob_idx}, {stq_0_bits_uop_rob_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][4:0]  _GEN_36 = {{stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}, {stq_23_bits_uop_ldq_idx}, {stq_22_bits_uop_ldq_idx}, {stq_21_bits_uop_ldq_idx}, {stq_20_bits_uop_ldq_idx}, {stq_19_bits_uop_ldq_idx}, {stq_18_bits_uop_ldq_idx}, {stq_17_bits_uop_ldq_idx}, {stq_16_bits_uop_ldq_idx}, {stq_15_bits_uop_ldq_idx}, {stq_14_bits_uop_ldq_idx}, {stq_13_bits_uop_ldq_idx}, {stq_12_bits_uop_ldq_idx}, {stq_11_bits_uop_ldq_idx}, {stq_10_bits_uop_ldq_idx}, {stq_9_bits_uop_ldq_idx}, {stq_8_bits_uop_ldq_idx}, {stq_7_bits_uop_ldq_idx}, {stq_6_bits_uop_ldq_idx}, {stq_5_bits_uop_ldq_idx}, {stq_4_bits_uop_ldq_idx}, {stq_3_bits_uop_ldq_idx}, {stq_2_bits_uop_ldq_idx}, {stq_1_bits_uop_ldq_idx}, {stq_0_bits_uop_ldq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][4:0]  _GEN_37 = {{stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}, {stq_23_bits_uop_stq_idx}, {stq_22_bits_uop_stq_idx}, {stq_21_bits_uop_stq_idx}, {stq_20_bits_uop_stq_idx}, {stq_19_bits_uop_stq_idx}, {stq_18_bits_uop_stq_idx}, {stq_17_bits_uop_stq_idx}, {stq_16_bits_uop_stq_idx}, {stq_15_bits_uop_stq_idx}, {stq_14_bits_uop_stq_idx}, {stq_13_bits_uop_stq_idx}, {stq_12_bits_uop_stq_idx}, {stq_11_bits_uop_stq_idx}, {stq_10_bits_uop_stq_idx}, {stq_9_bits_uop_stq_idx}, {stq_8_bits_uop_stq_idx}, {stq_7_bits_uop_stq_idx}, {stq_6_bits_uop_stq_idx}, {stq_5_bits_uop_stq_idx}, {stq_4_bits_uop_stq_idx}, {stq_3_bits_uop_stq_idx}, {stq_2_bits_uop_stq_idx}, {stq_1_bits_uop_stq_idx}, {stq_0_bits_uop_stq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_38 = {{stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}, {stq_23_bits_uop_rxq_idx}, {stq_22_bits_uop_rxq_idx}, {stq_21_bits_uop_rxq_idx}, {stq_20_bits_uop_rxq_idx}, {stq_19_bits_uop_rxq_idx}, {stq_18_bits_uop_rxq_idx}, {stq_17_bits_uop_rxq_idx}, {stq_16_bits_uop_rxq_idx}, {stq_15_bits_uop_rxq_idx}, {stq_14_bits_uop_rxq_idx}, {stq_13_bits_uop_rxq_idx}, {stq_12_bits_uop_rxq_idx}, {stq_11_bits_uop_rxq_idx}, {stq_10_bits_uop_rxq_idx}, {stq_9_bits_uop_rxq_idx}, {stq_8_bits_uop_rxq_idx}, {stq_7_bits_uop_rxq_idx}, {stq_6_bits_uop_rxq_idx}, {stq_5_bits_uop_rxq_idx}, {stq_4_bits_uop_rxq_idx}, {stq_3_bits_uop_rxq_idx}, {stq_2_bits_uop_rxq_idx}, {stq_1_bits_uop_rxq_idx}, {stq_0_bits_uop_rxq_idx}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_39 = {{stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_0_bits_uop_pdst}, {stq_23_bits_uop_pdst}, {stq_22_bits_uop_pdst}, {stq_21_bits_uop_pdst}, {stq_20_bits_uop_pdst}, {stq_19_bits_uop_pdst}, {stq_18_bits_uop_pdst}, {stq_17_bits_uop_pdst}, {stq_16_bits_uop_pdst}, {stq_15_bits_uop_pdst}, {stq_14_bits_uop_pdst}, {stq_13_bits_uop_pdst}, {stq_12_bits_uop_pdst}, {stq_11_bits_uop_pdst}, {stq_10_bits_uop_pdst}, {stq_9_bits_uop_pdst}, {stq_8_bits_uop_pdst}, {stq_7_bits_uop_pdst}, {stq_6_bits_uop_pdst}, {stq_5_bits_uop_pdst}, {stq_4_bits_uop_pdst}, {stq_3_bits_uop_pdst}, {stq_2_bits_uop_pdst}, {stq_1_bits_uop_pdst}, {stq_0_bits_uop_pdst}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_40 = {{stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_0_bits_uop_prs1}, {stq_23_bits_uop_prs1}, {stq_22_bits_uop_prs1}, {stq_21_bits_uop_prs1}, {stq_20_bits_uop_prs1}, {stq_19_bits_uop_prs1}, {stq_18_bits_uop_prs1}, {stq_17_bits_uop_prs1}, {stq_16_bits_uop_prs1}, {stq_15_bits_uop_prs1}, {stq_14_bits_uop_prs1}, {stq_13_bits_uop_prs1}, {stq_12_bits_uop_prs1}, {stq_11_bits_uop_prs1}, {stq_10_bits_uop_prs1}, {stq_9_bits_uop_prs1}, {stq_8_bits_uop_prs1}, {stq_7_bits_uop_prs1}, {stq_6_bits_uop_prs1}, {stq_5_bits_uop_prs1}, {stq_4_bits_uop_prs1}, {stq_3_bits_uop_prs1}, {stq_2_bits_uop_prs1}, {stq_1_bits_uop_prs1}, {stq_0_bits_uop_prs1}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_41 = {{stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_0_bits_uop_prs2}, {stq_23_bits_uop_prs2}, {stq_22_bits_uop_prs2}, {stq_21_bits_uop_prs2}, {stq_20_bits_uop_prs2}, {stq_19_bits_uop_prs2}, {stq_18_bits_uop_prs2}, {stq_17_bits_uop_prs2}, {stq_16_bits_uop_prs2}, {stq_15_bits_uop_prs2}, {stq_14_bits_uop_prs2}, {stq_13_bits_uop_prs2}, {stq_12_bits_uop_prs2}, {stq_11_bits_uop_prs2}, {stq_10_bits_uop_prs2}, {stq_9_bits_uop_prs2}, {stq_8_bits_uop_prs2}, {stq_7_bits_uop_prs2}, {stq_6_bits_uop_prs2}, {stq_5_bits_uop_prs2}, {stq_4_bits_uop_prs2}, {stq_3_bits_uop_prs2}, {stq_2_bits_uop_prs2}, {stq_1_bits_uop_prs2}, {stq_0_bits_uop_prs2}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_42 = {{stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_0_bits_uop_prs3}, {stq_23_bits_uop_prs3}, {stq_22_bits_uop_prs3}, {stq_21_bits_uop_prs3}, {stq_20_bits_uop_prs3}, {stq_19_bits_uop_prs3}, {stq_18_bits_uop_prs3}, {stq_17_bits_uop_prs3}, {stq_16_bits_uop_prs3}, {stq_15_bits_uop_prs3}, {stq_14_bits_uop_prs3}, {stq_13_bits_uop_prs3}, {stq_12_bits_uop_prs3}, {stq_11_bits_uop_prs3}, {stq_10_bits_uop_prs3}, {stq_9_bits_uop_prs3}, {stq_8_bits_uop_prs3}, {stq_7_bits_uop_prs3}, {stq_6_bits_uop_prs3}, {stq_5_bits_uop_prs3}, {stq_4_bits_uop_prs3}, {stq_3_bits_uop_prs3}, {stq_2_bits_uop_prs3}, {stq_1_bits_uop_prs3}, {stq_0_bits_uop_prs3}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_43 = {{stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_0_bits_uop_ppred}, {stq_23_bits_uop_ppred}, {stq_22_bits_uop_ppred}, {stq_21_bits_uop_ppred}, {stq_20_bits_uop_ppred}, {stq_19_bits_uop_ppred}, {stq_18_bits_uop_ppred}, {stq_17_bits_uop_ppred}, {stq_16_bits_uop_ppred}, {stq_15_bits_uop_ppred}, {stq_14_bits_uop_ppred}, {stq_13_bits_uop_ppred}, {stq_12_bits_uop_ppred}, {stq_11_bits_uop_ppred}, {stq_10_bits_uop_ppred}, {stq_9_bits_uop_ppred}, {stq_8_bits_uop_ppred}, {stq_7_bits_uop_ppred}, {stq_6_bits_uop_ppred}, {stq_5_bits_uop_ppred}, {stq_4_bits_uop_ppred}, {stq_3_bits_uop_ppred}, {stq_2_bits_uop_ppred}, {stq_1_bits_uop_ppred}, {stq_0_bits_uop_ppred}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_44 = {{stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}, {stq_23_bits_uop_prs1_busy}, {stq_22_bits_uop_prs1_busy}, {stq_21_bits_uop_prs1_busy}, {stq_20_bits_uop_prs1_busy}, {stq_19_bits_uop_prs1_busy}, {stq_18_bits_uop_prs1_busy}, {stq_17_bits_uop_prs1_busy}, {stq_16_bits_uop_prs1_busy}, {stq_15_bits_uop_prs1_busy}, {stq_14_bits_uop_prs1_busy}, {stq_13_bits_uop_prs1_busy}, {stq_12_bits_uop_prs1_busy}, {stq_11_bits_uop_prs1_busy}, {stq_10_bits_uop_prs1_busy}, {stq_9_bits_uop_prs1_busy}, {stq_8_bits_uop_prs1_busy}, {stq_7_bits_uop_prs1_busy}, {stq_6_bits_uop_prs1_busy}, {stq_5_bits_uop_prs1_busy}, {stq_4_bits_uop_prs1_busy}, {stq_3_bits_uop_prs1_busy}, {stq_2_bits_uop_prs1_busy}, {stq_1_bits_uop_prs1_busy}, {stq_0_bits_uop_prs1_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_45 = {{stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}, {stq_23_bits_uop_prs2_busy}, {stq_22_bits_uop_prs2_busy}, {stq_21_bits_uop_prs2_busy}, {stq_20_bits_uop_prs2_busy}, {stq_19_bits_uop_prs2_busy}, {stq_18_bits_uop_prs2_busy}, {stq_17_bits_uop_prs2_busy}, {stq_16_bits_uop_prs2_busy}, {stq_15_bits_uop_prs2_busy}, {stq_14_bits_uop_prs2_busy}, {stq_13_bits_uop_prs2_busy}, {stq_12_bits_uop_prs2_busy}, {stq_11_bits_uop_prs2_busy}, {stq_10_bits_uop_prs2_busy}, {stq_9_bits_uop_prs2_busy}, {stq_8_bits_uop_prs2_busy}, {stq_7_bits_uop_prs2_busy}, {stq_6_bits_uop_prs2_busy}, {stq_5_bits_uop_prs2_busy}, {stq_4_bits_uop_prs2_busy}, {stq_3_bits_uop_prs2_busy}, {stq_2_bits_uop_prs2_busy}, {stq_1_bits_uop_prs2_busy}, {stq_0_bits_uop_prs2_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_46 = {{stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}, {stq_23_bits_uop_prs3_busy}, {stq_22_bits_uop_prs3_busy}, {stq_21_bits_uop_prs3_busy}, {stq_20_bits_uop_prs3_busy}, {stq_19_bits_uop_prs3_busy}, {stq_18_bits_uop_prs3_busy}, {stq_17_bits_uop_prs3_busy}, {stq_16_bits_uop_prs3_busy}, {stq_15_bits_uop_prs3_busy}, {stq_14_bits_uop_prs3_busy}, {stq_13_bits_uop_prs3_busy}, {stq_12_bits_uop_prs3_busy}, {stq_11_bits_uop_prs3_busy}, {stq_10_bits_uop_prs3_busy}, {stq_9_bits_uop_prs3_busy}, {stq_8_bits_uop_prs3_busy}, {stq_7_bits_uop_prs3_busy}, {stq_6_bits_uop_prs3_busy}, {stq_5_bits_uop_prs3_busy}, {stq_4_bits_uop_prs3_busy}, {stq_3_bits_uop_prs3_busy}, {stq_2_bits_uop_prs3_busy}, {stq_1_bits_uop_prs3_busy}, {stq_0_bits_uop_prs3_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_47 = {{stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}, {stq_23_bits_uop_ppred_busy}, {stq_22_bits_uop_ppred_busy}, {stq_21_bits_uop_ppred_busy}, {stq_20_bits_uop_ppred_busy}, {stq_19_bits_uop_ppred_busy}, {stq_18_bits_uop_ppred_busy}, {stq_17_bits_uop_ppred_busy}, {stq_16_bits_uop_ppred_busy}, {stq_15_bits_uop_ppred_busy}, {stq_14_bits_uop_ppred_busy}, {stq_13_bits_uop_ppred_busy}, {stq_12_bits_uop_ppred_busy}, {stq_11_bits_uop_ppred_busy}, {stq_10_bits_uop_ppred_busy}, {stq_9_bits_uop_ppred_busy}, {stq_8_bits_uop_ppred_busy}, {stq_7_bits_uop_ppred_busy}, {stq_6_bits_uop_ppred_busy}, {stq_5_bits_uop_ppred_busy}, {stq_4_bits_uop_ppred_busy}, {stq_3_bits_uop_ppred_busy}, {stq_2_bits_uop_ppred_busy}, {stq_1_bits_uop_ppred_busy}, {stq_0_bits_uop_ppred_busy}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_48 = {{stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}, {stq_23_bits_uop_stale_pdst}, {stq_22_bits_uop_stale_pdst}, {stq_21_bits_uop_stale_pdst}, {stq_20_bits_uop_stale_pdst}, {stq_19_bits_uop_stale_pdst}, {stq_18_bits_uop_stale_pdst}, {stq_17_bits_uop_stale_pdst}, {stq_16_bits_uop_stale_pdst}, {stq_15_bits_uop_stale_pdst}, {stq_14_bits_uop_stale_pdst}, {stq_13_bits_uop_stale_pdst}, {stq_12_bits_uop_stale_pdst}, {stq_11_bits_uop_stale_pdst}, {stq_10_bits_uop_stale_pdst}, {stq_9_bits_uop_stale_pdst}, {stq_8_bits_uop_stale_pdst}, {stq_7_bits_uop_stale_pdst}, {stq_6_bits_uop_stale_pdst}, {stq_5_bits_uop_stale_pdst}, {stq_4_bits_uop_stale_pdst}, {stq_3_bits_uop_stale_pdst}, {stq_2_bits_uop_stale_pdst}, {stq_1_bits_uop_stale_pdst}, {stq_0_bits_uop_stale_pdst}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_49 = {{stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_0_bits_uop_exception}, {stq_23_bits_uop_exception}, {stq_22_bits_uop_exception}, {stq_21_bits_uop_exception}, {stq_20_bits_uop_exception}, {stq_19_bits_uop_exception}, {stq_18_bits_uop_exception}, {stq_17_bits_uop_exception}, {stq_16_bits_uop_exception}, {stq_15_bits_uop_exception}, {stq_14_bits_uop_exception}, {stq_13_bits_uop_exception}, {stq_12_bits_uop_exception}, {stq_11_bits_uop_exception}, {stq_10_bits_uop_exception}, {stq_9_bits_uop_exception}, {stq_8_bits_uop_exception}, {stq_7_bits_uop_exception}, {stq_6_bits_uop_exception}, {stq_5_bits_uop_exception}, {stq_4_bits_uop_exception}, {stq_3_bits_uop_exception}, {stq_2_bits_uop_exception}, {stq_1_bits_uop_exception}, {stq_0_bits_uop_exception}};	// @[lsu.scala:210:16, :223:42]
  wire              _GEN_50 = _GEN_49[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [31:0][63:0] _GEN_51 = {{stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}, {stq_23_bits_uop_exc_cause}, {stq_22_bits_uop_exc_cause}, {stq_21_bits_uop_exc_cause}, {stq_20_bits_uop_exc_cause}, {stq_19_bits_uop_exc_cause}, {stq_18_bits_uop_exc_cause}, {stq_17_bits_uop_exc_cause}, {stq_16_bits_uop_exc_cause}, {stq_15_bits_uop_exc_cause}, {stq_14_bits_uop_exc_cause}, {stq_13_bits_uop_exc_cause}, {stq_12_bits_uop_exc_cause}, {stq_11_bits_uop_exc_cause}, {stq_10_bits_uop_exc_cause}, {stq_9_bits_uop_exc_cause}, {stq_8_bits_uop_exc_cause}, {stq_7_bits_uop_exc_cause}, {stq_6_bits_uop_exc_cause}, {stq_5_bits_uop_exc_cause}, {stq_4_bits_uop_exc_cause}, {stq_3_bits_uop_exc_cause}, {stq_2_bits_uop_exc_cause}, {stq_1_bits_uop_exc_cause}, {stq_0_bits_uop_exc_cause}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_52 = {{stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}, {stq_23_bits_uop_bypassable}, {stq_22_bits_uop_bypassable}, {stq_21_bits_uop_bypassable}, {stq_20_bits_uop_bypassable}, {stq_19_bits_uop_bypassable}, {stq_18_bits_uop_bypassable}, {stq_17_bits_uop_bypassable}, {stq_16_bits_uop_bypassable}, {stq_15_bits_uop_bypassable}, {stq_14_bits_uop_bypassable}, {stq_13_bits_uop_bypassable}, {stq_12_bits_uop_bypassable}, {stq_11_bits_uop_bypassable}, {stq_10_bits_uop_bypassable}, {stq_9_bits_uop_bypassable}, {stq_8_bits_uop_bypassable}, {stq_7_bits_uop_bypassable}, {stq_6_bits_uop_bypassable}, {stq_5_bits_uop_bypassable}, {stq_4_bits_uop_bypassable}, {stq_3_bits_uop_bypassable}, {stq_2_bits_uop_bypassable}, {stq_1_bits_uop_bypassable}, {stq_0_bits_uop_bypassable}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][4:0]  _GEN_53 = {{stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}, {stq_23_bits_uop_mem_cmd}, {stq_22_bits_uop_mem_cmd}, {stq_21_bits_uop_mem_cmd}, {stq_20_bits_uop_mem_cmd}, {stq_19_bits_uop_mem_cmd}, {stq_18_bits_uop_mem_cmd}, {stq_17_bits_uop_mem_cmd}, {stq_16_bits_uop_mem_cmd}, {stq_15_bits_uop_mem_cmd}, {stq_14_bits_uop_mem_cmd}, {stq_13_bits_uop_mem_cmd}, {stq_12_bits_uop_mem_cmd}, {stq_11_bits_uop_mem_cmd}, {stq_10_bits_uop_mem_cmd}, {stq_9_bits_uop_mem_cmd}, {stq_8_bits_uop_mem_cmd}, {stq_7_bits_uop_mem_cmd}, {stq_6_bits_uop_mem_cmd}, {stq_5_bits_uop_mem_cmd}, {stq_4_bits_uop_mem_cmd}, {stq_3_bits_uop_mem_cmd}, {stq_2_bits_uop_mem_cmd}, {stq_1_bits_uop_mem_cmd}, {stq_0_bits_uop_mem_cmd}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_54 = {{stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}, {stq_23_bits_uop_mem_size}, {stq_22_bits_uop_mem_size}, {stq_21_bits_uop_mem_size}, {stq_20_bits_uop_mem_size}, {stq_19_bits_uop_mem_size}, {stq_18_bits_uop_mem_size}, {stq_17_bits_uop_mem_size}, {stq_16_bits_uop_mem_size}, {stq_15_bits_uop_mem_size}, {stq_14_bits_uop_mem_size}, {stq_13_bits_uop_mem_size}, {stq_12_bits_uop_mem_size}, {stq_11_bits_uop_mem_size}, {stq_10_bits_uop_mem_size}, {stq_9_bits_uop_mem_size}, {stq_8_bits_uop_mem_size}, {stq_7_bits_uop_mem_size}, {stq_6_bits_uop_mem_size}, {stq_5_bits_uop_mem_size}, {stq_4_bits_uop_mem_size}, {stq_3_bits_uop_mem_size}, {stq_2_bits_uop_mem_size}, {stq_1_bits_uop_mem_size}, {stq_0_bits_uop_mem_size}};	// @[lsu.scala:210:16, :223:42]
  wire [1:0]        _GEN_55 = _GEN_54[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [31:0]       _GEN_56 = {{stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}, {stq_23_bits_uop_mem_signed}, {stq_22_bits_uop_mem_signed}, {stq_21_bits_uop_mem_signed}, {stq_20_bits_uop_mem_signed}, {stq_19_bits_uop_mem_signed}, {stq_18_bits_uop_mem_signed}, {stq_17_bits_uop_mem_signed}, {stq_16_bits_uop_mem_signed}, {stq_15_bits_uop_mem_signed}, {stq_14_bits_uop_mem_signed}, {stq_13_bits_uop_mem_signed}, {stq_12_bits_uop_mem_signed}, {stq_11_bits_uop_mem_signed}, {stq_10_bits_uop_mem_signed}, {stq_9_bits_uop_mem_signed}, {stq_8_bits_uop_mem_signed}, {stq_7_bits_uop_mem_signed}, {stq_6_bits_uop_mem_signed}, {stq_5_bits_uop_mem_signed}, {stq_4_bits_uop_mem_signed}, {stq_3_bits_uop_mem_signed}, {stq_2_bits_uop_mem_signed}, {stq_1_bits_uop_mem_signed}, {stq_0_bits_uop_mem_signed}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_57 = {{stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}, {stq_23_bits_uop_is_fence}, {stq_22_bits_uop_is_fence}, {stq_21_bits_uop_is_fence}, {stq_20_bits_uop_is_fence}, {stq_19_bits_uop_is_fence}, {stq_18_bits_uop_is_fence}, {stq_17_bits_uop_is_fence}, {stq_16_bits_uop_is_fence}, {stq_15_bits_uop_is_fence}, {stq_14_bits_uop_is_fence}, {stq_13_bits_uop_is_fence}, {stq_12_bits_uop_is_fence}, {stq_11_bits_uop_is_fence}, {stq_10_bits_uop_is_fence}, {stq_9_bits_uop_is_fence}, {stq_8_bits_uop_is_fence}, {stq_7_bits_uop_is_fence}, {stq_6_bits_uop_is_fence}, {stq_5_bits_uop_is_fence}, {stq_4_bits_uop_is_fence}, {stq_3_bits_uop_is_fence}, {stq_2_bits_uop_is_fence}, {stq_1_bits_uop_is_fence}, {stq_0_bits_uop_is_fence}};	// @[lsu.scala:210:16, :223:42]
  wire              _GEN_58 = _GEN_57[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [31:0]       _GEN_59 = {{stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}, {stq_23_bits_uop_is_fencei}, {stq_22_bits_uop_is_fencei}, {stq_21_bits_uop_is_fencei}, {stq_20_bits_uop_is_fencei}, {stq_19_bits_uop_is_fencei}, {stq_18_bits_uop_is_fencei}, {stq_17_bits_uop_is_fencei}, {stq_16_bits_uop_is_fencei}, {stq_15_bits_uop_is_fencei}, {stq_14_bits_uop_is_fencei}, {stq_13_bits_uop_is_fencei}, {stq_12_bits_uop_is_fencei}, {stq_11_bits_uop_is_fencei}, {stq_10_bits_uop_is_fencei}, {stq_9_bits_uop_is_fencei}, {stq_8_bits_uop_is_fencei}, {stq_7_bits_uop_is_fencei}, {stq_6_bits_uop_is_fencei}, {stq_5_bits_uop_is_fencei}, {stq_4_bits_uop_is_fencei}, {stq_3_bits_uop_is_fencei}, {stq_2_bits_uop_is_fencei}, {stq_1_bits_uop_is_fencei}, {stq_0_bits_uop_is_fencei}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_60 = {{stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}, {stq_23_bits_uop_is_amo}, {stq_22_bits_uop_is_amo}, {stq_21_bits_uop_is_amo}, {stq_20_bits_uop_is_amo}, {stq_19_bits_uop_is_amo}, {stq_18_bits_uop_is_amo}, {stq_17_bits_uop_is_amo}, {stq_16_bits_uop_is_amo}, {stq_15_bits_uop_is_amo}, {stq_14_bits_uop_is_amo}, {stq_13_bits_uop_is_amo}, {stq_12_bits_uop_is_amo}, {stq_11_bits_uop_is_amo}, {stq_10_bits_uop_is_amo}, {stq_9_bits_uop_is_amo}, {stq_8_bits_uop_is_amo}, {stq_7_bits_uop_is_amo}, {stq_6_bits_uop_is_amo}, {stq_5_bits_uop_is_amo}, {stq_4_bits_uop_is_amo}, {stq_3_bits_uop_is_amo}, {stq_2_bits_uop_is_amo}, {stq_1_bits_uop_is_amo}, {stq_0_bits_uop_is_amo}};	// @[lsu.scala:210:16, :223:42]
  wire              _GEN_61 = _GEN_60[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [31:0]       _GEN_62 = {{stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}, {stq_23_bits_uop_uses_ldq}, {stq_22_bits_uop_uses_ldq}, {stq_21_bits_uop_uses_ldq}, {stq_20_bits_uop_uses_ldq}, {stq_19_bits_uop_uses_ldq}, {stq_18_bits_uop_uses_ldq}, {stq_17_bits_uop_uses_ldq}, {stq_16_bits_uop_uses_ldq}, {stq_15_bits_uop_uses_ldq}, {stq_14_bits_uop_uses_ldq}, {stq_13_bits_uop_uses_ldq}, {stq_12_bits_uop_uses_ldq}, {stq_11_bits_uop_uses_ldq}, {stq_10_bits_uop_uses_ldq}, {stq_9_bits_uop_uses_ldq}, {stq_8_bits_uop_uses_ldq}, {stq_7_bits_uop_uses_ldq}, {stq_6_bits_uop_uses_ldq}, {stq_5_bits_uop_uses_ldq}, {stq_4_bits_uop_uses_ldq}, {stq_3_bits_uop_uses_ldq}, {stq_2_bits_uop_uses_ldq}, {stq_1_bits_uop_uses_ldq}, {stq_0_bits_uop_uses_ldq}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_63 = {{stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}, {stq_23_bits_uop_uses_stq}, {stq_22_bits_uop_uses_stq}, {stq_21_bits_uop_uses_stq}, {stq_20_bits_uop_uses_stq}, {stq_19_bits_uop_uses_stq}, {stq_18_bits_uop_uses_stq}, {stq_17_bits_uop_uses_stq}, {stq_16_bits_uop_uses_stq}, {stq_15_bits_uop_uses_stq}, {stq_14_bits_uop_uses_stq}, {stq_13_bits_uop_uses_stq}, {stq_12_bits_uop_uses_stq}, {stq_11_bits_uop_uses_stq}, {stq_10_bits_uop_uses_stq}, {stq_9_bits_uop_uses_stq}, {stq_8_bits_uop_uses_stq}, {stq_7_bits_uop_uses_stq}, {stq_6_bits_uop_uses_stq}, {stq_5_bits_uop_uses_stq}, {stq_4_bits_uop_uses_stq}, {stq_3_bits_uop_uses_stq}, {stq_2_bits_uop_uses_stq}, {stq_1_bits_uop_uses_stq}, {stq_0_bits_uop_uses_stq}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_64 = {{stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}, {stq_23_bits_uop_is_sys_pc2epc}, {stq_22_bits_uop_is_sys_pc2epc}, {stq_21_bits_uop_is_sys_pc2epc}, {stq_20_bits_uop_is_sys_pc2epc}, {stq_19_bits_uop_is_sys_pc2epc}, {stq_18_bits_uop_is_sys_pc2epc}, {stq_17_bits_uop_is_sys_pc2epc}, {stq_16_bits_uop_is_sys_pc2epc}, {stq_15_bits_uop_is_sys_pc2epc}, {stq_14_bits_uop_is_sys_pc2epc}, {stq_13_bits_uop_is_sys_pc2epc}, {stq_12_bits_uop_is_sys_pc2epc}, {stq_11_bits_uop_is_sys_pc2epc}, {stq_10_bits_uop_is_sys_pc2epc}, {stq_9_bits_uop_is_sys_pc2epc}, {stq_8_bits_uop_is_sys_pc2epc}, {stq_7_bits_uop_is_sys_pc2epc}, {stq_6_bits_uop_is_sys_pc2epc}, {stq_5_bits_uop_is_sys_pc2epc}, {stq_4_bits_uop_is_sys_pc2epc}, {stq_3_bits_uop_is_sys_pc2epc}, {stq_2_bits_uop_is_sys_pc2epc}, {stq_1_bits_uop_is_sys_pc2epc}, {stq_0_bits_uop_is_sys_pc2epc}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_65 = {{stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}, {stq_23_bits_uop_is_unique}, {stq_22_bits_uop_is_unique}, {stq_21_bits_uop_is_unique}, {stq_20_bits_uop_is_unique}, {stq_19_bits_uop_is_unique}, {stq_18_bits_uop_is_unique}, {stq_17_bits_uop_is_unique}, {stq_16_bits_uop_is_unique}, {stq_15_bits_uop_is_unique}, {stq_14_bits_uop_is_unique}, {stq_13_bits_uop_is_unique}, {stq_12_bits_uop_is_unique}, {stq_11_bits_uop_is_unique}, {stq_10_bits_uop_is_unique}, {stq_9_bits_uop_is_unique}, {stq_8_bits_uop_is_unique}, {stq_7_bits_uop_is_unique}, {stq_6_bits_uop_is_unique}, {stq_5_bits_uop_is_unique}, {stq_4_bits_uop_is_unique}, {stq_3_bits_uop_is_unique}, {stq_2_bits_uop_is_unique}, {stq_1_bits_uop_is_unique}, {stq_0_bits_uop_is_unique}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_66 = {{stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}, {stq_23_bits_uop_flush_on_commit}, {stq_22_bits_uop_flush_on_commit}, {stq_21_bits_uop_flush_on_commit}, {stq_20_bits_uop_flush_on_commit}, {stq_19_bits_uop_flush_on_commit}, {stq_18_bits_uop_flush_on_commit}, {stq_17_bits_uop_flush_on_commit}, {stq_16_bits_uop_flush_on_commit}, {stq_15_bits_uop_flush_on_commit}, {stq_14_bits_uop_flush_on_commit}, {stq_13_bits_uop_flush_on_commit}, {stq_12_bits_uop_flush_on_commit}, {stq_11_bits_uop_flush_on_commit}, {stq_10_bits_uop_flush_on_commit}, {stq_9_bits_uop_flush_on_commit}, {stq_8_bits_uop_flush_on_commit}, {stq_7_bits_uop_flush_on_commit}, {stq_6_bits_uop_flush_on_commit}, {stq_5_bits_uop_flush_on_commit}, {stq_4_bits_uop_flush_on_commit}, {stq_3_bits_uop_flush_on_commit}, {stq_2_bits_uop_flush_on_commit}, {stq_1_bits_uop_flush_on_commit}, {stq_0_bits_uop_flush_on_commit}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_67 = {{stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}, {stq_23_bits_uop_ldst_is_rs1}, {stq_22_bits_uop_ldst_is_rs1}, {stq_21_bits_uop_ldst_is_rs1}, {stq_20_bits_uop_ldst_is_rs1}, {stq_19_bits_uop_ldst_is_rs1}, {stq_18_bits_uop_ldst_is_rs1}, {stq_17_bits_uop_ldst_is_rs1}, {stq_16_bits_uop_ldst_is_rs1}, {stq_15_bits_uop_ldst_is_rs1}, {stq_14_bits_uop_ldst_is_rs1}, {stq_13_bits_uop_ldst_is_rs1}, {stq_12_bits_uop_ldst_is_rs1}, {stq_11_bits_uop_ldst_is_rs1}, {stq_10_bits_uop_ldst_is_rs1}, {stq_9_bits_uop_ldst_is_rs1}, {stq_8_bits_uop_ldst_is_rs1}, {stq_7_bits_uop_ldst_is_rs1}, {stq_6_bits_uop_ldst_is_rs1}, {stq_5_bits_uop_ldst_is_rs1}, {stq_4_bits_uop_ldst_is_rs1}, {stq_3_bits_uop_ldst_is_rs1}, {stq_2_bits_uop_ldst_is_rs1}, {stq_1_bits_uop_ldst_is_rs1}, {stq_0_bits_uop_ldst_is_rs1}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_68 = {{stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_0_bits_uop_ldst}, {stq_23_bits_uop_ldst}, {stq_22_bits_uop_ldst}, {stq_21_bits_uop_ldst}, {stq_20_bits_uop_ldst}, {stq_19_bits_uop_ldst}, {stq_18_bits_uop_ldst}, {stq_17_bits_uop_ldst}, {stq_16_bits_uop_ldst}, {stq_15_bits_uop_ldst}, {stq_14_bits_uop_ldst}, {stq_13_bits_uop_ldst}, {stq_12_bits_uop_ldst}, {stq_11_bits_uop_ldst}, {stq_10_bits_uop_ldst}, {stq_9_bits_uop_ldst}, {stq_8_bits_uop_ldst}, {stq_7_bits_uop_ldst}, {stq_6_bits_uop_ldst}, {stq_5_bits_uop_ldst}, {stq_4_bits_uop_ldst}, {stq_3_bits_uop_ldst}, {stq_2_bits_uop_ldst}, {stq_1_bits_uop_ldst}, {stq_0_bits_uop_ldst}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_69 = {{stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}, {stq_23_bits_uop_lrs1}, {stq_22_bits_uop_lrs1}, {stq_21_bits_uop_lrs1}, {stq_20_bits_uop_lrs1}, {stq_19_bits_uop_lrs1}, {stq_18_bits_uop_lrs1}, {stq_17_bits_uop_lrs1}, {stq_16_bits_uop_lrs1}, {stq_15_bits_uop_lrs1}, {stq_14_bits_uop_lrs1}, {stq_13_bits_uop_lrs1}, {stq_12_bits_uop_lrs1}, {stq_11_bits_uop_lrs1}, {stq_10_bits_uop_lrs1}, {stq_9_bits_uop_lrs1}, {stq_8_bits_uop_lrs1}, {stq_7_bits_uop_lrs1}, {stq_6_bits_uop_lrs1}, {stq_5_bits_uop_lrs1}, {stq_4_bits_uop_lrs1}, {stq_3_bits_uop_lrs1}, {stq_2_bits_uop_lrs1}, {stq_1_bits_uop_lrs1}, {stq_0_bits_uop_lrs1}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_70 = {{stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}, {stq_23_bits_uop_lrs2}, {stq_22_bits_uop_lrs2}, {stq_21_bits_uop_lrs2}, {stq_20_bits_uop_lrs2}, {stq_19_bits_uop_lrs2}, {stq_18_bits_uop_lrs2}, {stq_17_bits_uop_lrs2}, {stq_16_bits_uop_lrs2}, {stq_15_bits_uop_lrs2}, {stq_14_bits_uop_lrs2}, {stq_13_bits_uop_lrs2}, {stq_12_bits_uop_lrs2}, {stq_11_bits_uop_lrs2}, {stq_10_bits_uop_lrs2}, {stq_9_bits_uop_lrs2}, {stq_8_bits_uop_lrs2}, {stq_7_bits_uop_lrs2}, {stq_6_bits_uop_lrs2}, {stq_5_bits_uop_lrs2}, {stq_4_bits_uop_lrs2}, {stq_3_bits_uop_lrs2}, {stq_2_bits_uop_lrs2}, {stq_1_bits_uop_lrs2}, {stq_0_bits_uop_lrs2}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][5:0]  _GEN_71 = {{stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}, {stq_23_bits_uop_lrs3}, {stq_22_bits_uop_lrs3}, {stq_21_bits_uop_lrs3}, {stq_20_bits_uop_lrs3}, {stq_19_bits_uop_lrs3}, {stq_18_bits_uop_lrs3}, {stq_17_bits_uop_lrs3}, {stq_16_bits_uop_lrs3}, {stq_15_bits_uop_lrs3}, {stq_14_bits_uop_lrs3}, {stq_13_bits_uop_lrs3}, {stq_12_bits_uop_lrs3}, {stq_11_bits_uop_lrs3}, {stq_10_bits_uop_lrs3}, {stq_9_bits_uop_lrs3}, {stq_8_bits_uop_lrs3}, {stq_7_bits_uop_lrs3}, {stq_6_bits_uop_lrs3}, {stq_5_bits_uop_lrs3}, {stq_4_bits_uop_lrs3}, {stq_3_bits_uop_lrs3}, {stq_2_bits_uop_lrs3}, {stq_1_bits_uop_lrs3}, {stq_0_bits_uop_lrs3}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_72 = {{stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}, {stq_23_bits_uop_ldst_val}, {stq_22_bits_uop_ldst_val}, {stq_21_bits_uop_ldst_val}, {stq_20_bits_uop_ldst_val}, {stq_19_bits_uop_ldst_val}, {stq_18_bits_uop_ldst_val}, {stq_17_bits_uop_ldst_val}, {stq_16_bits_uop_ldst_val}, {stq_15_bits_uop_ldst_val}, {stq_14_bits_uop_ldst_val}, {stq_13_bits_uop_ldst_val}, {stq_12_bits_uop_ldst_val}, {stq_11_bits_uop_ldst_val}, {stq_10_bits_uop_ldst_val}, {stq_9_bits_uop_ldst_val}, {stq_8_bits_uop_ldst_val}, {stq_7_bits_uop_ldst_val}, {stq_6_bits_uop_ldst_val}, {stq_5_bits_uop_ldst_val}, {stq_4_bits_uop_ldst_val}, {stq_3_bits_uop_ldst_val}, {stq_2_bits_uop_ldst_val}, {stq_1_bits_uop_ldst_val}, {stq_0_bits_uop_ldst_val}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_73 = {{stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}, {stq_23_bits_uop_dst_rtype}, {stq_22_bits_uop_dst_rtype}, {stq_21_bits_uop_dst_rtype}, {stq_20_bits_uop_dst_rtype}, {stq_19_bits_uop_dst_rtype}, {stq_18_bits_uop_dst_rtype}, {stq_17_bits_uop_dst_rtype}, {stq_16_bits_uop_dst_rtype}, {stq_15_bits_uop_dst_rtype}, {stq_14_bits_uop_dst_rtype}, {stq_13_bits_uop_dst_rtype}, {stq_12_bits_uop_dst_rtype}, {stq_11_bits_uop_dst_rtype}, {stq_10_bits_uop_dst_rtype}, {stq_9_bits_uop_dst_rtype}, {stq_8_bits_uop_dst_rtype}, {stq_7_bits_uop_dst_rtype}, {stq_6_bits_uop_dst_rtype}, {stq_5_bits_uop_dst_rtype}, {stq_4_bits_uop_dst_rtype}, {stq_3_bits_uop_dst_rtype}, {stq_2_bits_uop_dst_rtype}, {stq_1_bits_uop_dst_rtype}, {stq_0_bits_uop_dst_rtype}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_74 = {{stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}, {stq_23_bits_uop_lrs1_rtype}, {stq_22_bits_uop_lrs1_rtype}, {stq_21_bits_uop_lrs1_rtype}, {stq_20_bits_uop_lrs1_rtype}, {stq_19_bits_uop_lrs1_rtype}, {stq_18_bits_uop_lrs1_rtype}, {stq_17_bits_uop_lrs1_rtype}, {stq_16_bits_uop_lrs1_rtype}, {stq_15_bits_uop_lrs1_rtype}, {stq_14_bits_uop_lrs1_rtype}, {stq_13_bits_uop_lrs1_rtype}, {stq_12_bits_uop_lrs1_rtype}, {stq_11_bits_uop_lrs1_rtype}, {stq_10_bits_uop_lrs1_rtype}, {stq_9_bits_uop_lrs1_rtype}, {stq_8_bits_uop_lrs1_rtype}, {stq_7_bits_uop_lrs1_rtype}, {stq_6_bits_uop_lrs1_rtype}, {stq_5_bits_uop_lrs1_rtype}, {stq_4_bits_uop_lrs1_rtype}, {stq_3_bits_uop_lrs1_rtype}, {stq_2_bits_uop_lrs1_rtype}, {stq_1_bits_uop_lrs1_rtype}, {stq_0_bits_uop_lrs1_rtype}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_75 = {{stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}, {stq_23_bits_uop_lrs2_rtype}, {stq_22_bits_uop_lrs2_rtype}, {stq_21_bits_uop_lrs2_rtype}, {stq_20_bits_uop_lrs2_rtype}, {stq_19_bits_uop_lrs2_rtype}, {stq_18_bits_uop_lrs2_rtype}, {stq_17_bits_uop_lrs2_rtype}, {stq_16_bits_uop_lrs2_rtype}, {stq_15_bits_uop_lrs2_rtype}, {stq_14_bits_uop_lrs2_rtype}, {stq_13_bits_uop_lrs2_rtype}, {stq_12_bits_uop_lrs2_rtype}, {stq_11_bits_uop_lrs2_rtype}, {stq_10_bits_uop_lrs2_rtype}, {stq_9_bits_uop_lrs2_rtype}, {stq_8_bits_uop_lrs2_rtype}, {stq_7_bits_uop_lrs2_rtype}, {stq_6_bits_uop_lrs2_rtype}, {stq_5_bits_uop_lrs2_rtype}, {stq_4_bits_uop_lrs2_rtype}, {stq_3_bits_uop_lrs2_rtype}, {stq_2_bits_uop_lrs2_rtype}, {stq_1_bits_uop_lrs2_rtype}, {stq_0_bits_uop_lrs2_rtype}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_76 = {{stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}, {stq_23_bits_uop_frs3_en}, {stq_22_bits_uop_frs3_en}, {stq_21_bits_uop_frs3_en}, {stq_20_bits_uop_frs3_en}, {stq_19_bits_uop_frs3_en}, {stq_18_bits_uop_frs3_en}, {stq_17_bits_uop_frs3_en}, {stq_16_bits_uop_frs3_en}, {stq_15_bits_uop_frs3_en}, {stq_14_bits_uop_frs3_en}, {stq_13_bits_uop_frs3_en}, {stq_12_bits_uop_frs3_en}, {stq_11_bits_uop_frs3_en}, {stq_10_bits_uop_frs3_en}, {stq_9_bits_uop_frs3_en}, {stq_8_bits_uop_frs3_en}, {stq_7_bits_uop_frs3_en}, {stq_6_bits_uop_frs3_en}, {stq_5_bits_uop_frs3_en}, {stq_4_bits_uop_frs3_en}, {stq_3_bits_uop_frs3_en}, {stq_2_bits_uop_frs3_en}, {stq_1_bits_uop_frs3_en}, {stq_0_bits_uop_frs3_en}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_77 = {{stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}, {stq_23_bits_uop_fp_val}, {stq_22_bits_uop_fp_val}, {stq_21_bits_uop_fp_val}, {stq_20_bits_uop_fp_val}, {stq_19_bits_uop_fp_val}, {stq_18_bits_uop_fp_val}, {stq_17_bits_uop_fp_val}, {stq_16_bits_uop_fp_val}, {stq_15_bits_uop_fp_val}, {stq_14_bits_uop_fp_val}, {stq_13_bits_uop_fp_val}, {stq_12_bits_uop_fp_val}, {stq_11_bits_uop_fp_val}, {stq_10_bits_uop_fp_val}, {stq_9_bits_uop_fp_val}, {stq_8_bits_uop_fp_val}, {stq_7_bits_uop_fp_val}, {stq_6_bits_uop_fp_val}, {stq_5_bits_uop_fp_val}, {stq_4_bits_uop_fp_val}, {stq_3_bits_uop_fp_val}, {stq_2_bits_uop_fp_val}, {stq_1_bits_uop_fp_val}, {stq_0_bits_uop_fp_val}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_78 = {{stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}, {stq_23_bits_uop_fp_single}, {stq_22_bits_uop_fp_single}, {stq_21_bits_uop_fp_single}, {stq_20_bits_uop_fp_single}, {stq_19_bits_uop_fp_single}, {stq_18_bits_uop_fp_single}, {stq_17_bits_uop_fp_single}, {stq_16_bits_uop_fp_single}, {stq_15_bits_uop_fp_single}, {stq_14_bits_uop_fp_single}, {stq_13_bits_uop_fp_single}, {stq_12_bits_uop_fp_single}, {stq_11_bits_uop_fp_single}, {stq_10_bits_uop_fp_single}, {stq_9_bits_uop_fp_single}, {stq_8_bits_uop_fp_single}, {stq_7_bits_uop_fp_single}, {stq_6_bits_uop_fp_single}, {stq_5_bits_uop_fp_single}, {stq_4_bits_uop_fp_single}, {stq_3_bits_uop_fp_single}, {stq_2_bits_uop_fp_single}, {stq_1_bits_uop_fp_single}, {stq_0_bits_uop_fp_single}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_79 = {{stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}, {stq_23_bits_uop_xcpt_pf_if}, {stq_22_bits_uop_xcpt_pf_if}, {stq_21_bits_uop_xcpt_pf_if}, {stq_20_bits_uop_xcpt_pf_if}, {stq_19_bits_uop_xcpt_pf_if}, {stq_18_bits_uop_xcpt_pf_if}, {stq_17_bits_uop_xcpt_pf_if}, {stq_16_bits_uop_xcpt_pf_if}, {stq_15_bits_uop_xcpt_pf_if}, {stq_14_bits_uop_xcpt_pf_if}, {stq_13_bits_uop_xcpt_pf_if}, {stq_12_bits_uop_xcpt_pf_if}, {stq_11_bits_uop_xcpt_pf_if}, {stq_10_bits_uop_xcpt_pf_if}, {stq_9_bits_uop_xcpt_pf_if}, {stq_8_bits_uop_xcpt_pf_if}, {stq_7_bits_uop_xcpt_pf_if}, {stq_6_bits_uop_xcpt_pf_if}, {stq_5_bits_uop_xcpt_pf_if}, {stq_4_bits_uop_xcpt_pf_if}, {stq_3_bits_uop_xcpt_pf_if}, {stq_2_bits_uop_xcpt_pf_if}, {stq_1_bits_uop_xcpt_pf_if}, {stq_0_bits_uop_xcpt_pf_if}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_80 = {{stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}, {stq_23_bits_uop_xcpt_ae_if}, {stq_22_bits_uop_xcpt_ae_if}, {stq_21_bits_uop_xcpt_ae_if}, {stq_20_bits_uop_xcpt_ae_if}, {stq_19_bits_uop_xcpt_ae_if}, {stq_18_bits_uop_xcpt_ae_if}, {stq_17_bits_uop_xcpt_ae_if}, {stq_16_bits_uop_xcpt_ae_if}, {stq_15_bits_uop_xcpt_ae_if}, {stq_14_bits_uop_xcpt_ae_if}, {stq_13_bits_uop_xcpt_ae_if}, {stq_12_bits_uop_xcpt_ae_if}, {stq_11_bits_uop_xcpt_ae_if}, {stq_10_bits_uop_xcpt_ae_if}, {stq_9_bits_uop_xcpt_ae_if}, {stq_8_bits_uop_xcpt_ae_if}, {stq_7_bits_uop_xcpt_ae_if}, {stq_6_bits_uop_xcpt_ae_if}, {stq_5_bits_uop_xcpt_ae_if}, {stq_4_bits_uop_xcpt_ae_if}, {stq_3_bits_uop_xcpt_ae_if}, {stq_2_bits_uop_xcpt_ae_if}, {stq_1_bits_uop_xcpt_ae_if}, {stq_0_bits_uop_xcpt_ae_if}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_81 = {{stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}, {stq_23_bits_uop_xcpt_ma_if}, {stq_22_bits_uop_xcpt_ma_if}, {stq_21_bits_uop_xcpt_ma_if}, {stq_20_bits_uop_xcpt_ma_if}, {stq_19_bits_uop_xcpt_ma_if}, {stq_18_bits_uop_xcpt_ma_if}, {stq_17_bits_uop_xcpt_ma_if}, {stq_16_bits_uop_xcpt_ma_if}, {stq_15_bits_uop_xcpt_ma_if}, {stq_14_bits_uop_xcpt_ma_if}, {stq_13_bits_uop_xcpt_ma_if}, {stq_12_bits_uop_xcpt_ma_if}, {stq_11_bits_uop_xcpt_ma_if}, {stq_10_bits_uop_xcpt_ma_if}, {stq_9_bits_uop_xcpt_ma_if}, {stq_8_bits_uop_xcpt_ma_if}, {stq_7_bits_uop_xcpt_ma_if}, {stq_6_bits_uop_xcpt_ma_if}, {stq_5_bits_uop_xcpt_ma_if}, {stq_4_bits_uop_xcpt_ma_if}, {stq_3_bits_uop_xcpt_ma_if}, {stq_2_bits_uop_xcpt_ma_if}, {stq_1_bits_uop_xcpt_ma_if}, {stq_0_bits_uop_xcpt_ma_if}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_82 = {{stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}, {stq_23_bits_uop_bp_debug_if}, {stq_22_bits_uop_bp_debug_if}, {stq_21_bits_uop_bp_debug_if}, {stq_20_bits_uop_bp_debug_if}, {stq_19_bits_uop_bp_debug_if}, {stq_18_bits_uop_bp_debug_if}, {stq_17_bits_uop_bp_debug_if}, {stq_16_bits_uop_bp_debug_if}, {stq_15_bits_uop_bp_debug_if}, {stq_14_bits_uop_bp_debug_if}, {stq_13_bits_uop_bp_debug_if}, {stq_12_bits_uop_bp_debug_if}, {stq_11_bits_uop_bp_debug_if}, {stq_10_bits_uop_bp_debug_if}, {stq_9_bits_uop_bp_debug_if}, {stq_8_bits_uop_bp_debug_if}, {stq_7_bits_uop_bp_debug_if}, {stq_6_bits_uop_bp_debug_if}, {stq_5_bits_uop_bp_debug_if}, {stq_4_bits_uop_bp_debug_if}, {stq_3_bits_uop_bp_debug_if}, {stq_2_bits_uop_bp_debug_if}, {stq_1_bits_uop_bp_debug_if}, {stq_0_bits_uop_bp_debug_if}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_83 = {{stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}, {stq_23_bits_uop_bp_xcpt_if}, {stq_22_bits_uop_bp_xcpt_if}, {stq_21_bits_uop_bp_xcpt_if}, {stq_20_bits_uop_bp_xcpt_if}, {stq_19_bits_uop_bp_xcpt_if}, {stq_18_bits_uop_bp_xcpt_if}, {stq_17_bits_uop_bp_xcpt_if}, {stq_16_bits_uop_bp_xcpt_if}, {stq_15_bits_uop_bp_xcpt_if}, {stq_14_bits_uop_bp_xcpt_if}, {stq_13_bits_uop_bp_xcpt_if}, {stq_12_bits_uop_bp_xcpt_if}, {stq_11_bits_uop_bp_xcpt_if}, {stq_10_bits_uop_bp_xcpt_if}, {stq_9_bits_uop_bp_xcpt_if}, {stq_8_bits_uop_bp_xcpt_if}, {stq_7_bits_uop_bp_xcpt_if}, {stq_6_bits_uop_bp_xcpt_if}, {stq_5_bits_uop_bp_xcpt_if}, {stq_4_bits_uop_bp_xcpt_if}, {stq_3_bits_uop_bp_xcpt_if}, {stq_2_bits_uop_bp_xcpt_if}, {stq_1_bits_uop_bp_xcpt_if}, {stq_0_bits_uop_bp_xcpt_if}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_84 = {{stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}, {stq_23_bits_uop_debug_fsrc}, {stq_22_bits_uop_debug_fsrc}, {stq_21_bits_uop_debug_fsrc}, {stq_20_bits_uop_debug_fsrc}, {stq_19_bits_uop_debug_fsrc}, {stq_18_bits_uop_debug_fsrc}, {stq_17_bits_uop_debug_fsrc}, {stq_16_bits_uop_debug_fsrc}, {stq_15_bits_uop_debug_fsrc}, {stq_14_bits_uop_debug_fsrc}, {stq_13_bits_uop_debug_fsrc}, {stq_12_bits_uop_debug_fsrc}, {stq_11_bits_uop_debug_fsrc}, {stq_10_bits_uop_debug_fsrc}, {stq_9_bits_uop_debug_fsrc}, {stq_8_bits_uop_debug_fsrc}, {stq_7_bits_uop_debug_fsrc}, {stq_6_bits_uop_debug_fsrc}, {stq_5_bits_uop_debug_fsrc}, {stq_4_bits_uop_debug_fsrc}, {stq_3_bits_uop_debug_fsrc}, {stq_2_bits_uop_debug_fsrc}, {stq_1_bits_uop_debug_fsrc}, {stq_0_bits_uop_debug_fsrc}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][1:0]  _GEN_85 = {{stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}, {stq_23_bits_uop_debug_tsrc}, {stq_22_bits_uop_debug_tsrc}, {stq_21_bits_uop_debug_tsrc}, {stq_20_bits_uop_debug_tsrc}, {stq_19_bits_uop_debug_tsrc}, {stq_18_bits_uop_debug_tsrc}, {stq_17_bits_uop_debug_tsrc}, {stq_16_bits_uop_debug_tsrc}, {stq_15_bits_uop_debug_tsrc}, {stq_14_bits_uop_debug_tsrc}, {stq_13_bits_uop_debug_tsrc}, {stq_12_bits_uop_debug_tsrc}, {stq_11_bits_uop_debug_tsrc}, {stq_10_bits_uop_debug_tsrc}, {stq_9_bits_uop_debug_tsrc}, {stq_8_bits_uop_debug_tsrc}, {stq_7_bits_uop_debug_tsrc}, {stq_6_bits_uop_debug_tsrc}, {stq_5_bits_uop_debug_tsrc}, {stq_4_bits_uop_debug_tsrc}, {stq_3_bits_uop_debug_tsrc}, {stq_2_bits_uop_debug_tsrc}, {stq_1_bits_uop_debug_tsrc}, {stq_0_bits_uop_debug_tsrc}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_86 = {{stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_0_bits_addr_valid}, {stq_23_bits_addr_valid}, {stq_22_bits_addr_valid}, {stq_21_bits_addr_valid}, {stq_20_bits_addr_valid}, {stq_19_bits_addr_valid}, {stq_18_bits_addr_valid}, {stq_17_bits_addr_valid}, {stq_16_bits_addr_valid}, {stq_15_bits_addr_valid}, {stq_14_bits_addr_valid}, {stq_13_bits_addr_valid}, {stq_12_bits_addr_valid}, {stq_11_bits_addr_valid}, {stq_10_bits_addr_valid}, {stq_9_bits_addr_valid}, {stq_8_bits_addr_valid}, {stq_7_bits_addr_valid}, {stq_6_bits_addr_valid}, {stq_5_bits_addr_valid}, {stq_4_bits_addr_valid}, {stq_3_bits_addr_valid}, {stq_2_bits_addr_valid}, {stq_1_bits_addr_valid}, {stq_0_bits_addr_valid}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][39:0] _GEN_87 = {{stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_0_bits_addr_bits}, {stq_23_bits_addr_bits}, {stq_22_bits_addr_bits}, {stq_21_bits_addr_bits}, {stq_20_bits_addr_bits}, {stq_19_bits_addr_bits}, {stq_18_bits_addr_bits}, {stq_17_bits_addr_bits}, {stq_16_bits_addr_bits}, {stq_15_bits_addr_bits}, {stq_14_bits_addr_bits}, {stq_13_bits_addr_bits}, {stq_12_bits_addr_bits}, {stq_11_bits_addr_bits}, {stq_10_bits_addr_bits}, {stq_9_bits_addr_bits}, {stq_8_bits_addr_bits}, {stq_7_bits_addr_bits}, {stq_6_bits_addr_bits}, {stq_5_bits_addr_bits}, {stq_4_bits_addr_bits}, {stq_3_bits_addr_bits}, {stq_2_bits_addr_bits}, {stq_1_bits_addr_bits}, {stq_0_bits_addr_bits}};	// @[lsu.scala:210:16, :223:42]
  wire [39:0]       _GEN_88 = _GEN_87[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [31:0]       _GEN_89 = {{stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}, {stq_23_bits_addr_is_virtual}, {stq_22_bits_addr_is_virtual}, {stq_21_bits_addr_is_virtual}, {stq_20_bits_addr_is_virtual}, {stq_19_bits_addr_is_virtual}, {stq_18_bits_addr_is_virtual}, {stq_17_bits_addr_is_virtual}, {stq_16_bits_addr_is_virtual}, {stq_15_bits_addr_is_virtual}, {stq_14_bits_addr_is_virtual}, {stq_13_bits_addr_is_virtual}, {stq_12_bits_addr_is_virtual}, {stq_11_bits_addr_is_virtual}, {stq_10_bits_addr_is_virtual}, {stq_9_bits_addr_is_virtual}, {stq_8_bits_addr_is_virtual}, {stq_7_bits_addr_is_virtual}, {stq_6_bits_addr_is_virtual}, {stq_5_bits_addr_is_virtual}, {stq_4_bits_addr_is_virtual}, {stq_3_bits_addr_is_virtual}, {stq_2_bits_addr_is_virtual}, {stq_1_bits_addr_is_virtual}, {stq_0_bits_addr_is_virtual}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0]       _GEN_90 = {{stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_0_bits_data_valid}, {stq_23_bits_data_valid}, {stq_22_bits_data_valid}, {stq_21_bits_data_valid}, {stq_20_bits_data_valid}, {stq_19_bits_data_valid}, {stq_18_bits_data_valid}, {stq_17_bits_data_valid}, {stq_16_bits_data_valid}, {stq_15_bits_data_valid}, {stq_14_bits_data_valid}, {stq_13_bits_data_valid}, {stq_12_bits_data_valid}, {stq_11_bits_data_valid}, {stq_10_bits_data_valid}, {stq_9_bits_data_valid}, {stq_8_bits_data_valid}, {stq_7_bits_data_valid}, {stq_6_bits_data_valid}, {stq_5_bits_data_valid}, {stq_4_bits_data_valid}, {stq_3_bits_data_valid}, {stq_2_bits_data_valid}, {stq_1_bits_data_valid}, {stq_0_bits_data_valid}};	// @[lsu.scala:210:16, :223:42]
  wire [31:0][63:0] _GEN_91 = {{stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_0_bits_data_bits}, {stq_23_bits_data_bits}, {stq_22_bits_data_bits}, {stq_21_bits_data_bits}, {stq_20_bits_data_bits}, {stq_19_bits_data_bits}, {stq_18_bits_data_bits}, {stq_17_bits_data_bits}, {stq_16_bits_data_bits}, {stq_15_bits_data_bits}, {stq_14_bits_data_bits}, {stq_13_bits_data_bits}, {stq_12_bits_data_bits}, {stq_11_bits_data_bits}, {stq_10_bits_data_bits}, {stq_9_bits_data_bits}, {stq_8_bits_data_bits}, {stq_7_bits_data_bits}, {stq_6_bits_data_bits}, {stq_5_bits_data_bits}, {stq_4_bits_data_bits}, {stq_3_bits_data_bits}, {stq_2_bits_data_bits}, {stq_1_bits_data_bits}, {stq_0_bits_data_bits}};	// @[lsu.scala:210:16, :223:42]
  wire [63:0]       _GEN_92 = _GEN_91[stq_execute_head];	// @[lsu.scala:219:29, :223:42]
  wire [31:0]       _GEN_93 = {{stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_0_bits_committed}, {stq_23_bits_committed}, {stq_22_bits_committed}, {stq_21_bits_committed}, {stq_20_bits_committed}, {stq_19_bits_committed}, {stq_18_bits_committed}, {stq_17_bits_committed}, {stq_16_bits_committed}, {stq_15_bits_committed}, {stq_14_bits_committed}, {stq_13_bits_committed}, {stq_12_bits_committed}, {stq_11_bits_committed}, {stq_10_bits_committed}, {stq_9_bits_committed}, {stq_8_bits_committed}, {stq_7_bits_committed}, {stq_6_bits_committed}, {stq_5_bits_committed}, {stq_4_bits_committed}, {stq_3_bits_committed}, {stq_2_bits_committed}, {stq_1_bits_committed}, {stq_0_bits_committed}};	// @[lsu.scala:210:16, :223:42]
  reg  [2:0]        hella_state;	// @[lsu.scala:241:38]
  reg  [39:0]       hella_req_addr;	// @[lsu.scala:242:34]
  reg  [4:0]        hella_req_cmd;	// @[lsu.scala:242:34]
  reg  [1:0]        hella_req_size;	// @[lsu.scala:242:34]
  reg               hella_req_signed;	// @[lsu.scala:242:34]
  reg               hella_req_phys;	// @[lsu.scala:242:34]
  reg  [63:0]       hella_data_data;	// @[lsu.scala:243:34]
  reg  [31:0]       hella_paddr;	// @[lsu.scala:244:34]
  reg               hella_xcpt_ma_ld;	// @[lsu.scala:245:34]
  reg               hella_xcpt_ma_st;	// @[lsu.scala:245:34]
  reg               hella_xcpt_pf_ld;	// @[lsu.scala:245:34]
  reg               hella_xcpt_pf_st;	// @[lsu.scala:245:34]
  reg               hella_xcpt_gf_ld;	// @[lsu.scala:245:34]
  reg               hella_xcpt_gf_st;	// @[lsu.scala:245:34]
  reg               hella_xcpt_ae_ld;	// @[lsu.scala:245:34]
  reg               hella_xcpt_ae_st;	// @[lsu.scala:245:34]
  reg  [23:0]       live_store_mask;	// @[lsu.scala:259:32]
  wire              wrap = ldq_tail == 5'h17;	// @[lsu.scala:215:29, util.scala:205:25]
  wire [4:0]        _T_9 = ldq_tail + 5'h1;	// @[lsu.scala:215:29, :305:44, util.scala:206:28]
  wire              wrap_1 = stq_tail == 5'h17;	// @[lsu.scala:217:29, util.scala:205:25]
  wire [4:0]        _T_13 = stq_tail + 5'h1;	// @[lsu.scala:217:29, :305:44, util.scala:206:28]
  wire              dis_ld_val = io_core_dis_uops_0_valid & io_core_dis_uops_0_bits_uses_ldq & ~io_core_dis_uops_0_bits_exception;	// @[lsu.scala:301:{85,88}]
  wire              dis_st_val = io_core_dis_uops_0_valid & io_core_dis_uops_0_bits_uses_stq & ~io_core_dis_uops_0_bits_exception;	// @[lsu.scala:301:88, :302:85]
  wire [31:0]       _GEN_94 = {{ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_0_valid}, {ldq_23_valid}, {ldq_22_valid}, {ldq_21_valid}, {ldq_20_valid}, {ldq_19_valid}, {ldq_18_valid}, {ldq_17_valid}, {ldq_16_valid}, {ldq_15_valid}, {ldq_14_valid}, {ldq_13_valid}, {ldq_12_valid}, {ldq_11_valid}, {ldq_10_valid}, {ldq_9_valid}, {ldq_8_valid}, {ldq_7_valid}, {ldq_6_valid}, {ldq_5_valid}, {ldq_4_valid}, {ldq_3_valid}, {ldq_2_valid}, {ldq_1_valid}, {ldq_0_valid}};	// @[lsu.scala:209:16, :305:44]
  wire [4:0]        _T_35 = dis_ld_val ? (wrap ? 5'h0 : _T_9) : ldq_tail;	// @[lsu.scala:215:29, :301:85, :333:21, util.scala:205:25, :206:{10,28}]
  wire [4:0]        _T_42 = dis_st_val ? (wrap_1 ? 5'h0 : _T_13) : stq_tail;	// @[lsu.scala:217:29, :302:85, :338:21, util.scala:205:25, :206:{10,28}]
  wire              wrap_4 = _T_35 == 5'h17;	// @[lsu.scala:333:21, util.scala:205:25]
  wire [4:0]        _T_49 = _T_35 + 5'h1;	// @[lsu.scala:305:44, :333:21, util.scala:206:28]
  wire              wrap_5 = _T_42 == 5'h17;	// @[lsu.scala:338:21, util.scala:205:25]
  wire [4:0]        _T_53 = _T_42 + 5'h1;	// @[lsu.scala:305:44, :338:21, util.scala:206:28]
  wire              dis_ld_val_1 = io_core_dis_uops_1_valid & io_core_dis_uops_1_bits_uses_ldq & ~io_core_dis_uops_1_bits_exception;	// @[lsu.scala:301:{85,88}]
  wire              dis_st_val_1 = io_core_dis_uops_1_valid & io_core_dis_uops_1_bits_uses_stq & ~io_core_dis_uops_1_bits_exception;	// @[lsu.scala:301:88, :302:85]
  wire [4:0]        _T_75 = dis_ld_val_1 ? (wrap_4 ? 5'h0 : _T_49) : _T_35;	// @[lsu.scala:301:85, :333:21, util.scala:205:25, :206:{10,28}]
  wire [4:0]        _T_82 = dis_st_val_1 ? (wrap_5 ? 5'h0 : _T_53) : _T_42;	// @[lsu.scala:302:85, :338:21, util.scala:205:25, :206:{10,28}]
  wire              wrap_8 = _T_75 == 5'h17;	// @[lsu.scala:333:21, util.scala:205:25]
  wire [4:0]        _T_89 = _T_75 + 5'h1;	// @[lsu.scala:305:44, :333:21, util.scala:206:28]
  wire              wrap_9 = _T_82 == 5'h17;	// @[lsu.scala:338:21, util.scala:205:25]
  wire [4:0]        _T_93 = _T_82 + 5'h1;	// @[lsu.scala:305:44, :338:21, util.scala:206:28]
  wire              dis_ld_val_2 = io_core_dis_uops_2_valid & io_core_dis_uops_2_bits_uses_ldq & ~io_core_dis_uops_2_bits_exception;	// @[lsu.scala:301:{85,88}]
  wire              dis_st_val_2 = io_core_dis_uops_2_valid & io_core_dis_uops_2_bits_uses_stq & ~io_core_dis_uops_2_bits_exception;	// @[lsu.scala:301:88, :302:85]
  wire [4:0]        _T_115 = dis_ld_val_2 ? (wrap_8 ? 5'h0 : _T_89) : _T_75;	// @[lsu.scala:301:85, :333:21, util.scala:205:25, :206:{10,28}]
  wire [4:0]        _T_122 = dis_st_val_2 ? (wrap_9 ? 5'h0 : _T_93) : _T_82;	// @[lsu.scala:302:85, :338:21, util.scala:205:25, :206:{10,28}]
  wire              wrap_12 = _T_115 == 5'h17;	// @[lsu.scala:333:21, util.scala:205:25]
  wire [4:0]        _T_129 = _T_115 + 5'h1;	// @[lsu.scala:305:44, :333:21, util.scala:206:28]
  wire              wrap_13 = _T_122 == 5'h17;	// @[lsu.scala:338:21, util.scala:205:25]
  wire [4:0]        _T_133 = _T_122 + 5'h1;	// @[lsu.scala:305:44, :338:21, util.scala:206:28]
  wire              dis_ld_val_3 = io_core_dis_uops_3_valid & io_core_dis_uops_3_bits_uses_ldq & ~io_core_dis_uops_3_bits_exception;	// @[lsu.scala:301:{85,88}]
  wire              dis_st_val_3 = io_core_dis_uops_3_valid & io_core_dis_uops_3_bits_uses_stq & ~io_core_dis_uops_3_bits_exception;	// @[lsu.scala:301:88, :302:85]
  wire [4:0]        _T_155 = dis_ld_val_3 ? (wrap_12 ? 5'h0 : _T_129) : _T_115;	// @[lsu.scala:301:85, :333:21, util.scala:205:25, :206:{10,28}]
  wire [4:0]        _T_162 = dis_st_val_3 ? (wrap_13 ? 5'h0 : _T_133) : _T_122;	// @[lsu.scala:302:85, :338:21, util.scala:205:25, :206:{10,28}]
  wire              wrap_16 = _T_155 == 5'h17;	// @[lsu.scala:333:21, util.scala:205:25]
  wire [4:0]        _T_169 = _T_155 + 5'h1;	// @[lsu.scala:305:44, :333:21, util.scala:206:28]
  wire              wrap_17 = _T_162 == 5'h17;	// @[lsu.scala:338:21, util.scala:205:25]
  wire [4:0]        _T_172 = _T_162 + 5'h1;	// @[lsu.scala:305:44, :338:21, util.scala:206:28]
  wire              dis_ld_val_4 = io_core_dis_uops_4_valid & io_core_dis_uops_4_bits_uses_ldq & ~io_core_dis_uops_4_bits_exception;	// @[lsu.scala:301:{85,88}]
  wire              dis_st_val_4 = io_core_dis_uops_4_valid & io_core_dis_uops_4_bits_uses_stq & ~io_core_dis_uops_4_bits_exception;	// @[lsu.scala:301:88, :302:85]
  reg               p1_block_load_mask_0;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_1;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_2;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_3;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_4;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_5;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_6;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_7;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_8;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_9;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_10;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_11;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_12;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_13;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_14;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_15;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_16;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_17;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_18;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_19;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_20;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_21;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_22;	// @[lsu.scala:398:35]
  reg               p1_block_load_mask_23;	// @[lsu.scala:398:35]
  reg               p2_block_load_mask_0;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_1;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_2;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_3;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_4;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_5;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_6;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_7;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_8;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_9;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_10;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_11;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_12;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_13;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_14;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_15;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_16;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_17;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_18;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_19;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_20;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_21;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_22;	// @[lsu.scala:399:35]
  reg               p2_block_load_mask_23;	// @[lsu.scala:399:35]
  wire [31:0][15:0] _GEN_95 = {{ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}, {ldq_23_bits_uop_br_mask}, {ldq_22_bits_uop_br_mask}, {ldq_21_bits_uop_br_mask}, {ldq_20_bits_uop_br_mask}, {ldq_19_bits_uop_br_mask}, {ldq_18_bits_uop_br_mask}, {ldq_17_bits_uop_br_mask}, {ldq_16_bits_uop_br_mask}, {ldq_15_bits_uop_br_mask}, {ldq_14_bits_uop_br_mask}, {ldq_13_bits_uop_br_mask}, {ldq_12_bits_uop_br_mask}, {ldq_11_bits_uop_br_mask}, {ldq_10_bits_uop_br_mask}, {ldq_9_bits_uop_br_mask}, {ldq_8_bits_uop_br_mask}, {ldq_7_bits_uop_br_mask}, {ldq_6_bits_uop_br_mask}, {ldq_5_bits_uop_br_mask}, {ldq_4_bits_uop_br_mask}, {ldq_3_bits_uop_br_mask}, {ldq_2_bits_uop_br_mask}, {ldq_1_bits_uop_br_mask}, {ldq_0_bits_uop_br_mask}};	// @[lsu.scala:209:16, :264:49]
  wire [31:0][4:0]  _GEN_96 = {{ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}, {ldq_23_bits_uop_stq_idx}, {ldq_22_bits_uop_stq_idx}, {ldq_21_bits_uop_stq_idx}, {ldq_20_bits_uop_stq_idx}, {ldq_19_bits_uop_stq_idx}, {ldq_18_bits_uop_stq_idx}, {ldq_17_bits_uop_stq_idx}, {ldq_16_bits_uop_stq_idx}, {ldq_15_bits_uop_stq_idx}, {ldq_14_bits_uop_stq_idx}, {ldq_13_bits_uop_stq_idx}, {ldq_12_bits_uop_stq_idx}, {ldq_11_bits_uop_stq_idx}, {ldq_10_bits_uop_stq_idx}, {ldq_9_bits_uop_stq_idx}, {ldq_8_bits_uop_stq_idx}, {ldq_7_bits_uop_stq_idx}, {ldq_6_bits_uop_stq_idx}, {ldq_5_bits_uop_stq_idx}, {ldq_4_bits_uop_stq_idx}, {ldq_3_bits_uop_stq_idx}, {ldq_2_bits_uop_stq_idx}, {ldq_1_bits_uop_stq_idx}, {ldq_0_bits_uop_stq_idx}};	// @[lsu.scala:209:16, :264:49]
  wire [31:0][1:0]  _GEN_97 = {{ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}, {ldq_23_bits_uop_mem_size}, {ldq_22_bits_uop_mem_size}, {ldq_21_bits_uop_mem_size}, {ldq_20_bits_uop_mem_size}, {ldq_19_bits_uop_mem_size}, {ldq_18_bits_uop_mem_size}, {ldq_17_bits_uop_mem_size}, {ldq_16_bits_uop_mem_size}, {ldq_15_bits_uop_mem_size}, {ldq_14_bits_uop_mem_size}, {ldq_13_bits_uop_mem_size}, {ldq_12_bits_uop_mem_size}, {ldq_11_bits_uop_mem_size}, {ldq_10_bits_uop_mem_size}, {ldq_9_bits_uop_mem_size}, {ldq_8_bits_uop_mem_size}, {ldq_7_bits_uop_mem_size}, {ldq_6_bits_uop_mem_size}, {ldq_5_bits_uop_mem_size}, {ldq_4_bits_uop_mem_size}, {ldq_3_bits_uop_mem_size}, {ldq_2_bits_uop_mem_size}, {ldq_1_bits_uop_mem_size}, {ldq_0_bits_uop_mem_size}};	// @[lsu.scala:209:16, :264:49]
  wire [31:0]       _GEN_98 = {{ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_0_bits_addr_valid}, {ldq_23_bits_addr_valid}, {ldq_22_bits_addr_valid}, {ldq_21_bits_addr_valid}, {ldq_20_bits_addr_valid}, {ldq_19_bits_addr_valid}, {ldq_18_bits_addr_valid}, {ldq_17_bits_addr_valid}, {ldq_16_bits_addr_valid}, {ldq_15_bits_addr_valid}, {ldq_14_bits_addr_valid}, {ldq_13_bits_addr_valid}, {ldq_12_bits_addr_valid}, {ldq_11_bits_addr_valid}, {ldq_10_bits_addr_valid}, {ldq_9_bits_addr_valid}, {ldq_8_bits_addr_valid}, {ldq_7_bits_addr_valid}, {ldq_6_bits_addr_valid}, {ldq_5_bits_addr_valid}, {ldq_4_bits_addr_valid}, {ldq_3_bits_addr_valid}, {ldq_2_bits_addr_valid}, {ldq_1_bits_addr_valid}, {ldq_0_bits_addr_valid}};	// @[lsu.scala:209:16, :264:49]
  wire [31:0]       _GEN_99 = {{ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_0_bits_executed}, {ldq_23_bits_executed}, {ldq_22_bits_executed}, {ldq_21_bits_executed}, {ldq_20_bits_executed}, {ldq_19_bits_executed}, {ldq_18_bits_executed}, {ldq_17_bits_executed}, {ldq_16_bits_executed}, {ldq_15_bits_executed}, {ldq_14_bits_executed}, {ldq_13_bits_executed}, {ldq_12_bits_executed}, {ldq_11_bits_executed}, {ldq_10_bits_executed}, {ldq_9_bits_executed}, {ldq_8_bits_executed}, {ldq_7_bits_executed}, {ldq_6_bits_executed}, {ldq_5_bits_executed}, {ldq_4_bits_executed}, {ldq_3_bits_executed}, {ldq_2_bits_executed}, {ldq_1_bits_executed}, {ldq_0_bits_executed}};	// @[lsu.scala:209:16, :264:49]
  wire [31:0][23:0] _GEN_100 = {{ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}, {ldq_23_bits_st_dep_mask}, {ldq_22_bits_st_dep_mask}, {ldq_21_bits_st_dep_mask}, {ldq_20_bits_st_dep_mask}, {ldq_19_bits_st_dep_mask}, {ldq_18_bits_st_dep_mask}, {ldq_17_bits_st_dep_mask}, {ldq_16_bits_st_dep_mask}, {ldq_15_bits_st_dep_mask}, {ldq_14_bits_st_dep_mask}, {ldq_13_bits_st_dep_mask}, {ldq_12_bits_st_dep_mask}, {ldq_11_bits_st_dep_mask}, {ldq_10_bits_st_dep_mask}, {ldq_9_bits_st_dep_mask}, {ldq_8_bits_st_dep_mask}, {ldq_7_bits_st_dep_mask}, {ldq_6_bits_st_dep_mask}, {ldq_5_bits_st_dep_mask}, {ldq_4_bits_st_dep_mask}, {ldq_3_bits_st_dep_mask}, {ldq_2_bits_st_dep_mask}, {ldq_1_bits_st_dep_mask}, {ldq_0_bits_st_dep_mask}};	// @[lsu.scala:209:16, :264:49]
  wire              _mem_stq_incoming_e_WIRE_0_bits_addr_valid = _GEN_86[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49]
  reg  [4:0]        ldq_retry_idx;	// @[lsu.scala:415:30]
  reg  [4:0]        stq_retry_idx;	// @[lsu.scala:422:30]
  reg  [4:0]        ldq_wakeup_idx;	// @[lsu.scala:430:31]
  wire              _can_fire_sta_incoming_T = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_sta;	// @[lsu.scala:444:63]
  wire [31:0][6:0]  _GEN_101 = {{ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_0_bits_uop_uopc}, {ldq_23_bits_uop_uopc}, {ldq_22_bits_uop_uopc}, {ldq_21_bits_uop_uopc}, {ldq_20_bits_uop_uopc}, {ldq_19_bits_uop_uopc}, {ldq_18_bits_uop_uopc}, {ldq_17_bits_uop_uopc}, {ldq_16_bits_uop_uopc}, {ldq_15_bits_uop_uopc}, {ldq_14_bits_uop_uopc}, {ldq_13_bits_uop_uopc}, {ldq_12_bits_uop_uopc}, {ldq_11_bits_uop_uopc}, {ldq_10_bits_uop_uopc}, {ldq_9_bits_uop_uopc}, {ldq_8_bits_uop_uopc}, {ldq_7_bits_uop_uopc}, {ldq_6_bits_uop_uopc}, {ldq_5_bits_uop_uopc}, {ldq_4_bits_uop_uopc}, {ldq_3_bits_uop_uopc}, {ldq_2_bits_uop_uopc}, {ldq_1_bits_uop_uopc}, {ldq_0_bits_uop_uopc}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][31:0] _GEN_102 = {{ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_0_bits_uop_inst}, {ldq_23_bits_uop_inst}, {ldq_22_bits_uop_inst}, {ldq_21_bits_uop_inst}, {ldq_20_bits_uop_inst}, {ldq_19_bits_uop_inst}, {ldq_18_bits_uop_inst}, {ldq_17_bits_uop_inst}, {ldq_16_bits_uop_inst}, {ldq_15_bits_uop_inst}, {ldq_14_bits_uop_inst}, {ldq_13_bits_uop_inst}, {ldq_12_bits_uop_inst}, {ldq_11_bits_uop_inst}, {ldq_10_bits_uop_inst}, {ldq_9_bits_uop_inst}, {ldq_8_bits_uop_inst}, {ldq_7_bits_uop_inst}, {ldq_6_bits_uop_inst}, {ldq_5_bits_uop_inst}, {ldq_4_bits_uop_inst}, {ldq_3_bits_uop_inst}, {ldq_2_bits_uop_inst}, {ldq_1_bits_uop_inst}, {ldq_0_bits_uop_inst}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][31:0] _GEN_103 = {{ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}, {ldq_23_bits_uop_debug_inst}, {ldq_22_bits_uop_debug_inst}, {ldq_21_bits_uop_debug_inst}, {ldq_20_bits_uop_debug_inst}, {ldq_19_bits_uop_debug_inst}, {ldq_18_bits_uop_debug_inst}, {ldq_17_bits_uop_debug_inst}, {ldq_16_bits_uop_debug_inst}, {ldq_15_bits_uop_debug_inst}, {ldq_14_bits_uop_debug_inst}, {ldq_13_bits_uop_debug_inst}, {ldq_12_bits_uop_debug_inst}, {ldq_11_bits_uop_debug_inst}, {ldq_10_bits_uop_debug_inst}, {ldq_9_bits_uop_debug_inst}, {ldq_8_bits_uop_debug_inst}, {ldq_7_bits_uop_debug_inst}, {ldq_6_bits_uop_debug_inst}, {ldq_5_bits_uop_debug_inst}, {ldq_4_bits_uop_debug_inst}, {ldq_3_bits_uop_debug_inst}, {ldq_2_bits_uop_debug_inst}, {ldq_1_bits_uop_debug_inst}, {ldq_0_bits_uop_debug_inst}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_104 = {{ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}, {ldq_23_bits_uop_is_rvc}, {ldq_22_bits_uop_is_rvc}, {ldq_21_bits_uop_is_rvc}, {ldq_20_bits_uop_is_rvc}, {ldq_19_bits_uop_is_rvc}, {ldq_18_bits_uop_is_rvc}, {ldq_17_bits_uop_is_rvc}, {ldq_16_bits_uop_is_rvc}, {ldq_15_bits_uop_is_rvc}, {ldq_14_bits_uop_is_rvc}, {ldq_13_bits_uop_is_rvc}, {ldq_12_bits_uop_is_rvc}, {ldq_11_bits_uop_is_rvc}, {ldq_10_bits_uop_is_rvc}, {ldq_9_bits_uop_is_rvc}, {ldq_8_bits_uop_is_rvc}, {ldq_7_bits_uop_is_rvc}, {ldq_6_bits_uop_is_rvc}, {ldq_5_bits_uop_is_rvc}, {ldq_4_bits_uop_is_rvc}, {ldq_3_bits_uop_is_rvc}, {ldq_2_bits_uop_is_rvc}, {ldq_1_bits_uop_is_rvc}, {ldq_0_bits_uop_is_rvc}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][39:0] _GEN_105 = {{ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}, {ldq_23_bits_uop_debug_pc}, {ldq_22_bits_uop_debug_pc}, {ldq_21_bits_uop_debug_pc}, {ldq_20_bits_uop_debug_pc}, {ldq_19_bits_uop_debug_pc}, {ldq_18_bits_uop_debug_pc}, {ldq_17_bits_uop_debug_pc}, {ldq_16_bits_uop_debug_pc}, {ldq_15_bits_uop_debug_pc}, {ldq_14_bits_uop_debug_pc}, {ldq_13_bits_uop_debug_pc}, {ldq_12_bits_uop_debug_pc}, {ldq_11_bits_uop_debug_pc}, {ldq_10_bits_uop_debug_pc}, {ldq_9_bits_uop_debug_pc}, {ldq_8_bits_uop_debug_pc}, {ldq_7_bits_uop_debug_pc}, {ldq_6_bits_uop_debug_pc}, {ldq_5_bits_uop_debug_pc}, {ldq_4_bits_uop_debug_pc}, {ldq_3_bits_uop_debug_pc}, {ldq_2_bits_uop_debug_pc}, {ldq_1_bits_uop_debug_pc}, {ldq_0_bits_uop_debug_pc}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][2:0]  _GEN_106 = {{ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}, {ldq_23_bits_uop_iq_type}, {ldq_22_bits_uop_iq_type}, {ldq_21_bits_uop_iq_type}, {ldq_20_bits_uop_iq_type}, {ldq_19_bits_uop_iq_type}, {ldq_18_bits_uop_iq_type}, {ldq_17_bits_uop_iq_type}, {ldq_16_bits_uop_iq_type}, {ldq_15_bits_uop_iq_type}, {ldq_14_bits_uop_iq_type}, {ldq_13_bits_uop_iq_type}, {ldq_12_bits_uop_iq_type}, {ldq_11_bits_uop_iq_type}, {ldq_10_bits_uop_iq_type}, {ldq_9_bits_uop_iq_type}, {ldq_8_bits_uop_iq_type}, {ldq_7_bits_uop_iq_type}, {ldq_6_bits_uop_iq_type}, {ldq_5_bits_uop_iq_type}, {ldq_4_bits_uop_iq_type}, {ldq_3_bits_uop_iq_type}, {ldq_2_bits_uop_iq_type}, {ldq_1_bits_uop_iq_type}, {ldq_0_bits_uop_iq_type}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][9:0]  _GEN_107 = {{ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}, {ldq_23_bits_uop_fu_code}, {ldq_22_bits_uop_fu_code}, {ldq_21_bits_uop_fu_code}, {ldq_20_bits_uop_fu_code}, {ldq_19_bits_uop_fu_code}, {ldq_18_bits_uop_fu_code}, {ldq_17_bits_uop_fu_code}, {ldq_16_bits_uop_fu_code}, {ldq_15_bits_uop_fu_code}, {ldq_14_bits_uop_fu_code}, {ldq_13_bits_uop_fu_code}, {ldq_12_bits_uop_fu_code}, {ldq_11_bits_uop_fu_code}, {ldq_10_bits_uop_fu_code}, {ldq_9_bits_uop_fu_code}, {ldq_8_bits_uop_fu_code}, {ldq_7_bits_uop_fu_code}, {ldq_6_bits_uop_fu_code}, {ldq_5_bits_uop_fu_code}, {ldq_4_bits_uop_fu_code}, {ldq_3_bits_uop_fu_code}, {ldq_2_bits_uop_fu_code}, {ldq_1_bits_uop_fu_code}, {ldq_0_bits_uop_fu_code}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][3:0]  _GEN_108 = {{ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}, {ldq_23_bits_uop_ctrl_br_type}, {ldq_22_bits_uop_ctrl_br_type}, {ldq_21_bits_uop_ctrl_br_type}, {ldq_20_bits_uop_ctrl_br_type}, {ldq_19_bits_uop_ctrl_br_type}, {ldq_18_bits_uop_ctrl_br_type}, {ldq_17_bits_uop_ctrl_br_type}, {ldq_16_bits_uop_ctrl_br_type}, {ldq_15_bits_uop_ctrl_br_type}, {ldq_14_bits_uop_ctrl_br_type}, {ldq_13_bits_uop_ctrl_br_type}, {ldq_12_bits_uop_ctrl_br_type}, {ldq_11_bits_uop_ctrl_br_type}, {ldq_10_bits_uop_ctrl_br_type}, {ldq_9_bits_uop_ctrl_br_type}, {ldq_8_bits_uop_ctrl_br_type}, {ldq_7_bits_uop_ctrl_br_type}, {ldq_6_bits_uop_ctrl_br_type}, {ldq_5_bits_uop_ctrl_br_type}, {ldq_4_bits_uop_ctrl_br_type}, {ldq_3_bits_uop_ctrl_br_type}, {ldq_2_bits_uop_ctrl_br_type}, {ldq_1_bits_uop_ctrl_br_type}, {ldq_0_bits_uop_ctrl_br_type}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][1:0]  _GEN_109 = {{ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}, {ldq_23_bits_uop_ctrl_op1_sel}, {ldq_22_bits_uop_ctrl_op1_sel}, {ldq_21_bits_uop_ctrl_op1_sel}, {ldq_20_bits_uop_ctrl_op1_sel}, {ldq_19_bits_uop_ctrl_op1_sel}, {ldq_18_bits_uop_ctrl_op1_sel}, {ldq_17_bits_uop_ctrl_op1_sel}, {ldq_16_bits_uop_ctrl_op1_sel}, {ldq_15_bits_uop_ctrl_op1_sel}, {ldq_14_bits_uop_ctrl_op1_sel}, {ldq_13_bits_uop_ctrl_op1_sel}, {ldq_12_bits_uop_ctrl_op1_sel}, {ldq_11_bits_uop_ctrl_op1_sel}, {ldq_10_bits_uop_ctrl_op1_sel}, {ldq_9_bits_uop_ctrl_op1_sel}, {ldq_8_bits_uop_ctrl_op1_sel}, {ldq_7_bits_uop_ctrl_op1_sel}, {ldq_6_bits_uop_ctrl_op1_sel}, {ldq_5_bits_uop_ctrl_op1_sel}, {ldq_4_bits_uop_ctrl_op1_sel}, {ldq_3_bits_uop_ctrl_op1_sel}, {ldq_2_bits_uop_ctrl_op1_sel}, {ldq_1_bits_uop_ctrl_op1_sel}, {ldq_0_bits_uop_ctrl_op1_sel}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][2:0]  _GEN_110 = {{ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}, {ldq_23_bits_uop_ctrl_op2_sel}, {ldq_22_bits_uop_ctrl_op2_sel}, {ldq_21_bits_uop_ctrl_op2_sel}, {ldq_20_bits_uop_ctrl_op2_sel}, {ldq_19_bits_uop_ctrl_op2_sel}, {ldq_18_bits_uop_ctrl_op2_sel}, {ldq_17_bits_uop_ctrl_op2_sel}, {ldq_16_bits_uop_ctrl_op2_sel}, {ldq_15_bits_uop_ctrl_op2_sel}, {ldq_14_bits_uop_ctrl_op2_sel}, {ldq_13_bits_uop_ctrl_op2_sel}, {ldq_12_bits_uop_ctrl_op2_sel}, {ldq_11_bits_uop_ctrl_op2_sel}, {ldq_10_bits_uop_ctrl_op2_sel}, {ldq_9_bits_uop_ctrl_op2_sel}, {ldq_8_bits_uop_ctrl_op2_sel}, {ldq_7_bits_uop_ctrl_op2_sel}, {ldq_6_bits_uop_ctrl_op2_sel}, {ldq_5_bits_uop_ctrl_op2_sel}, {ldq_4_bits_uop_ctrl_op2_sel}, {ldq_3_bits_uop_ctrl_op2_sel}, {ldq_2_bits_uop_ctrl_op2_sel}, {ldq_1_bits_uop_ctrl_op2_sel}, {ldq_0_bits_uop_ctrl_op2_sel}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][2:0]  _GEN_111 = {{ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}, {ldq_23_bits_uop_ctrl_imm_sel}, {ldq_22_bits_uop_ctrl_imm_sel}, {ldq_21_bits_uop_ctrl_imm_sel}, {ldq_20_bits_uop_ctrl_imm_sel}, {ldq_19_bits_uop_ctrl_imm_sel}, {ldq_18_bits_uop_ctrl_imm_sel}, {ldq_17_bits_uop_ctrl_imm_sel}, {ldq_16_bits_uop_ctrl_imm_sel}, {ldq_15_bits_uop_ctrl_imm_sel}, {ldq_14_bits_uop_ctrl_imm_sel}, {ldq_13_bits_uop_ctrl_imm_sel}, {ldq_12_bits_uop_ctrl_imm_sel}, {ldq_11_bits_uop_ctrl_imm_sel}, {ldq_10_bits_uop_ctrl_imm_sel}, {ldq_9_bits_uop_ctrl_imm_sel}, {ldq_8_bits_uop_ctrl_imm_sel}, {ldq_7_bits_uop_ctrl_imm_sel}, {ldq_6_bits_uop_ctrl_imm_sel}, {ldq_5_bits_uop_ctrl_imm_sel}, {ldq_4_bits_uop_ctrl_imm_sel}, {ldq_3_bits_uop_ctrl_imm_sel}, {ldq_2_bits_uop_ctrl_imm_sel}, {ldq_1_bits_uop_ctrl_imm_sel}, {ldq_0_bits_uop_ctrl_imm_sel}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][3:0]  _GEN_112 = {{ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}, {ldq_23_bits_uop_ctrl_op_fcn}, {ldq_22_bits_uop_ctrl_op_fcn}, {ldq_21_bits_uop_ctrl_op_fcn}, {ldq_20_bits_uop_ctrl_op_fcn}, {ldq_19_bits_uop_ctrl_op_fcn}, {ldq_18_bits_uop_ctrl_op_fcn}, {ldq_17_bits_uop_ctrl_op_fcn}, {ldq_16_bits_uop_ctrl_op_fcn}, {ldq_15_bits_uop_ctrl_op_fcn}, {ldq_14_bits_uop_ctrl_op_fcn}, {ldq_13_bits_uop_ctrl_op_fcn}, {ldq_12_bits_uop_ctrl_op_fcn}, {ldq_11_bits_uop_ctrl_op_fcn}, {ldq_10_bits_uop_ctrl_op_fcn}, {ldq_9_bits_uop_ctrl_op_fcn}, {ldq_8_bits_uop_ctrl_op_fcn}, {ldq_7_bits_uop_ctrl_op_fcn}, {ldq_6_bits_uop_ctrl_op_fcn}, {ldq_5_bits_uop_ctrl_op_fcn}, {ldq_4_bits_uop_ctrl_op_fcn}, {ldq_3_bits_uop_ctrl_op_fcn}, {ldq_2_bits_uop_ctrl_op_fcn}, {ldq_1_bits_uop_ctrl_op_fcn}, {ldq_0_bits_uop_ctrl_op_fcn}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_113 = {{ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}, {ldq_23_bits_uop_ctrl_fcn_dw}, {ldq_22_bits_uop_ctrl_fcn_dw}, {ldq_21_bits_uop_ctrl_fcn_dw}, {ldq_20_bits_uop_ctrl_fcn_dw}, {ldq_19_bits_uop_ctrl_fcn_dw}, {ldq_18_bits_uop_ctrl_fcn_dw}, {ldq_17_bits_uop_ctrl_fcn_dw}, {ldq_16_bits_uop_ctrl_fcn_dw}, {ldq_15_bits_uop_ctrl_fcn_dw}, {ldq_14_bits_uop_ctrl_fcn_dw}, {ldq_13_bits_uop_ctrl_fcn_dw}, {ldq_12_bits_uop_ctrl_fcn_dw}, {ldq_11_bits_uop_ctrl_fcn_dw}, {ldq_10_bits_uop_ctrl_fcn_dw}, {ldq_9_bits_uop_ctrl_fcn_dw}, {ldq_8_bits_uop_ctrl_fcn_dw}, {ldq_7_bits_uop_ctrl_fcn_dw}, {ldq_6_bits_uop_ctrl_fcn_dw}, {ldq_5_bits_uop_ctrl_fcn_dw}, {ldq_4_bits_uop_ctrl_fcn_dw}, {ldq_3_bits_uop_ctrl_fcn_dw}, {ldq_2_bits_uop_ctrl_fcn_dw}, {ldq_1_bits_uop_ctrl_fcn_dw}, {ldq_0_bits_uop_ctrl_fcn_dw}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][2:0]  _GEN_114 = {{ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}, {ldq_23_bits_uop_ctrl_csr_cmd}, {ldq_22_bits_uop_ctrl_csr_cmd}, {ldq_21_bits_uop_ctrl_csr_cmd}, {ldq_20_bits_uop_ctrl_csr_cmd}, {ldq_19_bits_uop_ctrl_csr_cmd}, {ldq_18_bits_uop_ctrl_csr_cmd}, {ldq_17_bits_uop_ctrl_csr_cmd}, {ldq_16_bits_uop_ctrl_csr_cmd}, {ldq_15_bits_uop_ctrl_csr_cmd}, {ldq_14_bits_uop_ctrl_csr_cmd}, {ldq_13_bits_uop_ctrl_csr_cmd}, {ldq_12_bits_uop_ctrl_csr_cmd}, {ldq_11_bits_uop_ctrl_csr_cmd}, {ldq_10_bits_uop_ctrl_csr_cmd}, {ldq_9_bits_uop_ctrl_csr_cmd}, {ldq_8_bits_uop_ctrl_csr_cmd}, {ldq_7_bits_uop_ctrl_csr_cmd}, {ldq_6_bits_uop_ctrl_csr_cmd}, {ldq_5_bits_uop_ctrl_csr_cmd}, {ldq_4_bits_uop_ctrl_csr_cmd}, {ldq_3_bits_uop_ctrl_csr_cmd}, {ldq_2_bits_uop_ctrl_csr_cmd}, {ldq_1_bits_uop_ctrl_csr_cmd}, {ldq_0_bits_uop_ctrl_csr_cmd}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_115 = {{ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}, {ldq_23_bits_uop_ctrl_is_load}, {ldq_22_bits_uop_ctrl_is_load}, {ldq_21_bits_uop_ctrl_is_load}, {ldq_20_bits_uop_ctrl_is_load}, {ldq_19_bits_uop_ctrl_is_load}, {ldq_18_bits_uop_ctrl_is_load}, {ldq_17_bits_uop_ctrl_is_load}, {ldq_16_bits_uop_ctrl_is_load}, {ldq_15_bits_uop_ctrl_is_load}, {ldq_14_bits_uop_ctrl_is_load}, {ldq_13_bits_uop_ctrl_is_load}, {ldq_12_bits_uop_ctrl_is_load}, {ldq_11_bits_uop_ctrl_is_load}, {ldq_10_bits_uop_ctrl_is_load}, {ldq_9_bits_uop_ctrl_is_load}, {ldq_8_bits_uop_ctrl_is_load}, {ldq_7_bits_uop_ctrl_is_load}, {ldq_6_bits_uop_ctrl_is_load}, {ldq_5_bits_uop_ctrl_is_load}, {ldq_4_bits_uop_ctrl_is_load}, {ldq_3_bits_uop_ctrl_is_load}, {ldq_2_bits_uop_ctrl_is_load}, {ldq_1_bits_uop_ctrl_is_load}, {ldq_0_bits_uop_ctrl_is_load}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_116 = {{ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}, {ldq_23_bits_uop_ctrl_is_sta}, {ldq_22_bits_uop_ctrl_is_sta}, {ldq_21_bits_uop_ctrl_is_sta}, {ldq_20_bits_uop_ctrl_is_sta}, {ldq_19_bits_uop_ctrl_is_sta}, {ldq_18_bits_uop_ctrl_is_sta}, {ldq_17_bits_uop_ctrl_is_sta}, {ldq_16_bits_uop_ctrl_is_sta}, {ldq_15_bits_uop_ctrl_is_sta}, {ldq_14_bits_uop_ctrl_is_sta}, {ldq_13_bits_uop_ctrl_is_sta}, {ldq_12_bits_uop_ctrl_is_sta}, {ldq_11_bits_uop_ctrl_is_sta}, {ldq_10_bits_uop_ctrl_is_sta}, {ldq_9_bits_uop_ctrl_is_sta}, {ldq_8_bits_uop_ctrl_is_sta}, {ldq_7_bits_uop_ctrl_is_sta}, {ldq_6_bits_uop_ctrl_is_sta}, {ldq_5_bits_uop_ctrl_is_sta}, {ldq_4_bits_uop_ctrl_is_sta}, {ldq_3_bits_uop_ctrl_is_sta}, {ldq_2_bits_uop_ctrl_is_sta}, {ldq_1_bits_uop_ctrl_is_sta}, {ldq_0_bits_uop_ctrl_is_sta}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_117 = {{ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}, {ldq_23_bits_uop_ctrl_is_std}, {ldq_22_bits_uop_ctrl_is_std}, {ldq_21_bits_uop_ctrl_is_std}, {ldq_20_bits_uop_ctrl_is_std}, {ldq_19_bits_uop_ctrl_is_std}, {ldq_18_bits_uop_ctrl_is_std}, {ldq_17_bits_uop_ctrl_is_std}, {ldq_16_bits_uop_ctrl_is_std}, {ldq_15_bits_uop_ctrl_is_std}, {ldq_14_bits_uop_ctrl_is_std}, {ldq_13_bits_uop_ctrl_is_std}, {ldq_12_bits_uop_ctrl_is_std}, {ldq_11_bits_uop_ctrl_is_std}, {ldq_10_bits_uop_ctrl_is_std}, {ldq_9_bits_uop_ctrl_is_std}, {ldq_8_bits_uop_ctrl_is_std}, {ldq_7_bits_uop_ctrl_is_std}, {ldq_6_bits_uop_ctrl_is_std}, {ldq_5_bits_uop_ctrl_is_std}, {ldq_4_bits_uop_ctrl_is_std}, {ldq_3_bits_uop_ctrl_is_std}, {ldq_2_bits_uop_ctrl_is_std}, {ldq_1_bits_uop_ctrl_is_std}, {ldq_0_bits_uop_ctrl_is_std}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][1:0]  _GEN_118 = {{ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}, {ldq_23_bits_uop_iw_state}, {ldq_22_bits_uop_iw_state}, {ldq_21_bits_uop_iw_state}, {ldq_20_bits_uop_iw_state}, {ldq_19_bits_uop_iw_state}, {ldq_18_bits_uop_iw_state}, {ldq_17_bits_uop_iw_state}, {ldq_16_bits_uop_iw_state}, {ldq_15_bits_uop_iw_state}, {ldq_14_bits_uop_iw_state}, {ldq_13_bits_uop_iw_state}, {ldq_12_bits_uop_iw_state}, {ldq_11_bits_uop_iw_state}, {ldq_10_bits_uop_iw_state}, {ldq_9_bits_uop_iw_state}, {ldq_8_bits_uop_iw_state}, {ldq_7_bits_uop_iw_state}, {ldq_6_bits_uop_iw_state}, {ldq_5_bits_uop_iw_state}, {ldq_4_bits_uop_iw_state}, {ldq_3_bits_uop_iw_state}, {ldq_2_bits_uop_iw_state}, {ldq_1_bits_uop_iw_state}, {ldq_0_bits_uop_iw_state}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_119 = {{ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}, {ldq_23_bits_uop_iw_p1_poisoned}, {ldq_22_bits_uop_iw_p1_poisoned}, {ldq_21_bits_uop_iw_p1_poisoned}, {ldq_20_bits_uop_iw_p1_poisoned}, {ldq_19_bits_uop_iw_p1_poisoned}, {ldq_18_bits_uop_iw_p1_poisoned}, {ldq_17_bits_uop_iw_p1_poisoned}, {ldq_16_bits_uop_iw_p1_poisoned}, {ldq_15_bits_uop_iw_p1_poisoned}, {ldq_14_bits_uop_iw_p1_poisoned}, {ldq_13_bits_uop_iw_p1_poisoned}, {ldq_12_bits_uop_iw_p1_poisoned}, {ldq_11_bits_uop_iw_p1_poisoned}, {ldq_10_bits_uop_iw_p1_poisoned}, {ldq_9_bits_uop_iw_p1_poisoned}, {ldq_8_bits_uop_iw_p1_poisoned}, {ldq_7_bits_uop_iw_p1_poisoned}, {ldq_6_bits_uop_iw_p1_poisoned}, {ldq_5_bits_uop_iw_p1_poisoned}, {ldq_4_bits_uop_iw_p1_poisoned}, {ldq_3_bits_uop_iw_p1_poisoned}, {ldq_2_bits_uop_iw_p1_poisoned}, {ldq_1_bits_uop_iw_p1_poisoned}, {ldq_0_bits_uop_iw_p1_poisoned}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_120 = {{ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}, {ldq_23_bits_uop_iw_p2_poisoned}, {ldq_22_bits_uop_iw_p2_poisoned}, {ldq_21_bits_uop_iw_p2_poisoned}, {ldq_20_bits_uop_iw_p2_poisoned}, {ldq_19_bits_uop_iw_p2_poisoned}, {ldq_18_bits_uop_iw_p2_poisoned}, {ldq_17_bits_uop_iw_p2_poisoned}, {ldq_16_bits_uop_iw_p2_poisoned}, {ldq_15_bits_uop_iw_p2_poisoned}, {ldq_14_bits_uop_iw_p2_poisoned}, {ldq_13_bits_uop_iw_p2_poisoned}, {ldq_12_bits_uop_iw_p2_poisoned}, {ldq_11_bits_uop_iw_p2_poisoned}, {ldq_10_bits_uop_iw_p2_poisoned}, {ldq_9_bits_uop_iw_p2_poisoned}, {ldq_8_bits_uop_iw_p2_poisoned}, {ldq_7_bits_uop_iw_p2_poisoned}, {ldq_6_bits_uop_iw_p2_poisoned}, {ldq_5_bits_uop_iw_p2_poisoned}, {ldq_4_bits_uop_iw_p2_poisoned}, {ldq_3_bits_uop_iw_p2_poisoned}, {ldq_2_bits_uop_iw_p2_poisoned}, {ldq_1_bits_uop_iw_p2_poisoned}, {ldq_0_bits_uop_iw_p2_poisoned}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_121 = {{ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_0_bits_uop_is_br}, {ldq_23_bits_uop_is_br}, {ldq_22_bits_uop_is_br}, {ldq_21_bits_uop_is_br}, {ldq_20_bits_uop_is_br}, {ldq_19_bits_uop_is_br}, {ldq_18_bits_uop_is_br}, {ldq_17_bits_uop_is_br}, {ldq_16_bits_uop_is_br}, {ldq_15_bits_uop_is_br}, {ldq_14_bits_uop_is_br}, {ldq_13_bits_uop_is_br}, {ldq_12_bits_uop_is_br}, {ldq_11_bits_uop_is_br}, {ldq_10_bits_uop_is_br}, {ldq_9_bits_uop_is_br}, {ldq_8_bits_uop_is_br}, {ldq_7_bits_uop_is_br}, {ldq_6_bits_uop_is_br}, {ldq_5_bits_uop_is_br}, {ldq_4_bits_uop_is_br}, {ldq_3_bits_uop_is_br}, {ldq_2_bits_uop_is_br}, {ldq_1_bits_uop_is_br}, {ldq_0_bits_uop_is_br}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_122 = {{ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}, {ldq_23_bits_uop_is_jalr}, {ldq_22_bits_uop_is_jalr}, {ldq_21_bits_uop_is_jalr}, {ldq_20_bits_uop_is_jalr}, {ldq_19_bits_uop_is_jalr}, {ldq_18_bits_uop_is_jalr}, {ldq_17_bits_uop_is_jalr}, {ldq_16_bits_uop_is_jalr}, {ldq_15_bits_uop_is_jalr}, {ldq_14_bits_uop_is_jalr}, {ldq_13_bits_uop_is_jalr}, {ldq_12_bits_uop_is_jalr}, {ldq_11_bits_uop_is_jalr}, {ldq_10_bits_uop_is_jalr}, {ldq_9_bits_uop_is_jalr}, {ldq_8_bits_uop_is_jalr}, {ldq_7_bits_uop_is_jalr}, {ldq_6_bits_uop_is_jalr}, {ldq_5_bits_uop_is_jalr}, {ldq_4_bits_uop_is_jalr}, {ldq_3_bits_uop_is_jalr}, {ldq_2_bits_uop_is_jalr}, {ldq_1_bits_uop_is_jalr}, {ldq_0_bits_uop_is_jalr}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_123 = {{ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}, {ldq_23_bits_uop_is_jal}, {ldq_22_bits_uop_is_jal}, {ldq_21_bits_uop_is_jal}, {ldq_20_bits_uop_is_jal}, {ldq_19_bits_uop_is_jal}, {ldq_18_bits_uop_is_jal}, {ldq_17_bits_uop_is_jal}, {ldq_16_bits_uop_is_jal}, {ldq_15_bits_uop_is_jal}, {ldq_14_bits_uop_is_jal}, {ldq_13_bits_uop_is_jal}, {ldq_12_bits_uop_is_jal}, {ldq_11_bits_uop_is_jal}, {ldq_10_bits_uop_is_jal}, {ldq_9_bits_uop_is_jal}, {ldq_8_bits_uop_is_jal}, {ldq_7_bits_uop_is_jal}, {ldq_6_bits_uop_is_jal}, {ldq_5_bits_uop_is_jal}, {ldq_4_bits_uop_is_jal}, {ldq_3_bits_uop_is_jal}, {ldq_2_bits_uop_is_jal}, {ldq_1_bits_uop_is_jal}, {ldq_0_bits_uop_is_jal}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_124 = {{ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}, {ldq_23_bits_uop_is_sfb}, {ldq_22_bits_uop_is_sfb}, {ldq_21_bits_uop_is_sfb}, {ldq_20_bits_uop_is_sfb}, {ldq_19_bits_uop_is_sfb}, {ldq_18_bits_uop_is_sfb}, {ldq_17_bits_uop_is_sfb}, {ldq_16_bits_uop_is_sfb}, {ldq_15_bits_uop_is_sfb}, {ldq_14_bits_uop_is_sfb}, {ldq_13_bits_uop_is_sfb}, {ldq_12_bits_uop_is_sfb}, {ldq_11_bits_uop_is_sfb}, {ldq_10_bits_uop_is_sfb}, {ldq_9_bits_uop_is_sfb}, {ldq_8_bits_uop_is_sfb}, {ldq_7_bits_uop_is_sfb}, {ldq_6_bits_uop_is_sfb}, {ldq_5_bits_uop_is_sfb}, {ldq_4_bits_uop_is_sfb}, {ldq_3_bits_uop_is_sfb}, {ldq_2_bits_uop_is_sfb}, {ldq_1_bits_uop_is_sfb}, {ldq_0_bits_uop_is_sfb}};	// @[lsu.scala:209:16, :465:79]
  wire [15:0]       _GEN_125 = _GEN_95[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79]
  wire [31:0][3:0]  _GEN_126 = {{ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}, {ldq_23_bits_uop_br_tag}, {ldq_22_bits_uop_br_tag}, {ldq_21_bits_uop_br_tag}, {ldq_20_bits_uop_br_tag}, {ldq_19_bits_uop_br_tag}, {ldq_18_bits_uop_br_tag}, {ldq_17_bits_uop_br_tag}, {ldq_16_bits_uop_br_tag}, {ldq_15_bits_uop_br_tag}, {ldq_14_bits_uop_br_tag}, {ldq_13_bits_uop_br_tag}, {ldq_12_bits_uop_br_tag}, {ldq_11_bits_uop_br_tag}, {ldq_10_bits_uop_br_tag}, {ldq_9_bits_uop_br_tag}, {ldq_8_bits_uop_br_tag}, {ldq_7_bits_uop_br_tag}, {ldq_6_bits_uop_br_tag}, {ldq_5_bits_uop_br_tag}, {ldq_4_bits_uop_br_tag}, {ldq_3_bits_uop_br_tag}, {ldq_2_bits_uop_br_tag}, {ldq_1_bits_uop_br_tag}, {ldq_0_bits_uop_br_tag}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_127 = {{ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}, {ldq_23_bits_uop_ftq_idx}, {ldq_22_bits_uop_ftq_idx}, {ldq_21_bits_uop_ftq_idx}, {ldq_20_bits_uop_ftq_idx}, {ldq_19_bits_uop_ftq_idx}, {ldq_18_bits_uop_ftq_idx}, {ldq_17_bits_uop_ftq_idx}, {ldq_16_bits_uop_ftq_idx}, {ldq_15_bits_uop_ftq_idx}, {ldq_14_bits_uop_ftq_idx}, {ldq_13_bits_uop_ftq_idx}, {ldq_12_bits_uop_ftq_idx}, {ldq_11_bits_uop_ftq_idx}, {ldq_10_bits_uop_ftq_idx}, {ldq_9_bits_uop_ftq_idx}, {ldq_8_bits_uop_ftq_idx}, {ldq_7_bits_uop_ftq_idx}, {ldq_6_bits_uop_ftq_idx}, {ldq_5_bits_uop_ftq_idx}, {ldq_4_bits_uop_ftq_idx}, {ldq_3_bits_uop_ftq_idx}, {ldq_2_bits_uop_ftq_idx}, {ldq_1_bits_uop_ftq_idx}, {ldq_0_bits_uop_ftq_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_128 = {{ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}, {ldq_23_bits_uop_edge_inst}, {ldq_22_bits_uop_edge_inst}, {ldq_21_bits_uop_edge_inst}, {ldq_20_bits_uop_edge_inst}, {ldq_19_bits_uop_edge_inst}, {ldq_18_bits_uop_edge_inst}, {ldq_17_bits_uop_edge_inst}, {ldq_16_bits_uop_edge_inst}, {ldq_15_bits_uop_edge_inst}, {ldq_14_bits_uop_edge_inst}, {ldq_13_bits_uop_edge_inst}, {ldq_12_bits_uop_edge_inst}, {ldq_11_bits_uop_edge_inst}, {ldq_10_bits_uop_edge_inst}, {ldq_9_bits_uop_edge_inst}, {ldq_8_bits_uop_edge_inst}, {ldq_7_bits_uop_edge_inst}, {ldq_6_bits_uop_edge_inst}, {ldq_5_bits_uop_edge_inst}, {ldq_4_bits_uop_edge_inst}, {ldq_3_bits_uop_edge_inst}, {ldq_2_bits_uop_edge_inst}, {ldq_1_bits_uop_edge_inst}, {ldq_0_bits_uop_edge_inst}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_129 = {{ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}, {ldq_23_bits_uop_pc_lob}, {ldq_22_bits_uop_pc_lob}, {ldq_21_bits_uop_pc_lob}, {ldq_20_bits_uop_pc_lob}, {ldq_19_bits_uop_pc_lob}, {ldq_18_bits_uop_pc_lob}, {ldq_17_bits_uop_pc_lob}, {ldq_16_bits_uop_pc_lob}, {ldq_15_bits_uop_pc_lob}, {ldq_14_bits_uop_pc_lob}, {ldq_13_bits_uop_pc_lob}, {ldq_12_bits_uop_pc_lob}, {ldq_11_bits_uop_pc_lob}, {ldq_10_bits_uop_pc_lob}, {ldq_9_bits_uop_pc_lob}, {ldq_8_bits_uop_pc_lob}, {ldq_7_bits_uop_pc_lob}, {ldq_6_bits_uop_pc_lob}, {ldq_5_bits_uop_pc_lob}, {ldq_4_bits_uop_pc_lob}, {ldq_3_bits_uop_pc_lob}, {ldq_2_bits_uop_pc_lob}, {ldq_1_bits_uop_pc_lob}, {ldq_0_bits_uop_pc_lob}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_130 = {{ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_0_bits_uop_taken}, {ldq_23_bits_uop_taken}, {ldq_22_bits_uop_taken}, {ldq_21_bits_uop_taken}, {ldq_20_bits_uop_taken}, {ldq_19_bits_uop_taken}, {ldq_18_bits_uop_taken}, {ldq_17_bits_uop_taken}, {ldq_16_bits_uop_taken}, {ldq_15_bits_uop_taken}, {ldq_14_bits_uop_taken}, {ldq_13_bits_uop_taken}, {ldq_12_bits_uop_taken}, {ldq_11_bits_uop_taken}, {ldq_10_bits_uop_taken}, {ldq_9_bits_uop_taken}, {ldq_8_bits_uop_taken}, {ldq_7_bits_uop_taken}, {ldq_6_bits_uop_taken}, {ldq_5_bits_uop_taken}, {ldq_4_bits_uop_taken}, {ldq_3_bits_uop_taken}, {ldq_2_bits_uop_taken}, {ldq_1_bits_uop_taken}, {ldq_0_bits_uop_taken}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][19:0] _GEN_131 = {{ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}, {ldq_23_bits_uop_imm_packed}, {ldq_22_bits_uop_imm_packed}, {ldq_21_bits_uop_imm_packed}, {ldq_20_bits_uop_imm_packed}, {ldq_19_bits_uop_imm_packed}, {ldq_18_bits_uop_imm_packed}, {ldq_17_bits_uop_imm_packed}, {ldq_16_bits_uop_imm_packed}, {ldq_15_bits_uop_imm_packed}, {ldq_14_bits_uop_imm_packed}, {ldq_13_bits_uop_imm_packed}, {ldq_12_bits_uop_imm_packed}, {ldq_11_bits_uop_imm_packed}, {ldq_10_bits_uop_imm_packed}, {ldq_9_bits_uop_imm_packed}, {ldq_8_bits_uop_imm_packed}, {ldq_7_bits_uop_imm_packed}, {ldq_6_bits_uop_imm_packed}, {ldq_5_bits_uop_imm_packed}, {ldq_4_bits_uop_imm_packed}, {ldq_3_bits_uop_imm_packed}, {ldq_2_bits_uop_imm_packed}, {ldq_1_bits_uop_imm_packed}, {ldq_0_bits_uop_imm_packed}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][11:0] _GEN_132 = {{ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}, {ldq_23_bits_uop_csr_addr}, {ldq_22_bits_uop_csr_addr}, {ldq_21_bits_uop_csr_addr}, {ldq_20_bits_uop_csr_addr}, {ldq_19_bits_uop_csr_addr}, {ldq_18_bits_uop_csr_addr}, {ldq_17_bits_uop_csr_addr}, {ldq_16_bits_uop_csr_addr}, {ldq_15_bits_uop_csr_addr}, {ldq_14_bits_uop_csr_addr}, {ldq_13_bits_uop_csr_addr}, {ldq_12_bits_uop_csr_addr}, {ldq_11_bits_uop_csr_addr}, {ldq_10_bits_uop_csr_addr}, {ldq_9_bits_uop_csr_addr}, {ldq_8_bits_uop_csr_addr}, {ldq_7_bits_uop_csr_addr}, {ldq_6_bits_uop_csr_addr}, {ldq_5_bits_uop_csr_addr}, {ldq_4_bits_uop_csr_addr}, {ldq_3_bits_uop_csr_addr}, {ldq_2_bits_uop_csr_addr}, {ldq_1_bits_uop_csr_addr}, {ldq_0_bits_uop_csr_addr}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][7:0]  _GEN_133 = {{ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}, {ldq_23_bits_uop_rob_idx}, {ldq_22_bits_uop_rob_idx}, {ldq_21_bits_uop_rob_idx}, {ldq_20_bits_uop_rob_idx}, {ldq_19_bits_uop_rob_idx}, {ldq_18_bits_uop_rob_idx}, {ldq_17_bits_uop_rob_idx}, {ldq_16_bits_uop_rob_idx}, {ldq_15_bits_uop_rob_idx}, {ldq_14_bits_uop_rob_idx}, {ldq_13_bits_uop_rob_idx}, {ldq_12_bits_uop_rob_idx}, {ldq_11_bits_uop_rob_idx}, {ldq_10_bits_uop_rob_idx}, {ldq_9_bits_uop_rob_idx}, {ldq_8_bits_uop_rob_idx}, {ldq_7_bits_uop_rob_idx}, {ldq_6_bits_uop_rob_idx}, {ldq_5_bits_uop_rob_idx}, {ldq_4_bits_uop_rob_idx}, {ldq_3_bits_uop_rob_idx}, {ldq_2_bits_uop_rob_idx}, {ldq_1_bits_uop_rob_idx}, {ldq_0_bits_uop_rob_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [7:0]        _GEN_134 = _GEN_133[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [31:0][4:0]  _GEN_135 = {{ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}, {ldq_23_bits_uop_ldq_idx}, {ldq_22_bits_uop_ldq_idx}, {ldq_21_bits_uop_ldq_idx}, {ldq_20_bits_uop_ldq_idx}, {ldq_19_bits_uop_ldq_idx}, {ldq_18_bits_uop_ldq_idx}, {ldq_17_bits_uop_ldq_idx}, {ldq_16_bits_uop_ldq_idx}, {ldq_15_bits_uop_ldq_idx}, {ldq_14_bits_uop_ldq_idx}, {ldq_13_bits_uop_ldq_idx}, {ldq_12_bits_uop_ldq_idx}, {ldq_11_bits_uop_ldq_idx}, {ldq_10_bits_uop_ldq_idx}, {ldq_9_bits_uop_ldq_idx}, {ldq_8_bits_uop_ldq_idx}, {ldq_7_bits_uop_ldq_idx}, {ldq_6_bits_uop_ldq_idx}, {ldq_5_bits_uop_ldq_idx}, {ldq_4_bits_uop_ldq_idx}, {ldq_3_bits_uop_ldq_idx}, {ldq_2_bits_uop_ldq_idx}, {ldq_1_bits_uop_ldq_idx}, {ldq_0_bits_uop_ldq_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [4:0]        _GEN_136 = _GEN_135[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [4:0]        mem_ldq_retry_e_out_bits_uop_stq_idx = _GEN_96[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79]
  wire [31:0][1:0]  _GEN_137 = {{ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}, {ldq_23_bits_uop_rxq_idx}, {ldq_22_bits_uop_rxq_idx}, {ldq_21_bits_uop_rxq_idx}, {ldq_20_bits_uop_rxq_idx}, {ldq_19_bits_uop_rxq_idx}, {ldq_18_bits_uop_rxq_idx}, {ldq_17_bits_uop_rxq_idx}, {ldq_16_bits_uop_rxq_idx}, {ldq_15_bits_uop_rxq_idx}, {ldq_14_bits_uop_rxq_idx}, {ldq_13_bits_uop_rxq_idx}, {ldq_12_bits_uop_rxq_idx}, {ldq_11_bits_uop_rxq_idx}, {ldq_10_bits_uop_rxq_idx}, {ldq_9_bits_uop_rxq_idx}, {ldq_8_bits_uop_rxq_idx}, {ldq_7_bits_uop_rxq_idx}, {ldq_6_bits_uop_rxq_idx}, {ldq_5_bits_uop_rxq_idx}, {ldq_4_bits_uop_rxq_idx}, {ldq_3_bits_uop_rxq_idx}, {ldq_2_bits_uop_rxq_idx}, {ldq_1_bits_uop_rxq_idx}, {ldq_0_bits_uop_rxq_idx}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_138 = {{ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_0_bits_uop_pdst}, {ldq_23_bits_uop_pdst}, {ldq_22_bits_uop_pdst}, {ldq_21_bits_uop_pdst}, {ldq_20_bits_uop_pdst}, {ldq_19_bits_uop_pdst}, {ldq_18_bits_uop_pdst}, {ldq_17_bits_uop_pdst}, {ldq_16_bits_uop_pdst}, {ldq_15_bits_uop_pdst}, {ldq_14_bits_uop_pdst}, {ldq_13_bits_uop_pdst}, {ldq_12_bits_uop_pdst}, {ldq_11_bits_uop_pdst}, {ldq_10_bits_uop_pdst}, {ldq_9_bits_uop_pdst}, {ldq_8_bits_uop_pdst}, {ldq_7_bits_uop_pdst}, {ldq_6_bits_uop_pdst}, {ldq_5_bits_uop_pdst}, {ldq_4_bits_uop_pdst}, {ldq_3_bits_uop_pdst}, {ldq_2_bits_uop_pdst}, {ldq_1_bits_uop_pdst}, {ldq_0_bits_uop_pdst}};	// @[lsu.scala:209:16, :465:79]
  wire [5:0]        _GEN_139 = _GEN_138[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [31:0][5:0]  _GEN_140 = {{ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_0_bits_uop_prs1}, {ldq_23_bits_uop_prs1}, {ldq_22_bits_uop_prs1}, {ldq_21_bits_uop_prs1}, {ldq_20_bits_uop_prs1}, {ldq_19_bits_uop_prs1}, {ldq_18_bits_uop_prs1}, {ldq_17_bits_uop_prs1}, {ldq_16_bits_uop_prs1}, {ldq_15_bits_uop_prs1}, {ldq_14_bits_uop_prs1}, {ldq_13_bits_uop_prs1}, {ldq_12_bits_uop_prs1}, {ldq_11_bits_uop_prs1}, {ldq_10_bits_uop_prs1}, {ldq_9_bits_uop_prs1}, {ldq_8_bits_uop_prs1}, {ldq_7_bits_uop_prs1}, {ldq_6_bits_uop_prs1}, {ldq_5_bits_uop_prs1}, {ldq_4_bits_uop_prs1}, {ldq_3_bits_uop_prs1}, {ldq_2_bits_uop_prs1}, {ldq_1_bits_uop_prs1}, {ldq_0_bits_uop_prs1}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_141 = {{ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_0_bits_uop_prs2}, {ldq_23_bits_uop_prs2}, {ldq_22_bits_uop_prs2}, {ldq_21_bits_uop_prs2}, {ldq_20_bits_uop_prs2}, {ldq_19_bits_uop_prs2}, {ldq_18_bits_uop_prs2}, {ldq_17_bits_uop_prs2}, {ldq_16_bits_uop_prs2}, {ldq_15_bits_uop_prs2}, {ldq_14_bits_uop_prs2}, {ldq_13_bits_uop_prs2}, {ldq_12_bits_uop_prs2}, {ldq_11_bits_uop_prs2}, {ldq_10_bits_uop_prs2}, {ldq_9_bits_uop_prs2}, {ldq_8_bits_uop_prs2}, {ldq_7_bits_uop_prs2}, {ldq_6_bits_uop_prs2}, {ldq_5_bits_uop_prs2}, {ldq_4_bits_uop_prs2}, {ldq_3_bits_uop_prs2}, {ldq_2_bits_uop_prs2}, {ldq_1_bits_uop_prs2}, {ldq_0_bits_uop_prs2}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_142 = {{ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_0_bits_uop_prs3}, {ldq_23_bits_uop_prs3}, {ldq_22_bits_uop_prs3}, {ldq_21_bits_uop_prs3}, {ldq_20_bits_uop_prs3}, {ldq_19_bits_uop_prs3}, {ldq_18_bits_uop_prs3}, {ldq_17_bits_uop_prs3}, {ldq_16_bits_uop_prs3}, {ldq_15_bits_uop_prs3}, {ldq_14_bits_uop_prs3}, {ldq_13_bits_uop_prs3}, {ldq_12_bits_uop_prs3}, {ldq_11_bits_uop_prs3}, {ldq_10_bits_uop_prs3}, {ldq_9_bits_uop_prs3}, {ldq_8_bits_uop_prs3}, {ldq_7_bits_uop_prs3}, {ldq_6_bits_uop_prs3}, {ldq_5_bits_uop_prs3}, {ldq_4_bits_uop_prs3}, {ldq_3_bits_uop_prs3}, {ldq_2_bits_uop_prs3}, {ldq_1_bits_uop_prs3}, {ldq_0_bits_uop_prs3}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_143 = {{ldq_0_bits_uop_ppred}, {ldq_0_bits_uop_ppred}, {ldq_0_bits_uop_ppred}, {ldq_0_bits_uop_ppred}, {ldq_0_bits_uop_ppred}, {ldq_0_bits_uop_ppred}, {ldq_0_bits_uop_ppred}, {ldq_0_bits_uop_ppred}, {ldq_23_bits_uop_ppred}, {ldq_22_bits_uop_ppred}, {ldq_21_bits_uop_ppred}, {ldq_20_bits_uop_ppred}, {ldq_19_bits_uop_ppred}, {ldq_18_bits_uop_ppred}, {ldq_17_bits_uop_ppred}, {ldq_16_bits_uop_ppred}, {ldq_15_bits_uop_ppred}, {ldq_14_bits_uop_ppred}, {ldq_13_bits_uop_ppred}, {ldq_12_bits_uop_ppred}, {ldq_11_bits_uop_ppred}, {ldq_10_bits_uop_ppred}, {ldq_9_bits_uop_ppred}, {ldq_8_bits_uop_ppred}, {ldq_7_bits_uop_ppred}, {ldq_6_bits_uop_ppred}, {ldq_5_bits_uop_ppred}, {ldq_4_bits_uop_ppred}, {ldq_3_bits_uop_ppred}, {ldq_2_bits_uop_ppred}, {ldq_1_bits_uop_ppred}, {ldq_0_bits_uop_ppred}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_144 = {{ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}, {ldq_23_bits_uop_prs1_busy}, {ldq_22_bits_uop_prs1_busy}, {ldq_21_bits_uop_prs1_busy}, {ldq_20_bits_uop_prs1_busy}, {ldq_19_bits_uop_prs1_busy}, {ldq_18_bits_uop_prs1_busy}, {ldq_17_bits_uop_prs1_busy}, {ldq_16_bits_uop_prs1_busy}, {ldq_15_bits_uop_prs1_busy}, {ldq_14_bits_uop_prs1_busy}, {ldq_13_bits_uop_prs1_busy}, {ldq_12_bits_uop_prs1_busy}, {ldq_11_bits_uop_prs1_busy}, {ldq_10_bits_uop_prs1_busy}, {ldq_9_bits_uop_prs1_busy}, {ldq_8_bits_uop_prs1_busy}, {ldq_7_bits_uop_prs1_busy}, {ldq_6_bits_uop_prs1_busy}, {ldq_5_bits_uop_prs1_busy}, {ldq_4_bits_uop_prs1_busy}, {ldq_3_bits_uop_prs1_busy}, {ldq_2_bits_uop_prs1_busy}, {ldq_1_bits_uop_prs1_busy}, {ldq_0_bits_uop_prs1_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_145 = {{ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}, {ldq_23_bits_uop_prs2_busy}, {ldq_22_bits_uop_prs2_busy}, {ldq_21_bits_uop_prs2_busy}, {ldq_20_bits_uop_prs2_busy}, {ldq_19_bits_uop_prs2_busy}, {ldq_18_bits_uop_prs2_busy}, {ldq_17_bits_uop_prs2_busy}, {ldq_16_bits_uop_prs2_busy}, {ldq_15_bits_uop_prs2_busy}, {ldq_14_bits_uop_prs2_busy}, {ldq_13_bits_uop_prs2_busy}, {ldq_12_bits_uop_prs2_busy}, {ldq_11_bits_uop_prs2_busy}, {ldq_10_bits_uop_prs2_busy}, {ldq_9_bits_uop_prs2_busy}, {ldq_8_bits_uop_prs2_busy}, {ldq_7_bits_uop_prs2_busy}, {ldq_6_bits_uop_prs2_busy}, {ldq_5_bits_uop_prs2_busy}, {ldq_4_bits_uop_prs2_busy}, {ldq_3_bits_uop_prs2_busy}, {ldq_2_bits_uop_prs2_busy}, {ldq_1_bits_uop_prs2_busy}, {ldq_0_bits_uop_prs2_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_146 = {{ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}, {ldq_23_bits_uop_prs3_busy}, {ldq_22_bits_uop_prs3_busy}, {ldq_21_bits_uop_prs3_busy}, {ldq_20_bits_uop_prs3_busy}, {ldq_19_bits_uop_prs3_busy}, {ldq_18_bits_uop_prs3_busy}, {ldq_17_bits_uop_prs3_busy}, {ldq_16_bits_uop_prs3_busy}, {ldq_15_bits_uop_prs3_busy}, {ldq_14_bits_uop_prs3_busy}, {ldq_13_bits_uop_prs3_busy}, {ldq_12_bits_uop_prs3_busy}, {ldq_11_bits_uop_prs3_busy}, {ldq_10_bits_uop_prs3_busy}, {ldq_9_bits_uop_prs3_busy}, {ldq_8_bits_uop_prs3_busy}, {ldq_7_bits_uop_prs3_busy}, {ldq_6_bits_uop_prs3_busy}, {ldq_5_bits_uop_prs3_busy}, {ldq_4_bits_uop_prs3_busy}, {ldq_3_bits_uop_prs3_busy}, {ldq_2_bits_uop_prs3_busy}, {ldq_1_bits_uop_prs3_busy}, {ldq_0_bits_uop_prs3_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_147 = {{ldq_0_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}, {ldq_23_bits_uop_ppred_busy}, {ldq_22_bits_uop_ppred_busy}, {ldq_21_bits_uop_ppred_busy}, {ldq_20_bits_uop_ppred_busy}, {ldq_19_bits_uop_ppred_busy}, {ldq_18_bits_uop_ppred_busy}, {ldq_17_bits_uop_ppred_busy}, {ldq_16_bits_uop_ppred_busy}, {ldq_15_bits_uop_ppred_busy}, {ldq_14_bits_uop_ppred_busy}, {ldq_13_bits_uop_ppred_busy}, {ldq_12_bits_uop_ppred_busy}, {ldq_11_bits_uop_ppred_busy}, {ldq_10_bits_uop_ppred_busy}, {ldq_9_bits_uop_ppred_busy}, {ldq_8_bits_uop_ppred_busy}, {ldq_7_bits_uop_ppred_busy}, {ldq_6_bits_uop_ppred_busy}, {ldq_5_bits_uop_ppred_busy}, {ldq_4_bits_uop_ppred_busy}, {ldq_3_bits_uop_ppred_busy}, {ldq_2_bits_uop_ppred_busy}, {ldq_1_bits_uop_ppred_busy}, {ldq_0_bits_uop_ppred_busy}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_148 = {{ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}, {ldq_23_bits_uop_stale_pdst}, {ldq_22_bits_uop_stale_pdst}, {ldq_21_bits_uop_stale_pdst}, {ldq_20_bits_uop_stale_pdst}, {ldq_19_bits_uop_stale_pdst}, {ldq_18_bits_uop_stale_pdst}, {ldq_17_bits_uop_stale_pdst}, {ldq_16_bits_uop_stale_pdst}, {ldq_15_bits_uop_stale_pdst}, {ldq_14_bits_uop_stale_pdst}, {ldq_13_bits_uop_stale_pdst}, {ldq_12_bits_uop_stale_pdst}, {ldq_11_bits_uop_stale_pdst}, {ldq_10_bits_uop_stale_pdst}, {ldq_9_bits_uop_stale_pdst}, {ldq_8_bits_uop_stale_pdst}, {ldq_7_bits_uop_stale_pdst}, {ldq_6_bits_uop_stale_pdst}, {ldq_5_bits_uop_stale_pdst}, {ldq_4_bits_uop_stale_pdst}, {ldq_3_bits_uop_stale_pdst}, {ldq_2_bits_uop_stale_pdst}, {ldq_1_bits_uop_stale_pdst}, {ldq_0_bits_uop_stale_pdst}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_149 = {{ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_0_bits_uop_exception}, {ldq_23_bits_uop_exception}, {ldq_22_bits_uop_exception}, {ldq_21_bits_uop_exception}, {ldq_20_bits_uop_exception}, {ldq_19_bits_uop_exception}, {ldq_18_bits_uop_exception}, {ldq_17_bits_uop_exception}, {ldq_16_bits_uop_exception}, {ldq_15_bits_uop_exception}, {ldq_14_bits_uop_exception}, {ldq_13_bits_uop_exception}, {ldq_12_bits_uop_exception}, {ldq_11_bits_uop_exception}, {ldq_10_bits_uop_exception}, {ldq_9_bits_uop_exception}, {ldq_8_bits_uop_exception}, {ldq_7_bits_uop_exception}, {ldq_6_bits_uop_exception}, {ldq_5_bits_uop_exception}, {ldq_4_bits_uop_exception}, {ldq_3_bits_uop_exception}, {ldq_2_bits_uop_exception}, {ldq_1_bits_uop_exception}, {ldq_0_bits_uop_exception}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][63:0] _GEN_150 = {{ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}, {ldq_23_bits_uop_exc_cause}, {ldq_22_bits_uop_exc_cause}, {ldq_21_bits_uop_exc_cause}, {ldq_20_bits_uop_exc_cause}, {ldq_19_bits_uop_exc_cause}, {ldq_18_bits_uop_exc_cause}, {ldq_17_bits_uop_exc_cause}, {ldq_16_bits_uop_exc_cause}, {ldq_15_bits_uop_exc_cause}, {ldq_14_bits_uop_exc_cause}, {ldq_13_bits_uop_exc_cause}, {ldq_12_bits_uop_exc_cause}, {ldq_11_bits_uop_exc_cause}, {ldq_10_bits_uop_exc_cause}, {ldq_9_bits_uop_exc_cause}, {ldq_8_bits_uop_exc_cause}, {ldq_7_bits_uop_exc_cause}, {ldq_6_bits_uop_exc_cause}, {ldq_5_bits_uop_exc_cause}, {ldq_4_bits_uop_exc_cause}, {ldq_3_bits_uop_exc_cause}, {ldq_2_bits_uop_exc_cause}, {ldq_1_bits_uop_exc_cause}, {ldq_0_bits_uop_exc_cause}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_151 = {{ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}, {ldq_23_bits_uop_bypassable}, {ldq_22_bits_uop_bypassable}, {ldq_21_bits_uop_bypassable}, {ldq_20_bits_uop_bypassable}, {ldq_19_bits_uop_bypassable}, {ldq_18_bits_uop_bypassable}, {ldq_17_bits_uop_bypassable}, {ldq_16_bits_uop_bypassable}, {ldq_15_bits_uop_bypassable}, {ldq_14_bits_uop_bypassable}, {ldq_13_bits_uop_bypassable}, {ldq_12_bits_uop_bypassable}, {ldq_11_bits_uop_bypassable}, {ldq_10_bits_uop_bypassable}, {ldq_9_bits_uop_bypassable}, {ldq_8_bits_uop_bypassable}, {ldq_7_bits_uop_bypassable}, {ldq_6_bits_uop_bypassable}, {ldq_5_bits_uop_bypassable}, {ldq_4_bits_uop_bypassable}, {ldq_3_bits_uop_bypassable}, {ldq_2_bits_uop_bypassable}, {ldq_1_bits_uop_bypassable}, {ldq_0_bits_uop_bypassable}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][4:0]  _GEN_152 = {{ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}, {ldq_23_bits_uop_mem_cmd}, {ldq_22_bits_uop_mem_cmd}, {ldq_21_bits_uop_mem_cmd}, {ldq_20_bits_uop_mem_cmd}, {ldq_19_bits_uop_mem_cmd}, {ldq_18_bits_uop_mem_cmd}, {ldq_17_bits_uop_mem_cmd}, {ldq_16_bits_uop_mem_cmd}, {ldq_15_bits_uop_mem_cmd}, {ldq_14_bits_uop_mem_cmd}, {ldq_13_bits_uop_mem_cmd}, {ldq_12_bits_uop_mem_cmd}, {ldq_11_bits_uop_mem_cmd}, {ldq_10_bits_uop_mem_cmd}, {ldq_9_bits_uop_mem_cmd}, {ldq_8_bits_uop_mem_cmd}, {ldq_7_bits_uop_mem_cmd}, {ldq_6_bits_uop_mem_cmd}, {ldq_5_bits_uop_mem_cmd}, {ldq_4_bits_uop_mem_cmd}, {ldq_3_bits_uop_mem_cmd}, {ldq_2_bits_uop_mem_cmd}, {ldq_1_bits_uop_mem_cmd}, {ldq_0_bits_uop_mem_cmd}};	// @[lsu.scala:209:16, :465:79]
  wire [1:0]        mem_ldq_retry_e_out_bits_uop_mem_size = _GEN_97[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79]
  wire [31:0]       _GEN_153 = {{ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}, {ldq_23_bits_uop_mem_signed}, {ldq_22_bits_uop_mem_signed}, {ldq_21_bits_uop_mem_signed}, {ldq_20_bits_uop_mem_signed}, {ldq_19_bits_uop_mem_signed}, {ldq_18_bits_uop_mem_signed}, {ldq_17_bits_uop_mem_signed}, {ldq_16_bits_uop_mem_signed}, {ldq_15_bits_uop_mem_signed}, {ldq_14_bits_uop_mem_signed}, {ldq_13_bits_uop_mem_signed}, {ldq_12_bits_uop_mem_signed}, {ldq_11_bits_uop_mem_signed}, {ldq_10_bits_uop_mem_signed}, {ldq_9_bits_uop_mem_signed}, {ldq_8_bits_uop_mem_signed}, {ldq_7_bits_uop_mem_signed}, {ldq_6_bits_uop_mem_signed}, {ldq_5_bits_uop_mem_signed}, {ldq_4_bits_uop_mem_signed}, {ldq_3_bits_uop_mem_signed}, {ldq_2_bits_uop_mem_signed}, {ldq_1_bits_uop_mem_signed}, {ldq_0_bits_uop_mem_signed}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_154 = {{ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}, {ldq_23_bits_uop_is_fence}, {ldq_22_bits_uop_is_fence}, {ldq_21_bits_uop_is_fence}, {ldq_20_bits_uop_is_fence}, {ldq_19_bits_uop_is_fence}, {ldq_18_bits_uop_is_fence}, {ldq_17_bits_uop_is_fence}, {ldq_16_bits_uop_is_fence}, {ldq_15_bits_uop_is_fence}, {ldq_14_bits_uop_is_fence}, {ldq_13_bits_uop_is_fence}, {ldq_12_bits_uop_is_fence}, {ldq_11_bits_uop_is_fence}, {ldq_10_bits_uop_is_fence}, {ldq_9_bits_uop_is_fence}, {ldq_8_bits_uop_is_fence}, {ldq_7_bits_uop_is_fence}, {ldq_6_bits_uop_is_fence}, {ldq_5_bits_uop_is_fence}, {ldq_4_bits_uop_is_fence}, {ldq_3_bits_uop_is_fence}, {ldq_2_bits_uop_is_fence}, {ldq_1_bits_uop_is_fence}, {ldq_0_bits_uop_is_fence}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_155 = {{ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}, {ldq_23_bits_uop_is_fencei}, {ldq_22_bits_uop_is_fencei}, {ldq_21_bits_uop_is_fencei}, {ldq_20_bits_uop_is_fencei}, {ldq_19_bits_uop_is_fencei}, {ldq_18_bits_uop_is_fencei}, {ldq_17_bits_uop_is_fencei}, {ldq_16_bits_uop_is_fencei}, {ldq_15_bits_uop_is_fencei}, {ldq_14_bits_uop_is_fencei}, {ldq_13_bits_uop_is_fencei}, {ldq_12_bits_uop_is_fencei}, {ldq_11_bits_uop_is_fencei}, {ldq_10_bits_uop_is_fencei}, {ldq_9_bits_uop_is_fencei}, {ldq_8_bits_uop_is_fencei}, {ldq_7_bits_uop_is_fencei}, {ldq_6_bits_uop_is_fencei}, {ldq_5_bits_uop_is_fencei}, {ldq_4_bits_uop_is_fencei}, {ldq_3_bits_uop_is_fencei}, {ldq_2_bits_uop_is_fencei}, {ldq_1_bits_uop_is_fencei}, {ldq_0_bits_uop_is_fencei}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_156 = {{ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}, {ldq_23_bits_uop_is_amo}, {ldq_22_bits_uop_is_amo}, {ldq_21_bits_uop_is_amo}, {ldq_20_bits_uop_is_amo}, {ldq_19_bits_uop_is_amo}, {ldq_18_bits_uop_is_amo}, {ldq_17_bits_uop_is_amo}, {ldq_16_bits_uop_is_amo}, {ldq_15_bits_uop_is_amo}, {ldq_14_bits_uop_is_amo}, {ldq_13_bits_uop_is_amo}, {ldq_12_bits_uop_is_amo}, {ldq_11_bits_uop_is_amo}, {ldq_10_bits_uop_is_amo}, {ldq_9_bits_uop_is_amo}, {ldq_8_bits_uop_is_amo}, {ldq_7_bits_uop_is_amo}, {ldq_6_bits_uop_is_amo}, {ldq_5_bits_uop_is_amo}, {ldq_4_bits_uop_is_amo}, {ldq_3_bits_uop_is_amo}, {ldq_2_bits_uop_is_amo}, {ldq_1_bits_uop_is_amo}, {ldq_0_bits_uop_is_amo}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_157 = {{ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}, {ldq_23_bits_uop_uses_ldq}, {ldq_22_bits_uop_uses_ldq}, {ldq_21_bits_uop_uses_ldq}, {ldq_20_bits_uop_uses_ldq}, {ldq_19_bits_uop_uses_ldq}, {ldq_18_bits_uop_uses_ldq}, {ldq_17_bits_uop_uses_ldq}, {ldq_16_bits_uop_uses_ldq}, {ldq_15_bits_uop_uses_ldq}, {ldq_14_bits_uop_uses_ldq}, {ldq_13_bits_uop_uses_ldq}, {ldq_12_bits_uop_uses_ldq}, {ldq_11_bits_uop_uses_ldq}, {ldq_10_bits_uop_uses_ldq}, {ldq_9_bits_uop_uses_ldq}, {ldq_8_bits_uop_uses_ldq}, {ldq_7_bits_uop_uses_ldq}, {ldq_6_bits_uop_uses_ldq}, {ldq_5_bits_uop_uses_ldq}, {ldq_4_bits_uop_uses_ldq}, {ldq_3_bits_uop_uses_ldq}, {ldq_2_bits_uop_uses_ldq}, {ldq_1_bits_uop_uses_ldq}, {ldq_0_bits_uop_uses_ldq}};	// @[lsu.scala:209:16, :465:79]
  wire              _GEN_158 = _GEN_157[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [31:0]       _GEN_159 = {{ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}, {ldq_23_bits_uop_uses_stq}, {ldq_22_bits_uop_uses_stq}, {ldq_21_bits_uop_uses_stq}, {ldq_20_bits_uop_uses_stq}, {ldq_19_bits_uop_uses_stq}, {ldq_18_bits_uop_uses_stq}, {ldq_17_bits_uop_uses_stq}, {ldq_16_bits_uop_uses_stq}, {ldq_15_bits_uop_uses_stq}, {ldq_14_bits_uop_uses_stq}, {ldq_13_bits_uop_uses_stq}, {ldq_12_bits_uop_uses_stq}, {ldq_11_bits_uop_uses_stq}, {ldq_10_bits_uop_uses_stq}, {ldq_9_bits_uop_uses_stq}, {ldq_8_bits_uop_uses_stq}, {ldq_7_bits_uop_uses_stq}, {ldq_6_bits_uop_uses_stq}, {ldq_5_bits_uop_uses_stq}, {ldq_4_bits_uop_uses_stq}, {ldq_3_bits_uop_uses_stq}, {ldq_2_bits_uop_uses_stq}, {ldq_1_bits_uop_uses_stq}, {ldq_0_bits_uop_uses_stq}};	// @[lsu.scala:209:16, :465:79]
  wire              _GEN_160 = _GEN_159[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [31:0]       _GEN_161 = {{ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}, {ldq_23_bits_uop_is_sys_pc2epc}, {ldq_22_bits_uop_is_sys_pc2epc}, {ldq_21_bits_uop_is_sys_pc2epc}, {ldq_20_bits_uop_is_sys_pc2epc}, {ldq_19_bits_uop_is_sys_pc2epc}, {ldq_18_bits_uop_is_sys_pc2epc}, {ldq_17_bits_uop_is_sys_pc2epc}, {ldq_16_bits_uop_is_sys_pc2epc}, {ldq_15_bits_uop_is_sys_pc2epc}, {ldq_14_bits_uop_is_sys_pc2epc}, {ldq_13_bits_uop_is_sys_pc2epc}, {ldq_12_bits_uop_is_sys_pc2epc}, {ldq_11_bits_uop_is_sys_pc2epc}, {ldq_10_bits_uop_is_sys_pc2epc}, {ldq_9_bits_uop_is_sys_pc2epc}, {ldq_8_bits_uop_is_sys_pc2epc}, {ldq_7_bits_uop_is_sys_pc2epc}, {ldq_6_bits_uop_is_sys_pc2epc}, {ldq_5_bits_uop_is_sys_pc2epc}, {ldq_4_bits_uop_is_sys_pc2epc}, {ldq_3_bits_uop_is_sys_pc2epc}, {ldq_2_bits_uop_is_sys_pc2epc}, {ldq_1_bits_uop_is_sys_pc2epc}, {ldq_0_bits_uop_is_sys_pc2epc}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_162 = {{ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}, {ldq_23_bits_uop_is_unique}, {ldq_22_bits_uop_is_unique}, {ldq_21_bits_uop_is_unique}, {ldq_20_bits_uop_is_unique}, {ldq_19_bits_uop_is_unique}, {ldq_18_bits_uop_is_unique}, {ldq_17_bits_uop_is_unique}, {ldq_16_bits_uop_is_unique}, {ldq_15_bits_uop_is_unique}, {ldq_14_bits_uop_is_unique}, {ldq_13_bits_uop_is_unique}, {ldq_12_bits_uop_is_unique}, {ldq_11_bits_uop_is_unique}, {ldq_10_bits_uop_is_unique}, {ldq_9_bits_uop_is_unique}, {ldq_8_bits_uop_is_unique}, {ldq_7_bits_uop_is_unique}, {ldq_6_bits_uop_is_unique}, {ldq_5_bits_uop_is_unique}, {ldq_4_bits_uop_is_unique}, {ldq_3_bits_uop_is_unique}, {ldq_2_bits_uop_is_unique}, {ldq_1_bits_uop_is_unique}, {ldq_0_bits_uop_is_unique}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_163 = {{ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}, {ldq_23_bits_uop_flush_on_commit}, {ldq_22_bits_uop_flush_on_commit}, {ldq_21_bits_uop_flush_on_commit}, {ldq_20_bits_uop_flush_on_commit}, {ldq_19_bits_uop_flush_on_commit}, {ldq_18_bits_uop_flush_on_commit}, {ldq_17_bits_uop_flush_on_commit}, {ldq_16_bits_uop_flush_on_commit}, {ldq_15_bits_uop_flush_on_commit}, {ldq_14_bits_uop_flush_on_commit}, {ldq_13_bits_uop_flush_on_commit}, {ldq_12_bits_uop_flush_on_commit}, {ldq_11_bits_uop_flush_on_commit}, {ldq_10_bits_uop_flush_on_commit}, {ldq_9_bits_uop_flush_on_commit}, {ldq_8_bits_uop_flush_on_commit}, {ldq_7_bits_uop_flush_on_commit}, {ldq_6_bits_uop_flush_on_commit}, {ldq_5_bits_uop_flush_on_commit}, {ldq_4_bits_uop_flush_on_commit}, {ldq_3_bits_uop_flush_on_commit}, {ldq_2_bits_uop_flush_on_commit}, {ldq_1_bits_uop_flush_on_commit}, {ldq_0_bits_uop_flush_on_commit}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_164 = {{ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}, {ldq_23_bits_uop_ldst_is_rs1}, {ldq_22_bits_uop_ldst_is_rs1}, {ldq_21_bits_uop_ldst_is_rs1}, {ldq_20_bits_uop_ldst_is_rs1}, {ldq_19_bits_uop_ldst_is_rs1}, {ldq_18_bits_uop_ldst_is_rs1}, {ldq_17_bits_uop_ldst_is_rs1}, {ldq_16_bits_uop_ldst_is_rs1}, {ldq_15_bits_uop_ldst_is_rs1}, {ldq_14_bits_uop_ldst_is_rs1}, {ldq_13_bits_uop_ldst_is_rs1}, {ldq_12_bits_uop_ldst_is_rs1}, {ldq_11_bits_uop_ldst_is_rs1}, {ldq_10_bits_uop_ldst_is_rs1}, {ldq_9_bits_uop_ldst_is_rs1}, {ldq_8_bits_uop_ldst_is_rs1}, {ldq_7_bits_uop_ldst_is_rs1}, {ldq_6_bits_uop_ldst_is_rs1}, {ldq_5_bits_uop_ldst_is_rs1}, {ldq_4_bits_uop_ldst_is_rs1}, {ldq_3_bits_uop_ldst_is_rs1}, {ldq_2_bits_uop_ldst_is_rs1}, {ldq_1_bits_uop_ldst_is_rs1}, {ldq_0_bits_uop_ldst_is_rs1}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_165 = {{ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_0_bits_uop_ldst}, {ldq_23_bits_uop_ldst}, {ldq_22_bits_uop_ldst}, {ldq_21_bits_uop_ldst}, {ldq_20_bits_uop_ldst}, {ldq_19_bits_uop_ldst}, {ldq_18_bits_uop_ldst}, {ldq_17_bits_uop_ldst}, {ldq_16_bits_uop_ldst}, {ldq_15_bits_uop_ldst}, {ldq_14_bits_uop_ldst}, {ldq_13_bits_uop_ldst}, {ldq_12_bits_uop_ldst}, {ldq_11_bits_uop_ldst}, {ldq_10_bits_uop_ldst}, {ldq_9_bits_uop_ldst}, {ldq_8_bits_uop_ldst}, {ldq_7_bits_uop_ldst}, {ldq_6_bits_uop_ldst}, {ldq_5_bits_uop_ldst}, {ldq_4_bits_uop_ldst}, {ldq_3_bits_uop_ldst}, {ldq_2_bits_uop_ldst}, {ldq_1_bits_uop_ldst}, {ldq_0_bits_uop_ldst}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_166 = {{ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}, {ldq_23_bits_uop_lrs1}, {ldq_22_bits_uop_lrs1}, {ldq_21_bits_uop_lrs1}, {ldq_20_bits_uop_lrs1}, {ldq_19_bits_uop_lrs1}, {ldq_18_bits_uop_lrs1}, {ldq_17_bits_uop_lrs1}, {ldq_16_bits_uop_lrs1}, {ldq_15_bits_uop_lrs1}, {ldq_14_bits_uop_lrs1}, {ldq_13_bits_uop_lrs1}, {ldq_12_bits_uop_lrs1}, {ldq_11_bits_uop_lrs1}, {ldq_10_bits_uop_lrs1}, {ldq_9_bits_uop_lrs1}, {ldq_8_bits_uop_lrs1}, {ldq_7_bits_uop_lrs1}, {ldq_6_bits_uop_lrs1}, {ldq_5_bits_uop_lrs1}, {ldq_4_bits_uop_lrs1}, {ldq_3_bits_uop_lrs1}, {ldq_2_bits_uop_lrs1}, {ldq_1_bits_uop_lrs1}, {ldq_0_bits_uop_lrs1}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_167 = {{ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}, {ldq_23_bits_uop_lrs2}, {ldq_22_bits_uop_lrs2}, {ldq_21_bits_uop_lrs2}, {ldq_20_bits_uop_lrs2}, {ldq_19_bits_uop_lrs2}, {ldq_18_bits_uop_lrs2}, {ldq_17_bits_uop_lrs2}, {ldq_16_bits_uop_lrs2}, {ldq_15_bits_uop_lrs2}, {ldq_14_bits_uop_lrs2}, {ldq_13_bits_uop_lrs2}, {ldq_12_bits_uop_lrs2}, {ldq_11_bits_uop_lrs2}, {ldq_10_bits_uop_lrs2}, {ldq_9_bits_uop_lrs2}, {ldq_8_bits_uop_lrs2}, {ldq_7_bits_uop_lrs2}, {ldq_6_bits_uop_lrs2}, {ldq_5_bits_uop_lrs2}, {ldq_4_bits_uop_lrs2}, {ldq_3_bits_uop_lrs2}, {ldq_2_bits_uop_lrs2}, {ldq_1_bits_uop_lrs2}, {ldq_0_bits_uop_lrs2}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][5:0]  _GEN_168 = {{ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}, {ldq_23_bits_uop_lrs3}, {ldq_22_bits_uop_lrs3}, {ldq_21_bits_uop_lrs3}, {ldq_20_bits_uop_lrs3}, {ldq_19_bits_uop_lrs3}, {ldq_18_bits_uop_lrs3}, {ldq_17_bits_uop_lrs3}, {ldq_16_bits_uop_lrs3}, {ldq_15_bits_uop_lrs3}, {ldq_14_bits_uop_lrs3}, {ldq_13_bits_uop_lrs3}, {ldq_12_bits_uop_lrs3}, {ldq_11_bits_uop_lrs3}, {ldq_10_bits_uop_lrs3}, {ldq_9_bits_uop_lrs3}, {ldq_8_bits_uop_lrs3}, {ldq_7_bits_uop_lrs3}, {ldq_6_bits_uop_lrs3}, {ldq_5_bits_uop_lrs3}, {ldq_4_bits_uop_lrs3}, {ldq_3_bits_uop_lrs3}, {ldq_2_bits_uop_lrs3}, {ldq_1_bits_uop_lrs3}, {ldq_0_bits_uop_lrs3}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_169 = {{ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}, {ldq_23_bits_uop_ldst_val}, {ldq_22_bits_uop_ldst_val}, {ldq_21_bits_uop_ldst_val}, {ldq_20_bits_uop_ldst_val}, {ldq_19_bits_uop_ldst_val}, {ldq_18_bits_uop_ldst_val}, {ldq_17_bits_uop_ldst_val}, {ldq_16_bits_uop_ldst_val}, {ldq_15_bits_uop_ldst_val}, {ldq_14_bits_uop_ldst_val}, {ldq_13_bits_uop_ldst_val}, {ldq_12_bits_uop_ldst_val}, {ldq_11_bits_uop_ldst_val}, {ldq_10_bits_uop_ldst_val}, {ldq_9_bits_uop_ldst_val}, {ldq_8_bits_uop_ldst_val}, {ldq_7_bits_uop_ldst_val}, {ldq_6_bits_uop_ldst_val}, {ldq_5_bits_uop_ldst_val}, {ldq_4_bits_uop_ldst_val}, {ldq_3_bits_uop_ldst_val}, {ldq_2_bits_uop_ldst_val}, {ldq_1_bits_uop_ldst_val}, {ldq_0_bits_uop_ldst_val}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][1:0]  _GEN_170 = {{ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}, {ldq_23_bits_uop_dst_rtype}, {ldq_22_bits_uop_dst_rtype}, {ldq_21_bits_uop_dst_rtype}, {ldq_20_bits_uop_dst_rtype}, {ldq_19_bits_uop_dst_rtype}, {ldq_18_bits_uop_dst_rtype}, {ldq_17_bits_uop_dst_rtype}, {ldq_16_bits_uop_dst_rtype}, {ldq_15_bits_uop_dst_rtype}, {ldq_14_bits_uop_dst_rtype}, {ldq_13_bits_uop_dst_rtype}, {ldq_12_bits_uop_dst_rtype}, {ldq_11_bits_uop_dst_rtype}, {ldq_10_bits_uop_dst_rtype}, {ldq_9_bits_uop_dst_rtype}, {ldq_8_bits_uop_dst_rtype}, {ldq_7_bits_uop_dst_rtype}, {ldq_6_bits_uop_dst_rtype}, {ldq_5_bits_uop_dst_rtype}, {ldq_4_bits_uop_dst_rtype}, {ldq_3_bits_uop_dst_rtype}, {ldq_2_bits_uop_dst_rtype}, {ldq_1_bits_uop_dst_rtype}, {ldq_0_bits_uop_dst_rtype}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][1:0]  _GEN_171 = {{ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}, {ldq_23_bits_uop_lrs1_rtype}, {ldq_22_bits_uop_lrs1_rtype}, {ldq_21_bits_uop_lrs1_rtype}, {ldq_20_bits_uop_lrs1_rtype}, {ldq_19_bits_uop_lrs1_rtype}, {ldq_18_bits_uop_lrs1_rtype}, {ldq_17_bits_uop_lrs1_rtype}, {ldq_16_bits_uop_lrs1_rtype}, {ldq_15_bits_uop_lrs1_rtype}, {ldq_14_bits_uop_lrs1_rtype}, {ldq_13_bits_uop_lrs1_rtype}, {ldq_12_bits_uop_lrs1_rtype}, {ldq_11_bits_uop_lrs1_rtype}, {ldq_10_bits_uop_lrs1_rtype}, {ldq_9_bits_uop_lrs1_rtype}, {ldq_8_bits_uop_lrs1_rtype}, {ldq_7_bits_uop_lrs1_rtype}, {ldq_6_bits_uop_lrs1_rtype}, {ldq_5_bits_uop_lrs1_rtype}, {ldq_4_bits_uop_lrs1_rtype}, {ldq_3_bits_uop_lrs1_rtype}, {ldq_2_bits_uop_lrs1_rtype}, {ldq_1_bits_uop_lrs1_rtype}, {ldq_0_bits_uop_lrs1_rtype}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][1:0]  _GEN_172 = {{ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}, {ldq_23_bits_uop_lrs2_rtype}, {ldq_22_bits_uop_lrs2_rtype}, {ldq_21_bits_uop_lrs2_rtype}, {ldq_20_bits_uop_lrs2_rtype}, {ldq_19_bits_uop_lrs2_rtype}, {ldq_18_bits_uop_lrs2_rtype}, {ldq_17_bits_uop_lrs2_rtype}, {ldq_16_bits_uop_lrs2_rtype}, {ldq_15_bits_uop_lrs2_rtype}, {ldq_14_bits_uop_lrs2_rtype}, {ldq_13_bits_uop_lrs2_rtype}, {ldq_12_bits_uop_lrs2_rtype}, {ldq_11_bits_uop_lrs2_rtype}, {ldq_10_bits_uop_lrs2_rtype}, {ldq_9_bits_uop_lrs2_rtype}, {ldq_8_bits_uop_lrs2_rtype}, {ldq_7_bits_uop_lrs2_rtype}, {ldq_6_bits_uop_lrs2_rtype}, {ldq_5_bits_uop_lrs2_rtype}, {ldq_4_bits_uop_lrs2_rtype}, {ldq_3_bits_uop_lrs2_rtype}, {ldq_2_bits_uop_lrs2_rtype}, {ldq_1_bits_uop_lrs2_rtype}, {ldq_0_bits_uop_lrs2_rtype}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_173 = {{ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}, {ldq_23_bits_uop_frs3_en}, {ldq_22_bits_uop_frs3_en}, {ldq_21_bits_uop_frs3_en}, {ldq_20_bits_uop_frs3_en}, {ldq_19_bits_uop_frs3_en}, {ldq_18_bits_uop_frs3_en}, {ldq_17_bits_uop_frs3_en}, {ldq_16_bits_uop_frs3_en}, {ldq_15_bits_uop_frs3_en}, {ldq_14_bits_uop_frs3_en}, {ldq_13_bits_uop_frs3_en}, {ldq_12_bits_uop_frs3_en}, {ldq_11_bits_uop_frs3_en}, {ldq_10_bits_uop_frs3_en}, {ldq_9_bits_uop_frs3_en}, {ldq_8_bits_uop_frs3_en}, {ldq_7_bits_uop_frs3_en}, {ldq_6_bits_uop_frs3_en}, {ldq_5_bits_uop_frs3_en}, {ldq_4_bits_uop_frs3_en}, {ldq_3_bits_uop_frs3_en}, {ldq_2_bits_uop_frs3_en}, {ldq_1_bits_uop_frs3_en}, {ldq_0_bits_uop_frs3_en}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_174 = {{ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}, {ldq_23_bits_uop_fp_val}, {ldq_22_bits_uop_fp_val}, {ldq_21_bits_uop_fp_val}, {ldq_20_bits_uop_fp_val}, {ldq_19_bits_uop_fp_val}, {ldq_18_bits_uop_fp_val}, {ldq_17_bits_uop_fp_val}, {ldq_16_bits_uop_fp_val}, {ldq_15_bits_uop_fp_val}, {ldq_14_bits_uop_fp_val}, {ldq_13_bits_uop_fp_val}, {ldq_12_bits_uop_fp_val}, {ldq_11_bits_uop_fp_val}, {ldq_10_bits_uop_fp_val}, {ldq_9_bits_uop_fp_val}, {ldq_8_bits_uop_fp_val}, {ldq_7_bits_uop_fp_val}, {ldq_6_bits_uop_fp_val}, {ldq_5_bits_uop_fp_val}, {ldq_4_bits_uop_fp_val}, {ldq_3_bits_uop_fp_val}, {ldq_2_bits_uop_fp_val}, {ldq_1_bits_uop_fp_val}, {ldq_0_bits_uop_fp_val}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_175 = {{ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}, {ldq_23_bits_uop_fp_single}, {ldq_22_bits_uop_fp_single}, {ldq_21_bits_uop_fp_single}, {ldq_20_bits_uop_fp_single}, {ldq_19_bits_uop_fp_single}, {ldq_18_bits_uop_fp_single}, {ldq_17_bits_uop_fp_single}, {ldq_16_bits_uop_fp_single}, {ldq_15_bits_uop_fp_single}, {ldq_14_bits_uop_fp_single}, {ldq_13_bits_uop_fp_single}, {ldq_12_bits_uop_fp_single}, {ldq_11_bits_uop_fp_single}, {ldq_10_bits_uop_fp_single}, {ldq_9_bits_uop_fp_single}, {ldq_8_bits_uop_fp_single}, {ldq_7_bits_uop_fp_single}, {ldq_6_bits_uop_fp_single}, {ldq_5_bits_uop_fp_single}, {ldq_4_bits_uop_fp_single}, {ldq_3_bits_uop_fp_single}, {ldq_2_bits_uop_fp_single}, {ldq_1_bits_uop_fp_single}, {ldq_0_bits_uop_fp_single}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_176 = {{ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}, {ldq_23_bits_uop_xcpt_pf_if}, {ldq_22_bits_uop_xcpt_pf_if}, {ldq_21_bits_uop_xcpt_pf_if}, {ldq_20_bits_uop_xcpt_pf_if}, {ldq_19_bits_uop_xcpt_pf_if}, {ldq_18_bits_uop_xcpt_pf_if}, {ldq_17_bits_uop_xcpt_pf_if}, {ldq_16_bits_uop_xcpt_pf_if}, {ldq_15_bits_uop_xcpt_pf_if}, {ldq_14_bits_uop_xcpt_pf_if}, {ldq_13_bits_uop_xcpt_pf_if}, {ldq_12_bits_uop_xcpt_pf_if}, {ldq_11_bits_uop_xcpt_pf_if}, {ldq_10_bits_uop_xcpt_pf_if}, {ldq_9_bits_uop_xcpt_pf_if}, {ldq_8_bits_uop_xcpt_pf_if}, {ldq_7_bits_uop_xcpt_pf_if}, {ldq_6_bits_uop_xcpt_pf_if}, {ldq_5_bits_uop_xcpt_pf_if}, {ldq_4_bits_uop_xcpt_pf_if}, {ldq_3_bits_uop_xcpt_pf_if}, {ldq_2_bits_uop_xcpt_pf_if}, {ldq_1_bits_uop_xcpt_pf_if}, {ldq_0_bits_uop_xcpt_pf_if}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_177 = {{ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}, {ldq_23_bits_uop_xcpt_ae_if}, {ldq_22_bits_uop_xcpt_ae_if}, {ldq_21_bits_uop_xcpt_ae_if}, {ldq_20_bits_uop_xcpt_ae_if}, {ldq_19_bits_uop_xcpt_ae_if}, {ldq_18_bits_uop_xcpt_ae_if}, {ldq_17_bits_uop_xcpt_ae_if}, {ldq_16_bits_uop_xcpt_ae_if}, {ldq_15_bits_uop_xcpt_ae_if}, {ldq_14_bits_uop_xcpt_ae_if}, {ldq_13_bits_uop_xcpt_ae_if}, {ldq_12_bits_uop_xcpt_ae_if}, {ldq_11_bits_uop_xcpt_ae_if}, {ldq_10_bits_uop_xcpt_ae_if}, {ldq_9_bits_uop_xcpt_ae_if}, {ldq_8_bits_uop_xcpt_ae_if}, {ldq_7_bits_uop_xcpt_ae_if}, {ldq_6_bits_uop_xcpt_ae_if}, {ldq_5_bits_uop_xcpt_ae_if}, {ldq_4_bits_uop_xcpt_ae_if}, {ldq_3_bits_uop_xcpt_ae_if}, {ldq_2_bits_uop_xcpt_ae_if}, {ldq_1_bits_uop_xcpt_ae_if}, {ldq_0_bits_uop_xcpt_ae_if}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_178 = {{ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}, {ldq_23_bits_uop_xcpt_ma_if}, {ldq_22_bits_uop_xcpt_ma_if}, {ldq_21_bits_uop_xcpt_ma_if}, {ldq_20_bits_uop_xcpt_ma_if}, {ldq_19_bits_uop_xcpt_ma_if}, {ldq_18_bits_uop_xcpt_ma_if}, {ldq_17_bits_uop_xcpt_ma_if}, {ldq_16_bits_uop_xcpt_ma_if}, {ldq_15_bits_uop_xcpt_ma_if}, {ldq_14_bits_uop_xcpt_ma_if}, {ldq_13_bits_uop_xcpt_ma_if}, {ldq_12_bits_uop_xcpt_ma_if}, {ldq_11_bits_uop_xcpt_ma_if}, {ldq_10_bits_uop_xcpt_ma_if}, {ldq_9_bits_uop_xcpt_ma_if}, {ldq_8_bits_uop_xcpt_ma_if}, {ldq_7_bits_uop_xcpt_ma_if}, {ldq_6_bits_uop_xcpt_ma_if}, {ldq_5_bits_uop_xcpt_ma_if}, {ldq_4_bits_uop_xcpt_ma_if}, {ldq_3_bits_uop_xcpt_ma_if}, {ldq_2_bits_uop_xcpt_ma_if}, {ldq_1_bits_uop_xcpt_ma_if}, {ldq_0_bits_uop_xcpt_ma_if}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_179 = {{ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}, {ldq_23_bits_uop_bp_debug_if}, {ldq_22_bits_uop_bp_debug_if}, {ldq_21_bits_uop_bp_debug_if}, {ldq_20_bits_uop_bp_debug_if}, {ldq_19_bits_uop_bp_debug_if}, {ldq_18_bits_uop_bp_debug_if}, {ldq_17_bits_uop_bp_debug_if}, {ldq_16_bits_uop_bp_debug_if}, {ldq_15_bits_uop_bp_debug_if}, {ldq_14_bits_uop_bp_debug_if}, {ldq_13_bits_uop_bp_debug_if}, {ldq_12_bits_uop_bp_debug_if}, {ldq_11_bits_uop_bp_debug_if}, {ldq_10_bits_uop_bp_debug_if}, {ldq_9_bits_uop_bp_debug_if}, {ldq_8_bits_uop_bp_debug_if}, {ldq_7_bits_uop_bp_debug_if}, {ldq_6_bits_uop_bp_debug_if}, {ldq_5_bits_uop_bp_debug_if}, {ldq_4_bits_uop_bp_debug_if}, {ldq_3_bits_uop_bp_debug_if}, {ldq_2_bits_uop_bp_debug_if}, {ldq_1_bits_uop_bp_debug_if}, {ldq_0_bits_uop_bp_debug_if}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_180 = {{ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}, {ldq_23_bits_uop_bp_xcpt_if}, {ldq_22_bits_uop_bp_xcpt_if}, {ldq_21_bits_uop_bp_xcpt_if}, {ldq_20_bits_uop_bp_xcpt_if}, {ldq_19_bits_uop_bp_xcpt_if}, {ldq_18_bits_uop_bp_xcpt_if}, {ldq_17_bits_uop_bp_xcpt_if}, {ldq_16_bits_uop_bp_xcpt_if}, {ldq_15_bits_uop_bp_xcpt_if}, {ldq_14_bits_uop_bp_xcpt_if}, {ldq_13_bits_uop_bp_xcpt_if}, {ldq_12_bits_uop_bp_xcpt_if}, {ldq_11_bits_uop_bp_xcpt_if}, {ldq_10_bits_uop_bp_xcpt_if}, {ldq_9_bits_uop_bp_xcpt_if}, {ldq_8_bits_uop_bp_xcpt_if}, {ldq_7_bits_uop_bp_xcpt_if}, {ldq_6_bits_uop_bp_xcpt_if}, {ldq_5_bits_uop_bp_xcpt_if}, {ldq_4_bits_uop_bp_xcpt_if}, {ldq_3_bits_uop_bp_xcpt_if}, {ldq_2_bits_uop_bp_xcpt_if}, {ldq_1_bits_uop_bp_xcpt_if}, {ldq_0_bits_uop_bp_xcpt_if}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][1:0]  _GEN_181 = {{ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}, {ldq_23_bits_uop_debug_fsrc}, {ldq_22_bits_uop_debug_fsrc}, {ldq_21_bits_uop_debug_fsrc}, {ldq_20_bits_uop_debug_fsrc}, {ldq_19_bits_uop_debug_fsrc}, {ldq_18_bits_uop_debug_fsrc}, {ldq_17_bits_uop_debug_fsrc}, {ldq_16_bits_uop_debug_fsrc}, {ldq_15_bits_uop_debug_fsrc}, {ldq_14_bits_uop_debug_fsrc}, {ldq_13_bits_uop_debug_fsrc}, {ldq_12_bits_uop_debug_fsrc}, {ldq_11_bits_uop_debug_fsrc}, {ldq_10_bits_uop_debug_fsrc}, {ldq_9_bits_uop_debug_fsrc}, {ldq_8_bits_uop_debug_fsrc}, {ldq_7_bits_uop_debug_fsrc}, {ldq_6_bits_uop_debug_fsrc}, {ldq_5_bits_uop_debug_fsrc}, {ldq_4_bits_uop_debug_fsrc}, {ldq_3_bits_uop_debug_fsrc}, {ldq_2_bits_uop_debug_fsrc}, {ldq_1_bits_uop_debug_fsrc}, {ldq_0_bits_uop_debug_fsrc}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][1:0]  _GEN_182 = {{ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}, {ldq_23_bits_uop_debug_tsrc}, {ldq_22_bits_uop_debug_tsrc}, {ldq_21_bits_uop_debug_tsrc}, {ldq_20_bits_uop_debug_tsrc}, {ldq_19_bits_uop_debug_tsrc}, {ldq_18_bits_uop_debug_tsrc}, {ldq_17_bits_uop_debug_tsrc}, {ldq_16_bits_uop_debug_tsrc}, {ldq_15_bits_uop_debug_tsrc}, {ldq_14_bits_uop_debug_tsrc}, {ldq_13_bits_uop_debug_tsrc}, {ldq_12_bits_uop_debug_tsrc}, {ldq_11_bits_uop_debug_tsrc}, {ldq_10_bits_uop_debug_tsrc}, {ldq_9_bits_uop_debug_tsrc}, {ldq_8_bits_uop_debug_tsrc}, {ldq_7_bits_uop_debug_tsrc}, {ldq_6_bits_uop_debug_tsrc}, {ldq_5_bits_uop_debug_tsrc}, {ldq_4_bits_uop_debug_tsrc}, {ldq_3_bits_uop_debug_tsrc}, {ldq_2_bits_uop_debug_tsrc}, {ldq_1_bits_uop_debug_tsrc}, {ldq_0_bits_uop_debug_tsrc}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0][39:0] _GEN_183 = {{ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_0_bits_addr_bits}, {ldq_23_bits_addr_bits}, {ldq_22_bits_addr_bits}, {ldq_21_bits_addr_bits}, {ldq_20_bits_addr_bits}, {ldq_19_bits_addr_bits}, {ldq_18_bits_addr_bits}, {ldq_17_bits_addr_bits}, {ldq_16_bits_addr_bits}, {ldq_15_bits_addr_bits}, {ldq_14_bits_addr_bits}, {ldq_13_bits_addr_bits}, {ldq_12_bits_addr_bits}, {ldq_11_bits_addr_bits}, {ldq_10_bits_addr_bits}, {ldq_9_bits_addr_bits}, {ldq_8_bits_addr_bits}, {ldq_7_bits_addr_bits}, {ldq_6_bits_addr_bits}, {ldq_5_bits_addr_bits}, {ldq_4_bits_addr_bits}, {ldq_3_bits_addr_bits}, {ldq_2_bits_addr_bits}, {ldq_1_bits_addr_bits}, {ldq_0_bits_addr_bits}};	// @[lsu.scala:209:16, :465:79]
  wire [39:0]       _GEN_184 = _GEN_183[ldq_retry_idx];	// @[lsu.scala:415:30, :465:79]
  wire [31:0]       _GEN_185 = {{ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}, {ldq_23_bits_addr_is_virtual}, {ldq_22_bits_addr_is_virtual}, {ldq_21_bits_addr_is_virtual}, {ldq_20_bits_addr_is_virtual}, {ldq_19_bits_addr_is_virtual}, {ldq_18_bits_addr_is_virtual}, {ldq_17_bits_addr_is_virtual}, {ldq_16_bits_addr_is_virtual}, {ldq_15_bits_addr_is_virtual}, {ldq_14_bits_addr_is_virtual}, {ldq_13_bits_addr_is_virtual}, {ldq_12_bits_addr_is_virtual}, {ldq_11_bits_addr_is_virtual}, {ldq_10_bits_addr_is_virtual}, {ldq_9_bits_addr_is_virtual}, {ldq_8_bits_addr_is_virtual}, {ldq_7_bits_addr_is_virtual}, {ldq_6_bits_addr_is_virtual}, {ldq_5_bits_addr_is_virtual}, {ldq_4_bits_addr_is_virtual}, {ldq_3_bits_addr_is_virtual}, {ldq_2_bits_addr_is_virtual}, {ldq_1_bits_addr_is_virtual}, {ldq_0_bits_addr_is_virtual}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_186 = {{ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_0_bits_order_fail}, {ldq_23_bits_order_fail}, {ldq_22_bits_order_fail}, {ldq_21_bits_order_fail}, {ldq_20_bits_order_fail}, {ldq_19_bits_order_fail}, {ldq_18_bits_order_fail}, {ldq_17_bits_order_fail}, {ldq_16_bits_order_fail}, {ldq_15_bits_order_fail}, {ldq_14_bits_order_fail}, {ldq_13_bits_order_fail}, {ldq_12_bits_order_fail}, {ldq_11_bits_order_fail}, {ldq_10_bits_order_fail}, {ldq_9_bits_order_fail}, {ldq_8_bits_order_fail}, {ldq_7_bits_order_fail}, {ldq_6_bits_order_fail}, {ldq_5_bits_order_fail}, {ldq_4_bits_order_fail}, {ldq_3_bits_order_fail}, {ldq_2_bits_order_fail}, {ldq_1_bits_order_fail}, {ldq_0_bits_order_fail}};	// @[lsu.scala:209:16, :465:79]
  wire [31:0]       _GEN_187 = {{p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_0}, {p1_block_load_mask_23}, {p1_block_load_mask_22}, {p1_block_load_mask_21}, {p1_block_load_mask_20}, {p1_block_load_mask_19}, {p1_block_load_mask_18}, {p1_block_load_mask_17}, {p1_block_load_mask_16}, {p1_block_load_mask_15}, {p1_block_load_mask_14}, {p1_block_load_mask_13}, {p1_block_load_mask_12}, {p1_block_load_mask_11}, {p1_block_load_mask_10}, {p1_block_load_mask_9}, {p1_block_load_mask_8}, {p1_block_load_mask_7}, {p1_block_load_mask_6}, {p1_block_load_mask_5}, {p1_block_load_mask_4}, {p1_block_load_mask_3}, {p1_block_load_mask_2}, {p1_block_load_mask_1}, {p1_block_load_mask_0}};	// @[lsu.scala:398:35, :468:33]
  wire [31:0]       _GEN_188 = {{p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_0}, {p2_block_load_mask_23}, {p2_block_load_mask_22}, {p2_block_load_mask_21}, {p2_block_load_mask_20}, {p2_block_load_mask_19}, {p2_block_load_mask_18}, {p2_block_load_mask_17}, {p2_block_load_mask_16}, {p2_block_load_mask_15}, {p2_block_load_mask_14}, {p2_block_load_mask_13}, {p2_block_load_mask_12}, {p2_block_load_mask_11}, {p2_block_load_mask_10}, {p2_block_load_mask_9}, {p2_block_load_mask_8}, {p2_block_load_mask_7}, {p2_block_load_mask_6}, {p2_block_load_mask_5}, {p2_block_load_mask_4}, {p2_block_load_mask_3}, {p2_block_load_mask_2}, {p2_block_load_mask_1}, {p2_block_load_mask_0}};	// @[lsu.scala:399:35, :469:33]
  reg               can_fire_load_retry_REG;	// @[lsu.scala:470:40]
  wire              _GEN_189 = _GEN_1[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [15:0]       _GEN_190 = _GEN_27[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [7:0]        mem_stq_retry_e_out_bits_uop_rob_idx = _GEN_35[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [4:0]        _GEN_191 = _GEN_36[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [4:0]        mem_stq_retry_e_out_bits_uop_stq_idx = _GEN_37[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [5:0]        _GEN_192 = _GEN_39[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [1:0]        mem_stq_retry_e_out_bits_uop_mem_size = _GEN_54[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire              mem_stq_retry_e_out_bits_uop_is_amo = _GEN_60[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  wire [39:0]       _GEN_193 = _GEN_87[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79]
  reg               can_fire_sta_retry_REG;	// @[lsu.scala:482:41]
  wire              can_fire_store_commit_0 = _GEN_2 & ~_GEN_58 & ~mem_xcpt_valids_0 & ~_GEN_50 & (_GEN_93[stq_execute_head] | _GEN_61 & _GEN_86[stq_execute_head] & ~_GEN_89[stq_execute_head] & _GEN_90[stq_execute_head]);	// @[lsu.scala:219:29, :223:42, :490:33, :491:33, :492:33, :493:79, :494:62, :496:{66,101}, :669:32]
  wire [15:0]       _GEN_194 = _GEN_95[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [4:0]        mem_ldq_wakeup_e_out_bits_uop_stq_idx = _GEN_96[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [1:0]        mem_ldq_wakeup_e_out_bits_uop_mem_size = _GEN_97[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [39:0]       _GEN_195 = _GEN_183[ldq_wakeup_idx];	// @[lsu.scala:430:31, :465:79, :502:88]
  wire              _GEN_196 = _GEN_185[ldq_wakeup_idx];	// @[lsu.scala:430:31, :465:79, :502:88]
  wire [31:0]       _GEN_197 = {{ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}, {ldq_23_bits_addr_is_uncacheable}, {ldq_22_bits_addr_is_uncacheable}, {ldq_21_bits_addr_is_uncacheable}, {ldq_20_bits_addr_is_uncacheable}, {ldq_19_bits_addr_is_uncacheable}, {ldq_18_bits_addr_is_uncacheable}, {ldq_17_bits_addr_is_uncacheable}, {ldq_16_bits_addr_is_uncacheable}, {ldq_15_bits_addr_is_uncacheable}, {ldq_14_bits_addr_is_uncacheable}, {ldq_13_bits_addr_is_uncacheable}, {ldq_12_bits_addr_is_uncacheable}, {ldq_11_bits_addr_is_uncacheable}, {ldq_10_bits_addr_is_uncacheable}, {ldq_9_bits_addr_is_uncacheable}, {ldq_8_bits_addr_is_uncacheable}, {ldq_7_bits_addr_is_uncacheable}, {ldq_6_bits_addr_is_uncacheable}, {ldq_5_bits_addr_is_uncacheable}, {ldq_4_bits_addr_is_uncacheable}, {ldq_3_bits_addr_is_uncacheable}, {ldq_2_bits_addr_is_uncacheable}, {ldq_1_bits_addr_is_uncacheable}, {ldq_0_bits_addr_is_uncacheable}};	// @[lsu.scala:209:16, :502:88]
  wire              _GEN_198 = _GEN_99[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire [31:0]       _GEN_199 = {{ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_0_bits_succeeded}, {ldq_23_bits_succeeded}, {ldq_22_bits_succeeded}, {ldq_21_bits_succeeded}, {ldq_20_bits_succeeded}, {ldq_19_bits_succeeded}, {ldq_18_bits_succeeded}, {ldq_17_bits_succeeded}, {ldq_16_bits_succeeded}, {ldq_15_bits_succeeded}, {ldq_14_bits_succeeded}, {ldq_13_bits_succeeded}, {ldq_12_bits_succeeded}, {ldq_11_bits_succeeded}, {ldq_10_bits_succeeded}, {ldq_9_bits_succeeded}, {ldq_8_bits_succeeded}, {ldq_7_bits_succeeded}, {ldq_6_bits_succeeded}, {ldq_5_bits_succeeded}, {ldq_4_bits_succeeded}, {ldq_3_bits_succeeded}, {ldq_2_bits_succeeded}, {ldq_1_bits_succeeded}, {ldq_0_bits_succeeded}};	// @[lsu.scala:209:16, :502:88]
  wire [23:0]       mem_ldq_wakeup_e_out_bits_st_dep_mask = _GEN_100[ldq_wakeup_idx];	// @[lsu.scala:264:49, :430:31, :502:88]
  wire              will_fire_load_incoming_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_load;	// @[lsu.scala:441:63, :536:61]
  wire              will_fire_stad_incoming_0_will_fire = _can_fire_sta_incoming_T & io_core_exe_0_req_bits_uop_ctrl_is_std & ~will_fire_load_incoming_0_will_fire & ~will_fire_load_incoming_0_will_fire;	// @[lsu.scala:444:63, :534:{35,63}, :535:35, :536:61]
  wire              _will_fire_stad_incoming_0_T_2 = ~will_fire_load_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              _will_fire_stad_incoming_0_T_5 = ~will_fire_load_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire              will_fire_sta_incoming_0_will_fire = _can_fire_sta_incoming_T & ~io_core_exe_0_req_bits_uop_ctrl_is_std & _will_fire_stad_incoming_0_T_2 & _will_fire_stad_incoming_0_T_5 & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:444:63, :449:66, :536:61, :537:35, :538:31, :539:31]
  wire              _will_fire_std_incoming_0_T_2 = _will_fire_stad_incoming_0_T_2 & ~will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              _will_fire_sfence_0_T_5 = _will_fire_stad_incoming_0_T_5 & ~will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire              _will_fire_sta_incoming_0_T_11 = ~will_fire_stad_incoming_0_will_fire & ~will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :541:{31,34}]
  wire              will_fire_std_incoming_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_uop_ctrl_is_std & ~io_core_exe_0_req_bits_uop_ctrl_is_sta & _will_fire_sta_incoming_0_T_11;	// @[lsu.scala:453:66, :536:61, :541:31]
  wire              _will_fire_std_incoming_0_T_11 = _will_fire_sta_incoming_0_T_11 & ~will_fire_std_incoming_0_will_fire;	// @[lsu.scala:536:61, :541:{31,34}]
  wire              will_fire_sfence_0_will_fire = io_core_exe_0_req_valid & io_core_exe_0_req_bits_sfence_valid & _will_fire_std_incoming_0_T_2 & _will_fire_std_incoming_0_T_11;	// @[lsu.scala:536:61, :538:31, :541:31]
  wire              _will_fire_release_0_T_2 = _will_fire_std_incoming_0_T_2 & ~will_fire_sfence_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              will_fire_release_0_will_fire = io_dmem_release_valid & _will_fire_sfence_0_T_5;	// @[lsu.scala:534:63, :536:61, :539:31]
  wire              _will_fire_hella_wakeup_0_T_5 = _will_fire_sfence_0_T_5 & ~will_fire_release_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire              will_fire_hella_incoming_0_will_fire = _GEN_0 & _T_2125 & _will_fire_release_0_T_2 & ~will_fire_load_incoming_0_will_fire;	// @[lsu.scala:518:42, :535:65, :536:{35,61}, :538:31, :1529:34, :1535:{28,38}]
  wire              _will_fire_hella_wakeup_0_T_2 = _will_fire_release_0_T_2 & ~will_fire_hella_incoming_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              _will_fire_hella_incoming_0_T_8 = ~will_fire_load_incoming_0_will_fire & ~will_fire_hella_incoming_0_will_fire;	// @[lsu.scala:536:61, :540:{31,34}]
  wire              will_fire_hella_wakeup_0_will_fire = _GEN & _T_2136 & _will_fire_hella_incoming_0_T_8;	// @[lsu.scala:521:42, :535:65, :536:61, :540:31, :1529:34, :1535:38, :1552:43, :1555:38, :1562:40, :1578:{28,42}]
  wire              _will_fire_hella_wakeup_0_T_8 = _will_fire_hella_incoming_0_T_8 & ~will_fire_hella_wakeup_0_will_fire;	// @[lsu.scala:536:61, :540:{31,34}]
  wire              will_fire_load_retry_0_will_fire = _GEN_94[ldq_retry_idx] & _GEN_98[ldq_retry_idx] & _GEN_185[ldq_retry_idx] & ~_GEN_187[ldq_retry_idx] & ~_GEN_188[ldq_retry_idx] & can_fire_load_retry_REG & ~store_needs_order & ~_GEN_186[ldq_retry_idx] & _will_fire_hella_wakeup_0_T_2 & _will_fire_hella_wakeup_0_T_5 & _will_fire_hella_wakeup_0_T_8;	// @[lsu.scala:264:49, :305:44, :407:35, :415:30, :465:79, :468:33, :469:33, :470:40, :471:33, :473:33, :535:65, :536:61, :538:31, :539:31, :540:31, :1497:3, :1498:64]
  wire              _will_fire_load_retry_0_T_2 = _will_fire_hella_wakeup_0_T_2 & ~will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              _will_fire_load_retry_0_T_5 = _will_fire_hella_wakeup_0_T_5 & ~will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :539:{31,34}]
  wire              _will_fire_sta_retry_0_T_8 = _will_fire_hella_wakeup_0_T_8 & ~will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :540:{31,34}]
  wire              will_fire_sta_retry_0_will_fire = _GEN_189 & _GEN_86[stq_retry_idx] & _GEN_89[stq_retry_idx] & can_fire_sta_retry_REG & _will_fire_load_retry_0_T_2 & _will_fire_load_retry_0_T_5 & _will_fire_std_incoming_0_T_11 & ~will_fire_sfence_0_will_fire;	// @[lsu.scala:223:42, :422:30, :478:79, :482:41, :536:61, :538:31, :539:31, :541:{31,34}]
  assign _will_fire_store_commit_0_T_2 = _will_fire_load_retry_0_T_2 & ~will_fire_sta_retry_0_will_fire;	// @[lsu.scala:536:61, :538:{31,34}]
  wire              will_fire_load_wakeup_0_will_fire = _GEN_94[ldq_wakeup_idx] & _GEN_98[ldq_wakeup_idx] & ~_GEN_199[ldq_wakeup_idx] & ~_GEN_196 & ~_GEN_198 & ~_GEN_186[ldq_wakeup_idx] & ~_GEN_187[ldq_wakeup_idx] & ~_GEN_188[ldq_wakeup_idx] & ~store_needs_order & ~block_load_wakeup & (~_GEN_197[ldq_wakeup_idx] | io_core_commit_load_at_rob_head & ldq_head == ldq_wakeup_idx & mem_ldq_wakeup_e_out_bits_st_dep_mask == 24'h0) & _will_fire_load_retry_0_T_5 & ~will_fire_sta_retry_0_will_fire & _will_fire_sta_retry_0_T_8;	// @[lsu.scala:214:29, :259:32, :264:49, :305:44, :407:35, :430:31, :465:79, :468:33, :469:33, :471:33, :502:88, :504:31, :505:31, :506:31, :507:31, :508:31, :509:31, :511:31, :513:{32,71}, :514:{84,103}, :515:112, :535:65, :536:61, :539:{31,34}, :540:31, :1201:80, :1212:43, :1213:25, :1497:3, :1498:64]
  wire              will_fire_store_commit_0_will_fire = can_fire_store_commit_0 & _will_fire_sta_retry_0_T_8 & ~will_fire_load_wakeup_0_will_fire;	// @[lsu.scala:493:79, :535:65, :536:61, :540:{31,34}]
  wire              _T_264 = will_fire_load_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :567:63]
  wire              _GEN_200 = ldq_wakeup_idx == 5'h0;	// @[lsu.scala:430:31, :570:49]
  wire              _GEN_201 = ldq_wakeup_idx == 5'h1;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_202 = ldq_wakeup_idx == 5'h2;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_203 = ldq_wakeup_idx == 5'h3;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_204 = ldq_wakeup_idx == 5'h4;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_205 = ldq_wakeup_idx == 5'h5;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_206 = ldq_wakeup_idx == 5'h6;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_207 = ldq_wakeup_idx == 5'h7;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_208 = ldq_wakeup_idx == 5'h8;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_209 = ldq_wakeup_idx == 5'h9;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_210 = ldq_wakeup_idx == 5'hA;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_211 = ldq_wakeup_idx == 5'hB;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_212 = ldq_wakeup_idx == 5'hC;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_213 = ldq_wakeup_idx == 5'hD;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_214 = ldq_wakeup_idx == 5'hE;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_215 = ldq_wakeup_idx == 5'hF;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_216 = ldq_wakeup_idx == 5'h10;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_217 = ldq_wakeup_idx == 5'h11;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_218 = ldq_wakeup_idx == 5'h12;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_219 = ldq_wakeup_idx == 5'h13;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_220 = ldq_wakeup_idx == 5'h14;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_221 = ldq_wakeup_idx == 5'h15;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_222 = ldq_wakeup_idx == 5'h16;	// @[lsu.scala:305:44, :430:31, :570:49]
  wire              _GEN_223 = ldq_wakeup_idx == 5'h17;	// @[lsu.scala:430:31, :570:49, util.scala:205:25]
  wire              _GEN_224 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h0;	// @[lsu.scala:572:52]
  wire              _GEN_225 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h1;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_226 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h2;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_227 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h3;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_228 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h4;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_229 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h5;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_230 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h6;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_231 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h7;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_232 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h8;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_233 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h9;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_234 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hA;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_235 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hB;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_236 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hC;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_237 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hD;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_238 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hE;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_239 = io_core_exe_0_req_bits_uop_ldq_idx == 5'hF;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_240 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h10;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_241 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h11;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_242 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h12;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_243 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h13;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_244 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h14;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_245 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h15;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_246 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h16;	// @[lsu.scala:305:44, :572:52]
  wire              _GEN_247 = io_core_exe_0_req_bits_uop_ldq_idx == 5'h17;	// @[lsu.scala:572:52, util.scala:205:25]
  wire              _GEN_248 = ldq_retry_idx == 5'h0;	// @[lsu.scala:415:30, :574:49]
  wire              _GEN_249 = will_fire_load_retry_0_will_fire & _GEN_248;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_250 = ldq_retry_idx == 5'h1;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_251 = will_fire_load_retry_0_will_fire & _GEN_250;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_252 = ldq_retry_idx == 5'h2;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_253 = will_fire_load_retry_0_will_fire & _GEN_252;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_254 = ldq_retry_idx == 5'h3;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_255 = will_fire_load_retry_0_will_fire & _GEN_254;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_256 = ldq_retry_idx == 5'h4;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_257 = will_fire_load_retry_0_will_fire & _GEN_256;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_258 = ldq_retry_idx == 5'h5;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_259 = will_fire_load_retry_0_will_fire & _GEN_258;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_260 = ldq_retry_idx == 5'h6;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_261 = will_fire_load_retry_0_will_fire & _GEN_260;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_262 = ldq_retry_idx == 5'h7;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_263 = will_fire_load_retry_0_will_fire & _GEN_262;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_264 = ldq_retry_idx == 5'h8;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_265 = will_fire_load_retry_0_will_fire & _GEN_264;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_266 = ldq_retry_idx == 5'h9;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_267 = will_fire_load_retry_0_will_fire & _GEN_266;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_268 = ldq_retry_idx == 5'hA;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_269 = will_fire_load_retry_0_will_fire & _GEN_268;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_270 = ldq_retry_idx == 5'hB;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_271 = will_fire_load_retry_0_will_fire & _GEN_270;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_272 = ldq_retry_idx == 5'hC;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_273 = will_fire_load_retry_0_will_fire & _GEN_272;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_274 = ldq_retry_idx == 5'hD;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_275 = will_fire_load_retry_0_will_fire & _GEN_274;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_276 = ldq_retry_idx == 5'hE;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_277 = will_fire_load_retry_0_will_fire & _GEN_276;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_278 = ldq_retry_idx == 5'hF;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_279 = will_fire_load_retry_0_will_fire & _GEN_278;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_280 = ldq_retry_idx == 5'h10;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_281 = will_fire_load_retry_0_will_fire & _GEN_280;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_282 = ldq_retry_idx == 5'h11;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_283 = will_fire_load_retry_0_will_fire & _GEN_282;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_284 = ldq_retry_idx == 5'h12;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_285 = will_fire_load_retry_0_will_fire & _GEN_284;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_286 = ldq_retry_idx == 5'h13;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_287 = will_fire_load_retry_0_will_fire & _GEN_286;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_288 = ldq_retry_idx == 5'h14;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_289 = will_fire_load_retry_0_will_fire & _GEN_288;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_290 = ldq_retry_idx == 5'h15;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_291 = will_fire_load_retry_0_will_fire & _GEN_290;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_292 = ldq_retry_idx == 5'h16;	// @[lsu.scala:305:44, :415:30, :574:49]
  wire              _GEN_293 = will_fire_load_retry_0_will_fire & _GEN_292;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _GEN_294 = ldq_retry_idx == 5'h17;	// @[lsu.scala:415:30, :574:49, util.scala:205:25]
  wire              _GEN_295 = will_fire_load_retry_0_will_fire & _GEN_294;	// @[lsu.scala:397:36, :536:61, :573:43, :574:49]
  wire              _exe_tlb_uop_T_2 = _T_264 | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire;	// @[lsu.scala:536:61, :567:63, :599:53]
  wire              _exe_tlb_uop_T_4_uses_ldq = will_fire_sta_retry_0_will_fire & _GEN_62[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79, :536:61, :602:24]
  wire              _exe_tlb_uop_T_4_uses_stq = will_fire_sta_retry_0_will_fire & _GEN_63[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79, :536:61, :602:24]
  wire              exe_tlb_uop_0_ctrl_is_load = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_load : will_fire_load_retry_0_will_fire ? _GEN_115[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_17[stq_retry_idx];	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              exe_tlb_uop_0_ctrl_is_sta = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_sta : will_fire_load_retry_0_will_fire ? _GEN_116[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_18[stq_retry_idx];	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire [15:0]       exe_tlb_uop_0_br_mask = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_br_mask : will_fire_load_retry_0_will_fire ? _GEN_125 : will_fire_sta_retry_0_will_fire ? _GEN_190 : 16'h0;	// @[lsu.scala:465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire [4:0]        exe_tlb_uop_0_mem_cmd = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_cmd : will_fire_load_retry_0_will_fire ? _GEN_152[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_53[stq_retry_idx] : 5'h0;	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire [1:0]        exe_tlb_uop_0_mem_size = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_size : will_fire_load_retry_0_will_fire ? mem_ldq_retry_e_out_bits_uop_mem_size : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_mem_size : 2'h0;	// @[lsu.scala:465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              exe_tlb_uop_0_is_fence = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_fence : will_fire_load_retry_0_will_fire ? _GEN_154[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_57[stq_retry_idx];	// @[lsu.scala:223:42, :415:30, :422:30, :465:79, :478:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              _mem_xcpt_uops_WIRE_0_uses_ldq = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uses_ldq : will_fire_load_retry_0_will_fire ? _GEN_158 : _exe_tlb_uop_T_4_uses_ldq;	// @[lsu.scala:465:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              _mem_xcpt_uops_WIRE_0_uses_stq = _exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uses_stq : will_fire_load_retry_0_will_fire ? _GEN_160 : _exe_tlb_uop_T_4_uses_stq;	// @[lsu.scala:465:79, :536:61, :597:24, :599:53, :601:24, :602:24]
  wire              _exe_tlb_vaddr_T_1 = _T_264 | will_fire_sta_incoming_0_will_fire;	// @[lsu.scala:536:61, :567:63, :608:53]
  wire [39:0]       _GEN_296 = {1'h0, io_core_exe_0_req_bits_sfence_bits_addr};	// @[lsu.scala:610:24]
  wire [39:0]       exe_tlb_vaddr_0 = _exe_tlb_vaddr_T_1 ? io_core_exe_0_req_bits_addr : will_fire_sfence_0_will_fire ? _GEN_296 : will_fire_load_retry_0_will_fire ? _GEN_184 : will_fire_sta_retry_0_will_fire ? _GEN_193 : will_fire_hella_incoming_0_will_fire ? hella_req_addr : 40'h0;	// @[lsu.scala:242:34, :465:79, :478:79, :536:61, :607:24, :608:53, :610:24, :611:24, :612:24, :613:24]
  wire              _stq_idx_T = will_fire_sta_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :662:56]
  reg  [15:0]       mem_xcpt_uops_0_br_mask;	// @[lsu.scala:673:32]
  reg  [7:0]        mem_xcpt_uops_0_rob_idx;	// @[lsu.scala:673:32]
  reg  [4:0]        mem_xcpt_uops_0_ldq_idx;	// @[lsu.scala:673:32]
  reg  [4:0]        mem_xcpt_uops_0_stq_idx;	// @[lsu.scala:673:32]
  reg               mem_xcpt_uops_0_uses_ldq;	// @[lsu.scala:673:32]
  reg               mem_xcpt_uops_0_uses_stq;	// @[lsu.scala:673:32]
  reg  [3:0]        mem_xcpt_causes_0;	// @[lsu.scala:674:32]
  reg  [39:0]       mem_xcpt_vaddrs_0;	// @[lsu.scala:681:32]
  wire              exe_tlb_miss_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_miss;	// @[lsu.scala:248:20, :538:31, :576:25, :710:58]
  wire [31:0]       exe_tlb_paddr_0 = {_dtlb_io_resp_0_paddr[31:12], exe_tlb_vaddr_0[11:0]};	// @[Cat.scala:33:92, lsu.scala:248:20, :607:24, :711:62, :712:57]
  reg               REG;	// @[lsu.scala:720:21]
  wire [39:0]       _GEN_297 = {8'h0, _dtlb_io_resp_0_paddr[31:12], exe_tlb_vaddr_0[11:0]};	// @[lsu.scala:248:20, :607:24, :711:62, :712:57, :770:30]
  wire [3:0][63:0]  _GEN_298 = {{_GEN_92}, {{2{_GEN_92[31:0]}}}, {{2{{2{_GEN_92[15:0]}}}}}, {{2{{2{{2{_GEN_92[7:0]}}}}}}}};	// @[AMOALU.scala:27:{13,19,62}, Cat.scala:33:92, lsu.scala:223:42]
  wire              _GEN_299 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire;	// @[lsu.scala:219:29, :536:61, :768:39, :775:43, :782:45]
  wire              _GEN_300 = will_fire_store_commit_0_will_fire | will_fire_load_wakeup_0_will_fire;	// @[lsu.scala:244:34, :536:61, :782:45, :796:44, :804:47]
  wire              _GEN_301 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire | _GEN_300;	// @[lsu.scala:244:34, :536:61, :768:39, :775:43, :782:45, :796:44, :804:47]
  wire              dmem_req_0_valid = will_fire_load_incoming_0_will_fire ? ~exe_tlb_miss_0 & _dtlb_io_resp_0_cacheable : will_fire_load_retry_0_will_fire ? ~exe_tlb_miss_0 & _dtlb_io_resp_0_cacheable : _GEN_300 | (will_fire_hella_incoming_0_will_fire ? ~io_hellacache_s1_kill & (~exe_tlb_miss_0 | hella_req_phys) : will_fire_hella_wakeup_0_will_fire);	// @[lsu.scala:242:34, :244:34, :248:20, :536:61, :710:58, :768:39, :769:{30,33,50}, :775:43, :776:{30,33,50}, :782:45, :783:33, :796:44, :797:30, :804:47, :807:{39,42,65,69,86}, :821:5]
  wire [39:0]       _GEN_302 = {8'h0, hella_paddr};	// @[lsu.scala:244:34, :824:39]
  wire              _GEN_303 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :768:39, :770:30, :775:43]
  wire [3:0][63:0]  _GEN_304 = {{hella_data_data}, {{2{hella_data_data[31:0]}}}, {{2{{2{hella_data_data[15:0]}}}}}, {{2{{2{{2{hella_data_data[7:0]}}}}}}}};	// @[AMOALU.scala:27:{13,19,62}, Cat.scala:33:92, lsu.scala:243:34]
  wire              _GEN_305 = will_fire_hella_incoming_0_will_fire | will_fire_hella_wakeup_0_will_fire;	// @[lsu.scala:536:61, :761:28, :804:47, :813:39, :821:5, :829:39]
  wire              _T_301 = will_fire_load_incoming_0_will_fire | will_fire_load_retry_0_will_fire;	// @[lsu.scala:536:61, :837:38]
  wire              _T_318 = _stq_idx_T | will_fire_sta_retry_0_will_fire;	// @[lsu.scala:536:61, :662:56, :850:67]
  wire              _io_core_fp_stdata_ready_output = ~will_fire_std_incoming_0_will_fire & ~will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :868:{34,61,64}]
  wire              fp_stdata_fire = _io_core_fp_stdata_ready_output & io_core_fp_stdata_valid;	// @[Decoupled.scala:51:35, lsu.scala:868:61]
  wire              _stq_bits_data_bits_T = will_fire_std_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire;	// @[lsu.scala:536:61, :870:37]
  wire              _T_333 = _stq_bits_data_bits_T | fp_stdata_fire;	// @[Decoupled.scala:51:35, lsu.scala:870:{37,67}]
  wire [4:0]        sidx = _stq_bits_data_bits_T ? io_core_exe_0_req_bits_uop_stq_idx : io_core_fp_stdata_bits_uop_stq_idx;	// @[lsu.scala:870:37, :872:21]
  reg               fired_load_incoming_REG;	// @[lsu.scala:896:51]
  reg               fired_stad_incoming_REG;	// @[lsu.scala:897:51]
  reg               fired_sta_incoming_REG;	// @[lsu.scala:898:51]
  reg               fired_std_incoming_REG;	// @[lsu.scala:899:51]
  reg               fired_stdf_incoming;	// @[lsu.scala:900:37]
  reg               fired_sfence_0;	// @[lsu.scala:901:37]
  reg               fired_release_0;	// @[lsu.scala:902:37]
  reg               fired_load_retry_REG;	// @[lsu.scala:903:51]
  reg               fired_sta_retry_REG;	// @[lsu.scala:904:51]
  reg               fired_load_wakeup_REG;	// @[lsu.scala:906:51]
  reg  [15:0]       mem_incoming_uop_0_br_mask;	// @[lsu.scala:910:37]
  reg  [7:0]        mem_incoming_uop_0_rob_idx;	// @[lsu.scala:910:37]
  reg  [4:0]        mem_incoming_uop_0_ldq_idx;	// @[lsu.scala:910:37]
  reg  [4:0]        mem_incoming_uop_0_stq_idx;	// @[lsu.scala:910:37]
  reg  [5:0]        mem_incoming_uop_0_pdst;	// @[lsu.scala:910:37]
  reg               mem_incoming_uop_0_fp_val;	// @[lsu.scala:910:37]
  reg  [15:0]       mem_ldq_incoming_e_0_bits_uop_br_mask;	// @[lsu.scala:911:37]
  reg  [4:0]        mem_ldq_incoming_e_0_bits_uop_stq_idx;	// @[lsu.scala:911:37]
  reg  [1:0]        mem_ldq_incoming_e_0_bits_uop_mem_size;	// @[lsu.scala:911:37]
  reg  [23:0]       mem_ldq_incoming_e_0_bits_st_dep_mask;	// @[lsu.scala:911:37]
  reg               mem_stq_incoming_e_0_valid;	// @[lsu.scala:912:37]
  reg  [15:0]       mem_stq_incoming_e_0_bits_uop_br_mask;	// @[lsu.scala:912:37]
  reg  [7:0]        mem_stq_incoming_e_0_bits_uop_rob_idx;	// @[lsu.scala:912:37]
  reg  [4:0]        mem_stq_incoming_e_0_bits_uop_stq_idx;	// @[lsu.scala:912:37]
  reg  [1:0]        mem_stq_incoming_e_0_bits_uop_mem_size;	// @[lsu.scala:912:37]
  reg               mem_stq_incoming_e_0_bits_uop_is_amo;	// @[lsu.scala:912:37]
  reg               mem_stq_incoming_e_0_bits_addr_valid;	// @[lsu.scala:912:37]
  reg               mem_stq_incoming_e_0_bits_addr_is_virtual;	// @[lsu.scala:912:37]
  reg               mem_stq_incoming_e_0_bits_data_valid;	// @[lsu.scala:912:37]
  reg  [15:0]       mem_ldq_wakeup_e_bits_uop_br_mask;	// @[lsu.scala:913:37]
  reg  [4:0]        mem_ldq_wakeup_e_bits_uop_stq_idx;	// @[lsu.scala:913:37]
  reg  [1:0]        mem_ldq_wakeup_e_bits_uop_mem_size;	// @[lsu.scala:913:37]
  reg  [23:0]       mem_ldq_wakeup_e_bits_st_dep_mask;	// @[lsu.scala:913:37]
  reg  [15:0]       mem_ldq_retry_e_bits_uop_br_mask;	// @[lsu.scala:914:37]
  reg  [4:0]        mem_ldq_retry_e_bits_uop_stq_idx;	// @[lsu.scala:914:37]
  reg  [1:0]        mem_ldq_retry_e_bits_uop_mem_size;	// @[lsu.scala:914:37]
  reg  [23:0]       mem_ldq_retry_e_bits_st_dep_mask;	// @[lsu.scala:914:37]
  reg               mem_stq_retry_e_valid;	// @[lsu.scala:915:37]
  reg  [15:0]       mem_stq_retry_e_bits_uop_br_mask;	// @[lsu.scala:915:37]
  reg  [7:0]        mem_stq_retry_e_bits_uop_rob_idx;	// @[lsu.scala:915:37]
  reg  [4:0]        mem_stq_retry_e_bits_uop_stq_idx;	// @[lsu.scala:915:37]
  reg  [1:0]        mem_stq_retry_e_bits_uop_mem_size;	// @[lsu.scala:915:37]
  reg               mem_stq_retry_e_bits_uop_is_amo;	// @[lsu.scala:915:37]
  reg               mem_stq_retry_e_bits_data_valid;	// @[lsu.scala:915:37]
  wire [23:0]       lcam_st_dep_mask_0 = fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_st_dep_mask : fired_load_retry_REG ? mem_ldq_retry_e_bits_st_dep_mask : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_st_dep_mask : 24'h0;	// @[lsu.scala:259:32, :896:51, :903:51, :906:51, :911:37, :913:37, :914:37, :917:33, :918:33, :919:33]
  wire              _lcam_stq_idx_T = fired_stad_incoming_REG | fired_sta_incoming_REG;	// @[lsu.scala:897:51, :898:51, :921:57]
  reg  [15:0]       mem_stdf_uop_br_mask;	// @[lsu.scala:924:37]
  reg  [7:0]        mem_stdf_uop_rob_idx;	// @[lsu.scala:924:37]
  reg  [4:0]        mem_stdf_uop_stq_idx;	// @[lsu.scala:924:37]
  reg               mem_tlb_miss_0;	// @[lsu.scala:927:41]
  reg               mem_tlb_uncacheable_0;	// @[lsu.scala:928:41]
  reg  [39:0]       mem_paddr_0;	// @[lsu.scala:929:41]
  reg               clr_bsy_valid_0;	// @[lsu.scala:932:32]
  reg  [7:0]        clr_bsy_rob_idx_0;	// @[lsu.scala:933:28]
  reg  [15:0]       clr_bsy_brmask_0;	// @[lsu.scala:934:28]
  reg               io_core_clr_bsy_0_valid_REG;	// @[lsu.scala:981:62]
  reg               io_core_clr_bsy_0_valid_REG_1;	// @[lsu.scala:981:101]
  reg               io_core_clr_bsy_0_valid_REG_2;	// @[lsu.scala:981:93]
  reg               stdf_clr_bsy_valid;	// @[lsu.scala:985:37]
  reg  [7:0]        stdf_clr_bsy_rob_idx;	// @[lsu.scala:986:33]
  reg  [15:0]       stdf_clr_bsy_brmask;	// @[lsu.scala:987:33]
  reg               io_core_clr_bsy_1_valid_REG;	// @[lsu.scala:1006:67]
  reg               io_core_clr_bsy_1_valid_REG_1;	// @[lsu.scala:1006:106]
  reg               io_core_clr_bsy_1_valid_REG_2;	// @[lsu.scala:1006:98]
  wire              do_st_search_0 = (_lcam_stq_idx_T | fired_sta_retry_REG) & ~mem_tlb_miss_0;	// @[lsu.scala:904:51, :921:57, :927:41, :1016:{85,108,111}]
  wire              _can_forward_T = fired_load_incoming_REG | fired_load_retry_REG;	// @[lsu.scala:896:51, :903:51, :1018:61]
  wire              do_ld_search_0 = _can_forward_T & ~mem_tlb_miss_0 | fired_load_wakeup_REG;	// @[lsu.scala:906:51, :927:41, :1016:111, :1018:{61,85,106}]
  wire              _lcam_addr_T_1 = _lcam_stq_idx_T | fired_sta_retry_REG;	// @[lsu.scala:904:51, :921:57, :1027:86]
  reg  [31:0]       lcam_addr_REG;	// @[lsu.scala:1028:45]
  reg  [31:0]       lcam_addr_REG_1;	// @[lsu.scala:1029:67]
  wire [39:0]       _GEN_306 = {8'h0, lcam_addr_REG_1};	// @[lsu.scala:1029:{41,67}]
  wire [39:0]       _GEN_307 = {8'h0, lcam_addr_REG};	// @[lsu.scala:1027:37, :1028:45]
  wire [39:0]       lcam_addr_0 = _lcam_addr_T_1 ? _GEN_307 : fired_release_0 ? _GEN_306 : mem_paddr_0;	// @[lsu.scala:902:37, :929:41, :1027:{37,86}, :1029:41]
  wire [14:0]       _lcam_mask_mask_T_2 = 15'h1 << lcam_addr_0[2:0];	// @[lsu.scala:1027:37, :1665:{48,55}]
  wire [14:0]       _lcam_mask_mask_T_6 = 15'h3 << {12'h0, lcam_addr_0[2:1], 1'h0};	// @[lsu.scala:1027:37, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_308 = {{8'hFF}, {lcam_addr_0[2] ? 8'hF0 : 8'hF}, {_lcam_mask_mask_T_6[7:0]}, {_lcam_mask_mask_T_2[7:0]}};	// @[Mux.scala:101:16, lsu.scala:1027:37, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire [7:0]        lcam_mask_0 = _GEN_308[do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_mem_size : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_mem_size : 2'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_mem_size : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_mem_size : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_mem_size : 2'h0) : 2'h0];	// @[Mux.scala:101:16, lsu.scala:896:51, :903:51, :904:51, :906:51, :911:37, :912:37, :913:37, :914:37, :915:37, :917:33, :918:33, :919:33, :921:{33,57}, :923:33, :1016:108, :1018:106, :1031:37, :1032:37, :1665:26, :1666:26, :1667:26]
  reg  [4:0]        lcam_ldq_idx_REG;	// @[lsu.scala:1039:58]
  reg  [4:0]        lcam_ldq_idx_REG_1;	// @[lsu.scala:1040:58]
  wire [4:0]        lcam_ldq_idx_0 = fired_load_incoming_REG ? mem_incoming_uop_0_ldq_idx : fired_load_wakeup_REG ? lcam_ldq_idx_REG : fired_load_retry_REG ? lcam_ldq_idx_REG_1 : 5'h0;	// @[lsu.scala:896:51, :903:51, :906:51, :910:37, :1038:26, :1039:{26,58}, :1040:{26,58}]
  reg  [4:0]        lcam_stq_idx_REG;	// @[lsu.scala:1044:58]
  wire [4:0]        lcam_stq_idx_0 = _lcam_stq_idx_T ? mem_incoming_uop_0_stq_idx : fired_sta_retry_REG ? lcam_stq_idx_REG : 5'h0;	// @[lsu.scala:904:51, :910:37, :921:57, :1042:26, :1044:{26,58}]
  reg               s1_executing_loads_0;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_1;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_2;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_3;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_4;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_5;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_6;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_7;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_8;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_9;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_10;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_11;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_12;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_13;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_14;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_15;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_16;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_17;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_18;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_19;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_20;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_21;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_22;	// @[lsu.scala:1058:35]
  reg               s1_executing_loads_23;	// @[lsu.scala:1058:35]
  reg               wb_forward_valid_0;	// @[lsu.scala:1066:36]
  reg  [4:0]        wb_forward_ldq_idx_0;	// @[lsu.scala:1067:36]
  reg  [39:0]       wb_forward_ld_addr_0;	// @[lsu.scala:1068:36]
  reg  [4:0]        wb_forward_stq_idx_0;	// @[lsu.scala:1069:36]
  wire [14:0]       _l_mask_mask_T_2 = 15'h1 << ldq_0_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_6 = 15'h3 << {12'h0, ldq_0_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_309 = {{8'hFF}, {ldq_0_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_6[7:0]}, {_l_mask_mask_T_2[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_0 = wb_forward_valid_0 & ~(|wb_forward_ldq_idx_0);	// @[lsu.scala:1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_0 = lcam_addr_0[39:6] == ldq_0_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_0 = block_addr_matches_0 & lcam_addr_0[5:3] == ldq_0_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T = _GEN_309[ldq_0_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_340 = fired_release_0 & ldq_0_valid & ldq_0_bits_addr_valid & block_addr_matches_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_369 = ldq_0_bits_executed | ldq_0_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _GEN_310 = {19'h0, lcam_stq_idx_0};	// @[lsu.scala:1042:26, :1102:38]
  wire [23:0]       _T_348 = ldq_0_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_352 = do_st_search_0 & ldq_0_valid & ldq_0_bits_addr_valid & (_T_369 | l_forwarders_0) & ~ldq_0_bits_addr_is_virtual & _T_348[0] & dword_addr_matches_0 & (|_mask_overlap_T);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_362 = do_ld_search_0 & ldq_0_valid & ldq_0_bits_addr_valid & ~ldq_0_bits_addr_is_virtual & dword_addr_matches_0 & (|_mask_overlap_T);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older = lcam_ldq_idx_0 < ldq_head ^ (|ldq_head);	// @[lsu.scala:214:29, :1038:26, util.scala:363:{64,72,78}]
  reg               older_nacked_REG;	// @[lsu.scala:1130:57]
  wire              _T_371 = ~_T_369 | nacking_loads_0 | older_nacked_REG;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_311 = _T_340 | _T_352;	// @[lsu.scala:1059:36, :1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG;	// @[lsu.scala:1133:58]
  wire              _GEN_312 = (|lcam_ldq_idx_0) & _T_371;	// @[lsu.scala:766:24, :1038:26, :1127:{38,47}, :1131:{56,73}, :1133:48]
  wire [14:0]       _l_mask_mask_T_17 = 15'h1 << ldq_1_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_21 = 15'h3 << {12'h0, ldq_1_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_313 = {{8'hFF}, {ldq_1_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_21[7:0]}, {_l_mask_mask_T_17[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_1_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h1;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_1_0 = lcam_addr_0[39:6] == ldq_1_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_1_0 = block_addr_matches_1_0 & lcam_addr_0[5:3] == ldq_1_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_2 = _GEN_313[ldq_1_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_376 = fired_release_0 & ldq_1_valid & ldq_1_bits_addr_valid & block_addr_matches_1_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_405 = ldq_1_bits_executed | ldq_1_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_384 = ldq_1_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_388 = do_st_search_0 & ldq_1_valid & ldq_1_bits_addr_valid & (_T_405 | l_forwarders_1_0) & ~ldq_1_bits_addr_is_virtual & _T_384[0] & dword_addr_matches_1_0 & (|_mask_overlap_T_2);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_398 = do_ld_search_0 & ldq_1_valid & ldq_1_bits_addr_valid & ~ldq_1_bits_addr_is_virtual & dword_addr_matches_1_0 & (|_mask_overlap_T_2);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_1 = lcam_ldq_idx_0 == 5'h0 ^ lcam_ldq_idx_0 < ldq_head ^ (|(ldq_head[4:1]));	// @[lsu.scala:214:29, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_404 = lcam_ldq_idx_0 != 5'h1;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_1;	// @[lsu.scala:1130:57]
  wire              _T_407 = ~_T_405 | nacking_loads_1 | older_nacked_REG_1;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_314 = _T_376 | _T_388;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_1;	// @[lsu.scala:1133:58]
  wire              _GEN_315 = _GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_32 = 15'h1 << ldq_2_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_36 = 15'h3 << {12'h0, ldq_2_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_316 = {{8'hFF}, {ldq_2_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_36[7:0]}, {_l_mask_mask_T_32[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_2_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h2;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_2_0 = lcam_addr_0[39:6] == ldq_2_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_2_0 = block_addr_matches_2_0 & lcam_addr_0[5:3] == ldq_2_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_4 = _GEN_316[ldq_2_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_412 = fired_release_0 & ldq_2_valid & ldq_2_bits_addr_valid & block_addr_matches_2_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_441 = ldq_2_bits_executed | ldq_2_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_420 = ldq_2_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_424 = do_st_search_0 & ldq_2_valid & ldq_2_bits_addr_valid & (_T_441 | l_forwarders_2_0) & ~ldq_2_bits_addr_is_virtual & _T_420[0] & dword_addr_matches_2_0 & (|_mask_overlap_T_4);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_434 = do_ld_search_0 & ldq_2_valid & ldq_2_bits_addr_valid & ~ldq_2_bits_addr_is_virtual & dword_addr_matches_2_0 & (|_mask_overlap_T_4);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_2 = lcam_ldq_idx_0 < 5'h2 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h2;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_440 = lcam_ldq_idx_0 != 5'h2;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_2;	// @[lsu.scala:1130:57]
  wire              _T_443 = ~_T_441 | nacking_loads_2 | older_nacked_REG_2;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_317 = _T_412 | _T_424;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_2;	// @[lsu.scala:1133:58]
  wire              _GEN_318 = _GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_47 = 15'h1 << ldq_3_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_51 = 15'h3 << {12'h0, ldq_3_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_319 = {{8'hFF}, {ldq_3_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_51[7:0]}, {_l_mask_mask_T_47[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_3_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h3;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_3_0 = lcam_addr_0[39:6] == ldq_3_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_3_0 = block_addr_matches_3_0 & lcam_addr_0[5:3] == ldq_3_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_6 = _GEN_319[ldq_3_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_448 = fired_release_0 & ldq_3_valid & ldq_3_bits_addr_valid & block_addr_matches_3_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_477 = ldq_3_bits_executed | ldq_3_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_456 = ldq_3_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_460 = do_st_search_0 & ldq_3_valid & ldq_3_bits_addr_valid & (_T_477 | l_forwarders_3_0) & ~ldq_3_bits_addr_is_virtual & _T_456[0] & dword_addr_matches_3_0 & (|_mask_overlap_T_6);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_470 = do_ld_search_0 & ldq_3_valid & ldq_3_bits_addr_valid & ~ldq_3_bits_addr_is_virtual & dword_addr_matches_3_0 & (|_mask_overlap_T_6);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_3 = lcam_ldq_idx_0 < 5'h3 ^ lcam_ldq_idx_0 < ldq_head ^ (|(ldq_head[4:2]));	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_476 = lcam_ldq_idx_0 != 5'h3;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_3;	// @[lsu.scala:1130:57]
  wire              _T_479 = ~_T_477 | nacking_loads_3 | older_nacked_REG_3;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_320 = _T_448 | _T_460;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_3;	// @[lsu.scala:1133:58]
  wire              _GEN_321 = _GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_62 = 15'h1 << ldq_4_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_66 = 15'h3 << {12'h0, ldq_4_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_322 = {{8'hFF}, {ldq_4_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_66[7:0]}, {_l_mask_mask_T_62[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_4_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h4;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_4_0 = lcam_addr_0[39:6] == ldq_4_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_4_0 = block_addr_matches_4_0 & lcam_addr_0[5:3] == ldq_4_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_8 = _GEN_322[ldq_4_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_484 = fired_release_0 & ldq_4_valid & ldq_4_bits_addr_valid & block_addr_matches_4_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_513 = ldq_4_bits_executed | ldq_4_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_492 = ldq_4_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_496 = do_st_search_0 & ldq_4_valid & ldq_4_bits_addr_valid & (_T_513 | l_forwarders_4_0) & ~ldq_4_bits_addr_is_virtual & _T_492[0] & dword_addr_matches_4_0 & (|_mask_overlap_T_8);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_506 = do_ld_search_0 & ldq_4_valid & ldq_4_bits_addr_valid & ~ldq_4_bits_addr_is_virtual & dword_addr_matches_4_0 & (|_mask_overlap_T_8);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_4 = lcam_ldq_idx_0 < 5'h4 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h4;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_512 = lcam_ldq_idx_0 != 5'h4;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_4;	// @[lsu.scala:1130:57]
  wire              _T_515 = ~_T_513 | nacking_loads_4 | older_nacked_REG_4;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_323 = _T_484 | _T_496;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_4;	// @[lsu.scala:1133:58]
  wire              _GEN_324 = _GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_77 = 15'h1 << ldq_5_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_81 = 15'h3 << {12'h0, ldq_5_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_325 = {{8'hFF}, {ldq_5_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_81[7:0]}, {_l_mask_mask_T_77[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_5_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h5;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_5_0 = lcam_addr_0[39:6] == ldq_5_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_5_0 = block_addr_matches_5_0 & lcam_addr_0[5:3] == ldq_5_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_10 = _GEN_325[ldq_5_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_520 = fired_release_0 & ldq_5_valid & ldq_5_bits_addr_valid & block_addr_matches_5_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_549 = ldq_5_bits_executed | ldq_5_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_528 = ldq_5_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_532 = do_st_search_0 & ldq_5_valid & ldq_5_bits_addr_valid & (_T_549 | l_forwarders_5_0) & ~ldq_5_bits_addr_is_virtual & _T_528[0] & dword_addr_matches_5_0 & (|_mask_overlap_T_10);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_542 = do_ld_search_0 & ldq_5_valid & ldq_5_bits_addr_valid & ~ldq_5_bits_addr_is_virtual & dword_addr_matches_5_0 & (|_mask_overlap_T_10);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_5 = lcam_ldq_idx_0 < 5'h5 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h5;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_548 = lcam_ldq_idx_0 != 5'h5;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_5;	// @[lsu.scala:1130:57]
  wire              _T_551 = ~_T_549 | nacking_loads_5 | older_nacked_REG_5;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_326 = _T_520 | _T_532;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_5;	// @[lsu.scala:1133:58]
  wire              _GEN_327 = _GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_92 = 15'h1 << ldq_6_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_96 = 15'h3 << {12'h0, ldq_6_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_328 = {{8'hFF}, {ldq_6_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_96[7:0]}, {_l_mask_mask_T_92[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_6_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h6;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_6_0 = lcam_addr_0[39:6] == ldq_6_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_6_0 = block_addr_matches_6_0 & lcam_addr_0[5:3] == ldq_6_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_12 = _GEN_328[ldq_6_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_556 = fired_release_0 & ldq_6_valid & ldq_6_bits_addr_valid & block_addr_matches_6_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_585 = ldq_6_bits_executed | ldq_6_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_564 = ldq_6_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_568 = do_st_search_0 & ldq_6_valid & ldq_6_bits_addr_valid & (_T_585 | l_forwarders_6_0) & ~ldq_6_bits_addr_is_virtual & _T_564[0] & dword_addr_matches_6_0 & (|_mask_overlap_T_12);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_578 = do_ld_search_0 & ldq_6_valid & ldq_6_bits_addr_valid & ~ldq_6_bits_addr_is_virtual & dword_addr_matches_6_0 & (|_mask_overlap_T_12);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_6 = lcam_ldq_idx_0 < 5'h6 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h6;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_584 = lcam_ldq_idx_0 != 5'h6;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_6;	// @[lsu.scala:1130:57]
  wire              _T_587 = ~_T_585 | nacking_loads_6 | older_nacked_REG_6;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_329 = _T_556 | _T_568;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_6;	// @[lsu.scala:1133:58]
  wire              _GEN_330 = _GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_107 = 15'h1 << ldq_7_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_111 = 15'h3 << {12'h0, ldq_7_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_331 = {{8'hFF}, {ldq_7_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_111[7:0]}, {_l_mask_mask_T_107[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_7_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h7;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_7_0 = lcam_addr_0[39:6] == ldq_7_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_7_0 = block_addr_matches_7_0 & lcam_addr_0[5:3] == ldq_7_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_14 = _GEN_331[ldq_7_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_592 = fired_release_0 & ldq_7_valid & ldq_7_bits_addr_valid & block_addr_matches_7_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_621 = ldq_7_bits_executed | ldq_7_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_600 = ldq_7_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_604 = do_st_search_0 & ldq_7_valid & ldq_7_bits_addr_valid & (_T_621 | l_forwarders_7_0) & ~ldq_7_bits_addr_is_virtual & _T_600[0] & dword_addr_matches_7_0 & (|_mask_overlap_T_14);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_614 = do_ld_search_0 & ldq_7_valid & ldq_7_bits_addr_valid & ~ldq_7_bits_addr_is_virtual & dword_addr_matches_7_0 & (|_mask_overlap_T_14);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_7 = lcam_ldq_idx_0 < 5'h7 ^ lcam_ldq_idx_0 < ldq_head ^ (|(ldq_head[4:3]));	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:351:72, :363:{52,64,72,78}]
  wire              _T_620 = lcam_ldq_idx_0 != 5'h7;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_7;	// @[lsu.scala:1130:57]
  wire              _T_623 = ~_T_621 | nacking_loads_7 | older_nacked_REG_7;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_332 = _T_592 | _T_604;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_7;	// @[lsu.scala:1133:58]
  wire              _GEN_333 = _GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_122 = 15'h1 << ldq_8_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_126 = 15'h3 << {12'h0, ldq_8_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_334 = {{8'hFF}, {ldq_8_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_126[7:0]}, {_l_mask_mask_T_122[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_8_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h8;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_8_0 = lcam_addr_0[39:6] == ldq_8_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_8_0 = block_addr_matches_8_0 & lcam_addr_0[5:3] == ldq_8_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_16 = _GEN_334[ldq_8_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_628 = fired_release_0 & ldq_8_valid & ldq_8_bits_addr_valid & block_addr_matches_8_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_657 = ldq_8_bits_executed | ldq_8_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_636 = ldq_8_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_640 = do_st_search_0 & ldq_8_valid & ldq_8_bits_addr_valid & (_T_657 | l_forwarders_8_0) & ~ldq_8_bits_addr_is_virtual & _T_636[0] & dword_addr_matches_8_0 & (|_mask_overlap_T_16);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_650 = do_ld_search_0 & ldq_8_valid & ldq_8_bits_addr_valid & ~ldq_8_bits_addr_is_virtual & dword_addr_matches_8_0 & (|_mask_overlap_T_16);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_8 = lcam_ldq_idx_0 < 5'h8 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h8;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_656 = lcam_ldq_idx_0 != 5'h8;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_8;	// @[lsu.scala:1130:57]
  wire              _T_659 = ~_T_657 | nacking_loads_8 | older_nacked_REG_8;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_335 = _T_628 | _T_640;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_8;	// @[lsu.scala:1133:58]
  wire              _GEN_336 = _GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_137 = 15'h1 << ldq_9_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_141 = 15'h3 << {12'h0, ldq_9_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_337 = {{8'hFF}, {ldq_9_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_141[7:0]}, {_l_mask_mask_T_137[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_9_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h9;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_9_0 = lcam_addr_0[39:6] == ldq_9_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_9_0 = block_addr_matches_9_0 & lcam_addr_0[5:3] == ldq_9_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_18 = _GEN_337[ldq_9_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_664 = fired_release_0 & ldq_9_valid & ldq_9_bits_addr_valid & block_addr_matches_9_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_693 = ldq_9_bits_executed | ldq_9_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_672 = ldq_9_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_676 = do_st_search_0 & ldq_9_valid & ldq_9_bits_addr_valid & (_T_693 | l_forwarders_9_0) & ~ldq_9_bits_addr_is_virtual & _T_672[0] & dword_addr_matches_9_0 & (|_mask_overlap_T_18);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_686 = do_ld_search_0 & ldq_9_valid & ldq_9_bits_addr_valid & ~ldq_9_bits_addr_is_virtual & dword_addr_matches_9_0 & (|_mask_overlap_T_18);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_9 = lcam_ldq_idx_0 < 5'h9 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h9;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_692 = lcam_ldq_idx_0 != 5'h9;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_9;	// @[lsu.scala:1130:57]
  wire              _T_695 = ~_T_693 | nacking_loads_9 | older_nacked_REG_9;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_338 = _T_664 | _T_676;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_9;	// @[lsu.scala:1133:58]
  wire              _GEN_339 = _GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_152 = 15'h1 << ldq_10_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_156 = 15'h3 << {12'h0, ldq_10_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_340 = {{8'hFF}, {ldq_10_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_156[7:0]}, {_l_mask_mask_T_152[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_10_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hA;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_10_0 = lcam_addr_0[39:6] == ldq_10_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_10_0 = block_addr_matches_10_0 & lcam_addr_0[5:3] == ldq_10_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_20 = _GEN_340[ldq_10_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_700 = fired_release_0 & ldq_10_valid & ldq_10_bits_addr_valid & block_addr_matches_10_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_729 = ldq_10_bits_executed | ldq_10_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_708 = ldq_10_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_712 = do_st_search_0 & ldq_10_valid & ldq_10_bits_addr_valid & (_T_729 | l_forwarders_10_0) & ~ldq_10_bits_addr_is_virtual & _T_708[0] & dword_addr_matches_10_0 & (|_mask_overlap_T_20);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_722 = do_ld_search_0 & ldq_10_valid & ldq_10_bits_addr_valid & ~ldq_10_bits_addr_is_virtual & dword_addr_matches_10_0 & (|_mask_overlap_T_20);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_10 = lcam_ldq_idx_0 < 5'hA ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hA;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_728 = lcam_ldq_idx_0 != 5'hA;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_10;	// @[lsu.scala:1130:57]
  wire              _T_731 = ~_T_729 | nacking_loads_10 | older_nacked_REG_10;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_341 = _T_700 | _T_712;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_10;	// @[lsu.scala:1133:58]
  wire              _GEN_342 = _GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_167 = 15'h1 << ldq_11_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_171 = 15'h3 << {12'h0, ldq_11_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_343 = {{8'hFF}, {ldq_11_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_171[7:0]}, {_l_mask_mask_T_167[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_11_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hB;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_11_0 = lcam_addr_0[39:6] == ldq_11_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_11_0 = block_addr_matches_11_0 & lcam_addr_0[5:3] == ldq_11_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_22 = _GEN_343[ldq_11_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_736 = fired_release_0 & ldq_11_valid & ldq_11_bits_addr_valid & block_addr_matches_11_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_765 = ldq_11_bits_executed | ldq_11_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_744 = ldq_11_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_748 = do_st_search_0 & ldq_11_valid & ldq_11_bits_addr_valid & (_T_765 | l_forwarders_11_0) & ~ldq_11_bits_addr_is_virtual & _T_744[0] & dword_addr_matches_11_0 & (|_mask_overlap_T_22);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_758 = do_ld_search_0 & ldq_11_valid & ldq_11_bits_addr_valid & ~ldq_11_bits_addr_is_virtual & dword_addr_matches_11_0 & (|_mask_overlap_T_22);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_11 = lcam_ldq_idx_0 < 5'hB ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hB;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_764 = lcam_ldq_idx_0 != 5'hB;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_11;	// @[lsu.scala:1130:57]
  wire              _T_767 = ~_T_765 | nacking_loads_11 | older_nacked_REG_11;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_344 = _T_736 | _T_748;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_11;	// @[lsu.scala:1133:58]
  wire              _GEN_345 = _GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_182 = 15'h1 << ldq_12_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_186 = 15'h3 << {12'h0, ldq_12_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_346 = {{8'hFF}, {ldq_12_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_186[7:0]}, {_l_mask_mask_T_182[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_12_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hC;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_12_0 = lcam_addr_0[39:6] == ldq_12_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_12_0 = block_addr_matches_12_0 & lcam_addr_0[5:3] == ldq_12_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_24 = _GEN_346[ldq_12_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_772 = fired_release_0 & ldq_12_valid & ldq_12_bits_addr_valid & block_addr_matches_12_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_801 = ldq_12_bits_executed | ldq_12_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_780 = ldq_12_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_784 = do_st_search_0 & ldq_12_valid & ldq_12_bits_addr_valid & (_T_801 | l_forwarders_12_0) & ~ldq_12_bits_addr_is_virtual & _T_780[0] & dword_addr_matches_12_0 & (|_mask_overlap_T_24);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_794 = do_ld_search_0 & ldq_12_valid & ldq_12_bits_addr_valid & ~ldq_12_bits_addr_is_virtual & dword_addr_matches_12_0 & (|_mask_overlap_T_24);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_12 = lcam_ldq_idx_0 < 5'hC ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hC;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_800 = lcam_ldq_idx_0 != 5'hC;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_12;	// @[lsu.scala:1130:57]
  wire              _T_803 = ~_T_801 | nacking_loads_12 | older_nacked_REG_12;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_347 = _T_772 | _T_784;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_12;	// @[lsu.scala:1133:58]
  wire              _GEN_348 = _GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_197 = 15'h1 << ldq_13_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_201 = 15'h3 << {12'h0, ldq_13_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_349 = {{8'hFF}, {ldq_13_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_201[7:0]}, {_l_mask_mask_T_197[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_13_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hD;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_13_0 = lcam_addr_0[39:6] == ldq_13_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_13_0 = block_addr_matches_13_0 & lcam_addr_0[5:3] == ldq_13_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_26 = _GEN_349[ldq_13_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_808 = fired_release_0 & ldq_13_valid & ldq_13_bits_addr_valid & block_addr_matches_13_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_837 = ldq_13_bits_executed | ldq_13_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_816 = ldq_13_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_820 = do_st_search_0 & ldq_13_valid & ldq_13_bits_addr_valid & (_T_837 | l_forwarders_13_0) & ~ldq_13_bits_addr_is_virtual & _T_816[0] & dword_addr_matches_13_0 & (|_mask_overlap_T_26);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_830 = do_ld_search_0 & ldq_13_valid & ldq_13_bits_addr_valid & ~ldq_13_bits_addr_is_virtual & dword_addr_matches_13_0 & (|_mask_overlap_T_26);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_13 = lcam_ldq_idx_0 < 5'hD ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hD;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_836 = lcam_ldq_idx_0 != 5'hD;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_13;	// @[lsu.scala:1130:57]
  wire              _T_839 = ~_T_837 | nacking_loads_13 | older_nacked_REG_13;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_350 = _T_808 | _T_820;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_13;	// @[lsu.scala:1133:58]
  wire              _GEN_351 = _GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_212 = 15'h1 << ldq_14_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_216 = 15'h3 << {12'h0, ldq_14_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_352 = {{8'hFF}, {ldq_14_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_216[7:0]}, {_l_mask_mask_T_212[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_14_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hE;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_14_0 = lcam_addr_0[39:6] == ldq_14_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_14_0 = block_addr_matches_14_0 & lcam_addr_0[5:3] == ldq_14_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_28 = _GEN_352[ldq_14_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_844 = fired_release_0 & ldq_14_valid & ldq_14_bits_addr_valid & block_addr_matches_14_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_873 = ldq_14_bits_executed | ldq_14_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_852 = ldq_14_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_856 = do_st_search_0 & ldq_14_valid & ldq_14_bits_addr_valid & (_T_873 | l_forwarders_14_0) & ~ldq_14_bits_addr_is_virtual & _T_852[0] & dword_addr_matches_14_0 & (|_mask_overlap_T_28);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_866 = do_ld_search_0 & ldq_14_valid & ldq_14_bits_addr_valid & ~ldq_14_bits_addr_is_virtual & dword_addr_matches_14_0 & (|_mask_overlap_T_28);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_14 = lcam_ldq_idx_0 < 5'hE ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'hE;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_872 = lcam_ldq_idx_0 != 5'hE;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_14;	// @[lsu.scala:1130:57]
  wire              _T_875 = ~_T_873 | nacking_loads_14 | older_nacked_REG_14;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_353 = _T_844 | _T_856;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_14;	// @[lsu.scala:1133:58]
  wire              _GEN_354 = _GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_227 = 15'h1 << ldq_15_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_231 = 15'h3 << {12'h0, ldq_15_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_355 = {{8'hFF}, {ldq_15_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_231[7:0]}, {_l_mask_mask_T_227[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_15_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'hF;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_15_0 = lcam_addr_0[39:6] == ldq_15_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_15_0 = block_addr_matches_15_0 & lcam_addr_0[5:3] == ldq_15_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_30 = _GEN_355[ldq_15_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_880 = fired_release_0 & ldq_15_valid & ldq_15_bits_addr_valid & block_addr_matches_15_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_909 = ldq_15_bits_executed | ldq_15_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_888 = ldq_15_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_892 = do_st_search_0 & ldq_15_valid & ldq_15_bits_addr_valid & (_T_909 | l_forwarders_15_0) & ~ldq_15_bits_addr_is_virtual & _T_888[0] & dword_addr_matches_15_0 & (|_mask_overlap_T_30);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_902 = do_ld_search_0 & ldq_15_valid & ldq_15_bits_addr_valid & ~ldq_15_bits_addr_is_virtual & dword_addr_matches_15_0 & (|_mask_overlap_T_30);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_15 = lcam_ldq_idx_0 < 5'hF ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head[4];	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_908 = lcam_ldq_idx_0 != 5'hF;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_15;	// @[lsu.scala:1130:57]
  wire              _T_911 = ~_T_909 | nacking_loads_15 | older_nacked_REG_15;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_356 = _T_880 | _T_892;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_15;	// @[lsu.scala:1133:58]
  wire              _GEN_357 = _GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_242 = 15'h1 << ldq_16_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_246 = 15'h3 << {12'h0, ldq_16_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_358 = {{8'hFF}, {ldq_16_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_246[7:0]}, {_l_mask_mask_T_242[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_16_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h10;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_16_0 = lcam_addr_0[39:6] == ldq_16_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_16_0 = block_addr_matches_16_0 & lcam_addr_0[5:3] == ldq_16_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_32 = _GEN_358[ldq_16_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_916 = fired_release_0 & ldq_16_valid & ldq_16_bits_addr_valid & block_addr_matches_16_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_945 = ldq_16_bits_executed | ldq_16_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_924 = ldq_16_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_928 = do_st_search_0 & ldq_16_valid & ldq_16_bits_addr_valid & (_T_945 | l_forwarders_16_0) & ~ldq_16_bits_addr_is_virtual & _T_924[0] & dword_addr_matches_16_0 & (|_mask_overlap_T_32);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_938 = do_ld_search_0 & ldq_16_valid & ldq_16_bits_addr_valid & ~ldq_16_bits_addr_is_virtual & dword_addr_matches_16_0 & (|_mask_overlap_T_32);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_16 = lcam_ldq_idx_0[4] ^ lcam_ldq_idx_0 >= ldq_head ^ ldq_head > 5'h10;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_944 = lcam_ldq_idx_0 != 5'h10;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_16;	// @[lsu.scala:1130:57]
  wire              _T_947 = ~_T_945 | nacking_loads_16 | older_nacked_REG_16;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_359 = _T_916 | _T_928;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_16;	// @[lsu.scala:1133:58]
  wire              _GEN_360 = _GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_257 = 15'h1 << ldq_17_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_261 = 15'h3 << {12'h0, ldq_17_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_361 = {{8'hFF}, {ldq_17_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_261[7:0]}, {_l_mask_mask_T_257[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_17_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h11;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_17_0 = lcam_addr_0[39:6] == ldq_17_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_17_0 = block_addr_matches_17_0 & lcam_addr_0[5:3] == ldq_17_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_34 = _GEN_361[ldq_17_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_952 = fired_release_0 & ldq_17_valid & ldq_17_bits_addr_valid & block_addr_matches_17_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_981 = ldq_17_bits_executed | ldq_17_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_960 = ldq_17_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_964 = do_st_search_0 & ldq_17_valid & ldq_17_bits_addr_valid & (_T_981 | l_forwarders_17_0) & ~ldq_17_bits_addr_is_virtual & _T_960[0] & dword_addr_matches_17_0 & (|_mask_overlap_T_34);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_974 = do_ld_search_0 & ldq_17_valid & ldq_17_bits_addr_valid & ~ldq_17_bits_addr_is_virtual & dword_addr_matches_17_0 & (|_mask_overlap_T_34);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_17 = lcam_ldq_idx_0 < 5'h11 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h11;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_980 = lcam_ldq_idx_0 != 5'h11;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_17;	// @[lsu.scala:1130:57]
  wire              _T_983 = ~_T_981 | nacking_loads_17 | older_nacked_REG_17;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_362 = _T_952 | _T_964;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_17;	// @[lsu.scala:1133:58]
  wire              _GEN_363 = _GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_272 = 15'h1 << ldq_18_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_276 = 15'h3 << {12'h0, ldq_18_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_364 = {{8'hFF}, {ldq_18_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_276[7:0]}, {_l_mask_mask_T_272[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_18_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h12;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_18_0 = lcam_addr_0[39:6] == ldq_18_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_18_0 = block_addr_matches_18_0 & lcam_addr_0[5:3] == ldq_18_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_36 = _GEN_364[ldq_18_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_988 = fired_release_0 & ldq_18_valid & ldq_18_bits_addr_valid & block_addr_matches_18_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_1017 = ldq_18_bits_executed | ldq_18_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_996 = ldq_18_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_1000 = do_st_search_0 & ldq_18_valid & ldq_18_bits_addr_valid & (_T_1017 | l_forwarders_18_0) & ~ldq_18_bits_addr_is_virtual & _T_996[0] & dword_addr_matches_18_0 & (|_mask_overlap_T_36);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_1010 = do_ld_search_0 & ldq_18_valid & ldq_18_bits_addr_valid & ~ldq_18_bits_addr_is_virtual & dword_addr_matches_18_0 & (|_mask_overlap_T_36);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_18 = lcam_ldq_idx_0 < 5'h12 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h12;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_1016 = lcam_ldq_idx_0 != 5'h12;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_18;	// @[lsu.scala:1130:57]
  wire              _T_1019 = ~_T_1017 | nacking_loads_18 | older_nacked_REG_18;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_365 = _T_988 | _T_1000;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_18;	// @[lsu.scala:1133:58]
  wire              _GEN_366 = _GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_287 = 15'h1 << ldq_19_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_291 = 15'h3 << {12'h0, ldq_19_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_367 = {{8'hFF}, {ldq_19_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_291[7:0]}, {_l_mask_mask_T_287[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_19_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h13;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_19_0 = lcam_addr_0[39:6] == ldq_19_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_19_0 = block_addr_matches_19_0 & lcam_addr_0[5:3] == ldq_19_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_38 = _GEN_367[ldq_19_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_1024 = fired_release_0 & ldq_19_valid & ldq_19_bits_addr_valid & block_addr_matches_19_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_1053 = ldq_19_bits_executed | ldq_19_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_1032 = ldq_19_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_1036 = do_st_search_0 & ldq_19_valid & ldq_19_bits_addr_valid & (_T_1053 | l_forwarders_19_0) & ~ldq_19_bits_addr_is_virtual & _T_1032[0] & dword_addr_matches_19_0 & (|_mask_overlap_T_38);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_1046 = do_ld_search_0 & ldq_19_valid & ldq_19_bits_addr_valid & ~ldq_19_bits_addr_is_virtual & dword_addr_matches_19_0 & (|_mask_overlap_T_38);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_19 = lcam_ldq_idx_0 < 5'h13 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h13;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_1052 = lcam_ldq_idx_0 != 5'h13;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_19;	// @[lsu.scala:1130:57]
  wire              _T_1055 = ~_T_1053 | nacking_loads_19 | older_nacked_REG_19;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_368 = _T_1024 | _T_1036;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_19;	// @[lsu.scala:1133:58]
  wire              _GEN_369 = _GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_302 = 15'h1 << ldq_20_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_306 = 15'h3 << {12'h0, ldq_20_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_370 = {{8'hFF}, {ldq_20_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_306[7:0]}, {_l_mask_mask_T_302[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_20_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h14;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_20_0 = lcam_addr_0[39:6] == ldq_20_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_20_0 = block_addr_matches_20_0 & lcam_addr_0[5:3] == ldq_20_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_40 = _GEN_370[ldq_20_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_1060 = fired_release_0 & ldq_20_valid & ldq_20_bits_addr_valid & block_addr_matches_20_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_1089 = ldq_20_bits_executed | ldq_20_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_1068 = ldq_20_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_1072 = do_st_search_0 & ldq_20_valid & ldq_20_bits_addr_valid & (_T_1089 | l_forwarders_20_0) & ~ldq_20_bits_addr_is_virtual & _T_1068[0] & dword_addr_matches_20_0 & (|_mask_overlap_T_40);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_1082 = do_ld_search_0 & ldq_20_valid & ldq_20_bits_addr_valid & ~ldq_20_bits_addr_is_virtual & dword_addr_matches_20_0 & (|_mask_overlap_T_40);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_20 = lcam_ldq_idx_0 < 5'h14 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h14;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_1088 = lcam_ldq_idx_0 != 5'h14;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_20;	// @[lsu.scala:1130:57]
  wire              _T_1091 = ~_T_1089 | nacking_loads_20 | older_nacked_REG_20;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_371 = _T_1060 | _T_1072;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_20;	// @[lsu.scala:1133:58]
  wire              _GEN_372 = _GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_317 = 15'h1 << ldq_21_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_321 = 15'h3 << {12'h0, ldq_21_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_373 = {{8'hFF}, {ldq_21_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_321[7:0]}, {_l_mask_mask_T_317[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_21_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h15;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_21_0 = lcam_addr_0[39:6] == ldq_21_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_21_0 = block_addr_matches_21_0 & lcam_addr_0[5:3] == ldq_21_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_42 = _GEN_373[ldq_21_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_1096 = fired_release_0 & ldq_21_valid & ldq_21_bits_addr_valid & block_addr_matches_21_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_1125 = ldq_21_bits_executed | ldq_21_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_1104 = ldq_21_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_1108 = do_st_search_0 & ldq_21_valid & ldq_21_bits_addr_valid & (_T_1125 | l_forwarders_21_0) & ~ldq_21_bits_addr_is_virtual & _T_1104[0] & dword_addr_matches_21_0 & (|_mask_overlap_T_42);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_1118 = do_ld_search_0 & ldq_21_valid & ldq_21_bits_addr_valid & ~ldq_21_bits_addr_is_virtual & dword_addr_matches_21_0 & (|_mask_overlap_T_42);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_21 = lcam_ldq_idx_0 < 5'h15 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h15;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_1124 = lcam_ldq_idx_0 != 5'h15;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_21;	// @[lsu.scala:1130:57]
  wire              _T_1127 = ~_T_1125 | nacking_loads_21 | older_nacked_REG_21;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_374 = _T_1096 | _T_1108;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_21;	// @[lsu.scala:1133:58]
  wire              _GEN_375 = _GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_332 = 15'h1 << ldq_22_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_336 = 15'h3 << {12'h0, ldq_22_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_376 = {{8'hFF}, {ldq_22_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_336[7:0]}, {_l_mask_mask_T_332[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_22_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h16;	// @[lsu.scala:305:44, :1066:36, :1067:36, :1077:{63,88}]
  wire              block_addr_matches_22_0 = lcam_addr_0[39:6] == ldq_22_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_22_0 = block_addr_matches_22_0 & lcam_addr_0[5:3] == ldq_22_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_44 = _GEN_376[ldq_22_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_1132 = fired_release_0 & ldq_22_valid & ldq_22_bits_addr_valid & block_addr_matches_22_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_1161 = ldq_22_bits_executed | ldq_22_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_1140 = ldq_22_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_1144 = do_st_search_0 & ldq_22_valid & ldq_22_bits_addr_valid & (_T_1161 | l_forwarders_22_0) & ~ldq_22_bits_addr_is_virtual & _T_1140[0] & dword_addr_matches_22_0 & (|_mask_overlap_T_44);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_1154 = do_ld_search_0 & ldq_22_valid & ldq_22_bits_addr_valid & ~ldq_22_bits_addr_is_virtual & dword_addr_matches_22_0 & (|_mask_overlap_T_44);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_22 = lcam_ldq_idx_0 < 5'h16 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h16;	// @[lsu.scala:214:29, :305:44, :1038:26, util.scala:363:{52,64,72,78}]
  wire              _T_1160 = lcam_ldq_idx_0 != 5'h16;	// @[lsu.scala:305:44, :1038:26, :1127:38]
  reg               older_nacked_REG_22;	// @[lsu.scala:1130:57]
  wire              _T_1163 = ~_T_1161 | nacking_loads_22 | older_nacked_REG_22;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_377 = _T_1132 | _T_1144;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_22;	// @[lsu.scala:1133:58]
  wire              _GEN_378 = _GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire [14:0]       _l_mask_mask_T_347 = 15'h1 << ldq_23_bits_addr_bits[2:0];	// @[lsu.scala:209:16, :1665:{48,55}]
  wire [14:0]       _l_mask_mask_T_351 = 15'h3 << {12'h0, ldq_23_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:209:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_379 = {{8'hFF}, {ldq_23_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_l_mask_mask_T_351[7:0]}, {_l_mask_mask_T_347[7:0]}};	// @[Mux.scala:101:16, lsu.scala:209:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              l_forwarders_23_0 = wb_forward_valid_0 & wb_forward_ldq_idx_0 == 5'h17;	// @[lsu.scala:1066:36, :1067:36, :1077:{63,88}, util.scala:205:25]
  wire              block_addr_matches_23_0 = lcam_addr_0[39:6] == ldq_23_bits_addr_bits[39:6];	// @[lsu.scala:209:16, :1027:37, :1082:{57,73,84}]
  wire              dword_addr_matches_23_0 = block_addr_matches_23_0 & lcam_addr_0[5:3] == ldq_23_bits_addr_bits[5:3];	// @[lsu.scala:209:16, :1027:37, :1082:73, :1083:{66,81,100,110}]
  wire [7:0]        _mask_overlap_T_46 = _GEN_379[ldq_23_bits_uop_mem_size] & lcam_mask_0;	// @[Mux.scala:101:16, lsu.scala:209:16, :1084:46, :1665:26, :1666:26, :1667:26]
  wire              _T_1168 = fired_release_0 & ldq_23_valid & ldq_23_bits_addr_valid & block_addr_matches_23_0;	// @[lsu.scala:209:16, :902:37, :1082:73, :1092:34]
  wire              _T_1197 = ldq_23_bits_executed | ldq_23_bits_succeeded;	// @[lsu.scala:209:16, :1100:37]
  wire [23:0]       _T_1176 = ldq_23_bits_st_dep_mask >> _GEN_310;	// @[lsu.scala:209:16, :1102:38]
  wire              _T_1180 = do_st_search_0 & ldq_23_valid & ldq_23_bits_addr_valid & (_T_1197 | l_forwarders_23_0) & ~ldq_23_bits_addr_is_virtual & _T_1176[0] & dword_addr_matches_23_0 & (|_mask_overlap_T_46);	// @[lsu.scala:209:16, :433:52, :1016:108, :1077:63, :1083:66, :1084:46, :1085:62, :1100:{37,57}, :1102:38, :1103:131]
  wire              _T_1190 = do_ld_search_0 & ldq_23_valid & ldq_23_bits_addr_valid & ~ldq_23_bits_addr_is_virtual & dword_addr_matches_23_0 & (|_mask_overlap_T_46);	// @[lsu.scala:209:16, :433:52, :1018:106, :1083:66, :1084:46, :1085:62, :1117:47]
  wire              searcher_is_older_23 = lcam_ldq_idx_0 < 5'h17 ^ lcam_ldq_idx_0 < ldq_head ^ ldq_head > 5'h17;	// @[lsu.scala:214:29, :1038:26, util.scala:205:25, :363:{52,64,72,78}]
  wire              _T_1196 = lcam_ldq_idx_0 != 5'h17;	// @[lsu.scala:1038:26, :1127:38, util.scala:205:25]
  reg               older_nacked_REG_23;	// @[lsu.scala:1130:57]
  wire              _T_1199 = ~_T_1197 | nacking_loads_23 | older_nacked_REG_23;	// @[lsu.scala:1056:34, :1100:37, :1130:57, :1131:{17,56}, :1286:5, :1289:7]
  wire              _GEN_380 = _T_1168 | _T_1180;	// @[lsu.scala:1092:34, :1093:36, :1103:131, :1104:37, :1118:37]
  reg               io_dmem_s1_kill_0_REG_23;	// @[lsu.scala:1133:58]
  wire              _GEN_381 = _GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199);	// @[lsu.scala:1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1133:48, util.scala:363:72]
  wire              _GEN_382 = _GEN_381 ? (_GEN_378 ? (_GEN_375 ? (_GEN_372 ? (_GEN_369 ? (_GEN_366 ? (_GEN_363 ? (_GEN_360 ? (_GEN_357 ? (_GEN_354 ? (_GEN_351 ? (_GEN_348 ? (_GEN_345 ? (_GEN_342 ? (_GEN_339 ? (_GEN_336 ? (_GEN_333 ? (_GEN_330 ? (_GEN_327 ? (_GEN_324 ? (_GEN_321 ? (_GEN_318 ? (_GEN_315 ? ~_GEN_311 & _T_362 & ~searcher_is_older & _GEN_312 & io_dmem_s1_kill_0_REG : io_dmem_s1_kill_0_REG_1) : io_dmem_s1_kill_0_REG_2) : io_dmem_s1_kill_0_REG_3) : io_dmem_s1_kill_0_REG_4) : io_dmem_s1_kill_0_REG_5) : io_dmem_s1_kill_0_REG_6) : io_dmem_s1_kill_0_REG_7) : io_dmem_s1_kill_0_REG_8) : io_dmem_s1_kill_0_REG_9) : io_dmem_s1_kill_0_REG_10) : io_dmem_s1_kill_0_REG_11) : io_dmem_s1_kill_0_REG_12) : io_dmem_s1_kill_0_REG_13) : io_dmem_s1_kill_0_REG_14) : io_dmem_s1_kill_0_REG_15) : io_dmem_s1_kill_0_REG_16) : io_dmem_s1_kill_0_REG_17) : io_dmem_s1_kill_0_REG_18) : io_dmem_s1_kill_0_REG_19) : io_dmem_s1_kill_0_REG_20) : io_dmem_s1_kill_0_REG_21) : io_dmem_s1_kill_0_REG_22) : io_dmem_s1_kill_0_REG_23;	// @[lsu.scala:766:24, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:47, :1131:73, :1133:{48,58}, util.scala:363:72]
  wire              can_forward_0 = _GEN_381 & _GEN_378 & _GEN_375 & _GEN_372 & _GEN_369 & _GEN_366 & _GEN_363 & _GEN_360 & _GEN_357 & _GEN_354 & _GEN_351 & _GEN_348 & _GEN_345 & _GEN_342 & _GEN_339 & _GEN_336 & _GEN_333 & _GEN_330 & _GEN_327 & _GEN_324 & _GEN_321 & _GEN_318 & _GEN_315 & (_GEN_311 | ~_T_362 | searcher_is_older | ~_GEN_312) & (_can_forward_T ? ~mem_tlb_uncacheable_0 : ~_GEN_197[lcam_ldq_idx_0]);	// @[lsu.scala:502:88, :766:24, :928:41, :1018:61, :1038:26, :1046:29, :1047:{8,56}, :1048:7, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:47, :1131:73, :1133:48, :1134:48, util.scala:363:72]
  wire              dword_addr_matches_24_0 = stq_0_bits_addr_valid & ~stq_0_bits_addr_is_virtual & stq_0_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_2 = 15'h1 << stq_0_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_6 = 15'h3 << {12'h0, stq_0_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_383 = {{8'hFF}, {stq_0_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_6[7:0]}, {_write_mask_mask_T_2[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1204 = do_ld_search_0 & stq_0_valid & lcam_st_dep_mask_0[0];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1213 = lcam_mask_0 & _GEN_383[stq_0_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1210 = _T_1213 == lcam_mask_0 & ~stq_0_bits_uop_is_fence & dword_addr_matches_24_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_24;	// @[lsu.scala:1155:56]
  wire              _T_1215 = (|_T_1213) & dword_addr_matches_24_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_25;	// @[lsu.scala:1161:56]
  wire              _T_1218 = stq_0_bits_uop_is_fence | stq_0_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_0 = _T_1204 & (_T_1210 | _T_1215 | _T_1218);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_26;	// @[lsu.scala:1167:56]
  wire              _GEN_384 = _T_1204 ? (_T_1210 ? io_dmem_s1_kill_0_REG_24 : _T_1215 ? io_dmem_s1_kill_0_REG_25 : _T_1218 ? io_dmem_s1_kill_0_REG_26 : _GEN_382) : _GEN_382;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_25_0 = stq_1_bits_addr_valid & ~stq_1_bits_addr_is_virtual & stq_1_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_17 = 15'h1 << stq_1_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_21 = 15'h3 << {12'h0, stq_1_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_385 = {{8'hFF}, {stq_1_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_21[7:0]}, {_write_mask_mask_T_17[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1223 = do_ld_search_0 & stq_1_valid & lcam_st_dep_mask_0[1];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1232 = lcam_mask_0 & _GEN_385[stq_1_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1229 = _T_1232 == lcam_mask_0 & ~stq_1_bits_uop_is_fence & dword_addr_matches_25_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_27;	// @[lsu.scala:1155:56]
  wire              _T_1234 = (|_T_1232) & dword_addr_matches_25_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_28;	// @[lsu.scala:1161:56]
  wire              _T_1237 = stq_1_bits_uop_is_fence | stq_1_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_1 = _T_1223 & (_T_1229 | _T_1234 | _T_1237);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_29;	// @[lsu.scala:1167:56]
  wire              _GEN_386 = _T_1223 ? (_T_1229 ? io_dmem_s1_kill_0_REG_27 : _T_1234 ? io_dmem_s1_kill_0_REG_28 : _T_1237 ? io_dmem_s1_kill_0_REG_29 : _GEN_384) : _GEN_384;	// @[lsu.scala:1093:36, :1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_26_0 = stq_2_bits_addr_valid & ~stq_2_bits_addr_is_virtual & stq_2_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_32 = 15'h1 << stq_2_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_36 = 15'h3 << {12'h0, stq_2_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_387 = {{8'hFF}, {stq_2_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_36[7:0]}, {_write_mask_mask_T_32[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1242 = do_ld_search_0 & stq_2_valid & lcam_st_dep_mask_0[2];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1251 = lcam_mask_0 & _GEN_387[stq_2_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1248 = _T_1251 == lcam_mask_0 & ~stq_2_bits_uop_is_fence & dword_addr_matches_26_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_30;	// @[lsu.scala:1155:56]
  wire              _T_1253 = (|_T_1251) & dword_addr_matches_26_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_31;	// @[lsu.scala:1161:56]
  wire              _T_1256 = stq_2_bits_uop_is_fence | stq_2_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_2 = _T_1242 & (_T_1248 | _T_1253 | _T_1256);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_32;	// @[lsu.scala:1167:56]
  wire              _GEN_388 = _T_1242 ? (_T_1248 ? io_dmem_s1_kill_0_REG_30 : _T_1253 ? io_dmem_s1_kill_0_REG_31 : _T_1256 ? io_dmem_s1_kill_0_REG_32 : _GEN_386) : _GEN_386;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_27_0 = stq_3_bits_addr_valid & ~stq_3_bits_addr_is_virtual & stq_3_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_47 = 15'h1 << stq_3_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_51 = 15'h3 << {12'h0, stq_3_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_389 = {{8'hFF}, {stq_3_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_51[7:0]}, {_write_mask_mask_T_47[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1261 = do_ld_search_0 & stq_3_valid & lcam_st_dep_mask_0[3];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1270 = lcam_mask_0 & _GEN_389[stq_3_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1267 = _T_1270 == lcam_mask_0 & ~stq_3_bits_uop_is_fence & dword_addr_matches_27_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_33;	// @[lsu.scala:1155:56]
  wire              _T_1272 = (|_T_1270) & dword_addr_matches_27_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_34;	// @[lsu.scala:1161:56]
  wire              _T_1275 = stq_3_bits_uop_is_fence | stq_3_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_3 = _T_1261 & (_T_1267 | _T_1272 | _T_1275);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_35;	// @[lsu.scala:1167:56]
  wire              _GEN_390 = _T_1261 ? (_T_1267 ? io_dmem_s1_kill_0_REG_33 : _T_1272 ? io_dmem_s1_kill_0_REG_34 : _T_1275 ? io_dmem_s1_kill_0_REG_35 : _GEN_388) : _GEN_388;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_28_0 = stq_4_bits_addr_valid & ~stq_4_bits_addr_is_virtual & stq_4_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_62 = 15'h1 << stq_4_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_66 = 15'h3 << {12'h0, stq_4_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_391 = {{8'hFF}, {stq_4_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_66[7:0]}, {_write_mask_mask_T_62[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1280 = do_ld_search_0 & stq_4_valid & lcam_st_dep_mask_0[4];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1289 = lcam_mask_0 & _GEN_391[stq_4_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1286 = _T_1289 == lcam_mask_0 & ~stq_4_bits_uop_is_fence & dword_addr_matches_28_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_36;	// @[lsu.scala:1155:56]
  wire              _T_1291 = (|_T_1289) & dword_addr_matches_28_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_37;	// @[lsu.scala:1161:56]
  wire              _T_1294 = stq_4_bits_uop_is_fence | stq_4_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_4 = _T_1280 & (_T_1286 | _T_1291 | _T_1294);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_38;	// @[lsu.scala:1167:56]
  wire              _GEN_392 = _T_1280 ? (_T_1286 ? io_dmem_s1_kill_0_REG_36 : _T_1291 ? io_dmem_s1_kill_0_REG_37 : _T_1294 ? io_dmem_s1_kill_0_REG_38 : _GEN_390) : _GEN_390;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_29_0 = stq_5_bits_addr_valid & ~stq_5_bits_addr_is_virtual & stq_5_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_77 = 15'h1 << stq_5_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_81 = 15'h3 << {12'h0, stq_5_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_393 = {{8'hFF}, {stq_5_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_81[7:0]}, {_write_mask_mask_T_77[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1299 = do_ld_search_0 & stq_5_valid & lcam_st_dep_mask_0[5];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1308 = lcam_mask_0 & _GEN_393[stq_5_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1305 = _T_1308 == lcam_mask_0 & ~stq_5_bits_uop_is_fence & dword_addr_matches_29_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_39;	// @[lsu.scala:1155:56]
  wire              _T_1310 = (|_T_1308) & dword_addr_matches_29_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_40;	// @[lsu.scala:1161:56]
  wire              _T_1313 = stq_5_bits_uop_is_fence | stq_5_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_5 = _T_1299 & (_T_1305 | _T_1310 | _T_1313);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_41;	// @[lsu.scala:1167:56]
  wire              _GEN_394 = _T_1299 ? (_T_1305 ? io_dmem_s1_kill_0_REG_39 : _T_1310 ? io_dmem_s1_kill_0_REG_40 : _T_1313 ? io_dmem_s1_kill_0_REG_41 : _GEN_392) : _GEN_392;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_30_0 = stq_6_bits_addr_valid & ~stq_6_bits_addr_is_virtual & stq_6_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_92 = 15'h1 << stq_6_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_96 = 15'h3 << {12'h0, stq_6_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_395 = {{8'hFF}, {stq_6_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_96[7:0]}, {_write_mask_mask_T_92[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1318 = do_ld_search_0 & stq_6_valid & lcam_st_dep_mask_0[6];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1327 = lcam_mask_0 & _GEN_395[stq_6_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1324 = _T_1327 == lcam_mask_0 & ~stq_6_bits_uop_is_fence & dword_addr_matches_30_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_42;	// @[lsu.scala:1155:56]
  wire              _T_1329 = (|_T_1327) & dword_addr_matches_30_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_43;	// @[lsu.scala:1161:56]
  wire              _T_1332 = stq_6_bits_uop_is_fence | stq_6_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_6 = _T_1318 & (_T_1324 | _T_1329 | _T_1332);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_44;	// @[lsu.scala:1167:56]
  wire              _GEN_396 = _T_1318 ? (_T_1324 ? io_dmem_s1_kill_0_REG_42 : _T_1329 ? io_dmem_s1_kill_0_REG_43 : _T_1332 ? io_dmem_s1_kill_0_REG_44 : _GEN_394) : _GEN_394;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_31_0 = stq_7_bits_addr_valid & ~stq_7_bits_addr_is_virtual & stq_7_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_107 = 15'h1 << stq_7_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_111 = 15'h3 << {12'h0, stq_7_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_397 = {{8'hFF}, {stq_7_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_111[7:0]}, {_write_mask_mask_T_107[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1337 = do_ld_search_0 & stq_7_valid & lcam_st_dep_mask_0[7];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1346 = lcam_mask_0 & _GEN_397[stq_7_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1343 = _T_1346 == lcam_mask_0 & ~stq_7_bits_uop_is_fence & dword_addr_matches_31_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_45;	// @[lsu.scala:1155:56]
  wire              _T_1348 = (|_T_1346) & dword_addr_matches_31_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_46;	// @[lsu.scala:1161:56]
  wire              _T_1351 = stq_7_bits_uop_is_fence | stq_7_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_7 = _T_1337 & (_T_1343 | _T_1348 | _T_1351);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_47;	// @[lsu.scala:1167:56]
  wire              _GEN_398 = _T_1337 ? (_T_1343 ? io_dmem_s1_kill_0_REG_45 : _T_1348 ? io_dmem_s1_kill_0_REG_46 : _T_1351 ? io_dmem_s1_kill_0_REG_47 : _GEN_396) : _GEN_396;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_32_0 = stq_8_bits_addr_valid & ~stq_8_bits_addr_is_virtual & stq_8_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_122 = 15'h1 << stq_8_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_126 = 15'h3 << {12'h0, stq_8_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_399 = {{8'hFF}, {stq_8_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_126[7:0]}, {_write_mask_mask_T_122[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1356 = do_ld_search_0 & stq_8_valid & lcam_st_dep_mask_0[8];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1365 = lcam_mask_0 & _GEN_399[stq_8_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1362 = _T_1365 == lcam_mask_0 & ~stq_8_bits_uop_is_fence & dword_addr_matches_32_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_48;	// @[lsu.scala:1155:56]
  wire              _T_1367 = (|_T_1365) & dword_addr_matches_32_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_49;	// @[lsu.scala:1161:56]
  wire              _T_1370 = stq_8_bits_uop_is_fence | stq_8_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_8 = _T_1356 & (_T_1362 | _T_1367 | _T_1370);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_50;	// @[lsu.scala:1167:56]
  wire              _GEN_400 = _T_1356 ? (_T_1362 ? io_dmem_s1_kill_0_REG_48 : _T_1367 ? io_dmem_s1_kill_0_REG_49 : _T_1370 ? io_dmem_s1_kill_0_REG_50 : _GEN_398) : _GEN_398;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_33_0 = stq_9_bits_addr_valid & ~stq_9_bits_addr_is_virtual & stq_9_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_137 = 15'h1 << stq_9_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_141 = 15'h3 << {12'h0, stq_9_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_401 = {{8'hFF}, {stq_9_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_141[7:0]}, {_write_mask_mask_T_137[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1375 = do_ld_search_0 & stq_9_valid & lcam_st_dep_mask_0[9];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1384 = lcam_mask_0 & _GEN_401[stq_9_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1381 = _T_1384 == lcam_mask_0 & ~stq_9_bits_uop_is_fence & dword_addr_matches_33_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_51;	// @[lsu.scala:1155:56]
  wire              _T_1386 = (|_T_1384) & dword_addr_matches_33_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_52;	// @[lsu.scala:1161:56]
  wire              _T_1389 = stq_9_bits_uop_is_fence | stq_9_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_9 = _T_1375 & (_T_1381 | _T_1386 | _T_1389);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_53;	// @[lsu.scala:1167:56]
  wire              _GEN_402 = _T_1375 ? (_T_1381 ? io_dmem_s1_kill_0_REG_51 : _T_1386 ? io_dmem_s1_kill_0_REG_52 : _T_1389 ? io_dmem_s1_kill_0_REG_53 : _GEN_400) : _GEN_400;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_34_0 = stq_10_bits_addr_valid & ~stq_10_bits_addr_is_virtual & stq_10_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_152 = 15'h1 << stq_10_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_156 = 15'h3 << {12'h0, stq_10_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_403 = {{8'hFF}, {stq_10_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_156[7:0]}, {_write_mask_mask_T_152[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1394 = do_ld_search_0 & stq_10_valid & lcam_st_dep_mask_0[10];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1403 = lcam_mask_0 & _GEN_403[stq_10_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1400 = _T_1403 == lcam_mask_0 & ~stq_10_bits_uop_is_fence & dword_addr_matches_34_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_54;	// @[lsu.scala:1155:56]
  wire              _T_1405 = (|_T_1403) & dword_addr_matches_34_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_55;	// @[lsu.scala:1161:56]
  wire              _T_1408 = stq_10_bits_uop_is_fence | stq_10_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_10 = _T_1394 & (_T_1400 | _T_1405 | _T_1408);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_56;	// @[lsu.scala:1167:56]
  wire              _GEN_404 = _T_1394 ? (_T_1400 ? io_dmem_s1_kill_0_REG_54 : _T_1405 ? io_dmem_s1_kill_0_REG_55 : _T_1408 ? io_dmem_s1_kill_0_REG_56 : _GEN_402) : _GEN_402;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_35_0 = stq_11_bits_addr_valid & ~stq_11_bits_addr_is_virtual & stq_11_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_167 = 15'h1 << stq_11_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_171 = 15'h3 << {12'h0, stq_11_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_405 = {{8'hFF}, {stq_11_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_171[7:0]}, {_write_mask_mask_T_167[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1413 = do_ld_search_0 & stq_11_valid & lcam_st_dep_mask_0[11];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1422 = lcam_mask_0 & _GEN_405[stq_11_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1419 = _T_1422 == lcam_mask_0 & ~stq_11_bits_uop_is_fence & dword_addr_matches_35_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_57;	// @[lsu.scala:1155:56]
  wire              _T_1424 = (|_T_1422) & dword_addr_matches_35_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_58;	// @[lsu.scala:1161:56]
  wire              _T_1427 = stq_11_bits_uop_is_fence | stq_11_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_11 = _T_1413 & (_T_1419 | _T_1424 | _T_1427);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_59;	// @[lsu.scala:1167:56]
  wire              _GEN_406 = _T_1413 ? (_T_1419 ? io_dmem_s1_kill_0_REG_57 : _T_1424 ? io_dmem_s1_kill_0_REG_58 : _T_1427 ? io_dmem_s1_kill_0_REG_59 : _GEN_404) : _GEN_404;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_36_0 = stq_12_bits_addr_valid & ~stq_12_bits_addr_is_virtual & stq_12_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_182 = 15'h1 << stq_12_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_186 = 15'h3 << {12'h0, stq_12_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_407 = {{8'hFF}, {stq_12_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_186[7:0]}, {_write_mask_mask_T_182[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1432 = do_ld_search_0 & stq_12_valid & lcam_st_dep_mask_0[12];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1441 = lcam_mask_0 & _GEN_407[stq_12_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1438 = _T_1441 == lcam_mask_0 & ~stq_12_bits_uop_is_fence & dword_addr_matches_36_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_60;	// @[lsu.scala:1155:56]
  wire              _T_1443 = (|_T_1441) & dword_addr_matches_36_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_61;	// @[lsu.scala:1161:56]
  wire              _T_1446 = stq_12_bits_uop_is_fence | stq_12_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_12 = _T_1432 & (_T_1438 | _T_1443 | _T_1446);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_62;	// @[lsu.scala:1167:56]
  wire              _GEN_408 = _T_1432 ? (_T_1438 ? io_dmem_s1_kill_0_REG_60 : _T_1443 ? io_dmem_s1_kill_0_REG_61 : _T_1446 ? io_dmem_s1_kill_0_REG_62 : _GEN_406) : _GEN_406;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_37_0 = stq_13_bits_addr_valid & ~stq_13_bits_addr_is_virtual & stq_13_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_197 = 15'h1 << stq_13_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_201 = 15'h3 << {12'h0, stq_13_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_409 = {{8'hFF}, {stq_13_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_201[7:0]}, {_write_mask_mask_T_197[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1451 = do_ld_search_0 & stq_13_valid & lcam_st_dep_mask_0[13];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1460 = lcam_mask_0 & _GEN_409[stq_13_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1457 = _T_1460 == lcam_mask_0 & ~stq_13_bits_uop_is_fence & dword_addr_matches_37_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_63;	// @[lsu.scala:1155:56]
  wire              _T_1462 = (|_T_1460) & dword_addr_matches_37_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_64;	// @[lsu.scala:1161:56]
  wire              _T_1465 = stq_13_bits_uop_is_fence | stq_13_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_13 = _T_1451 & (_T_1457 | _T_1462 | _T_1465);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_65;	// @[lsu.scala:1167:56]
  wire              _GEN_410 = _T_1451 ? (_T_1457 ? io_dmem_s1_kill_0_REG_63 : _T_1462 ? io_dmem_s1_kill_0_REG_64 : _T_1465 ? io_dmem_s1_kill_0_REG_65 : _GEN_408) : _GEN_408;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_38_0 = stq_14_bits_addr_valid & ~stq_14_bits_addr_is_virtual & stq_14_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_212 = 15'h1 << stq_14_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_216 = 15'h3 << {12'h0, stq_14_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_411 = {{8'hFF}, {stq_14_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_216[7:0]}, {_write_mask_mask_T_212[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1470 = do_ld_search_0 & stq_14_valid & lcam_st_dep_mask_0[14];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1479 = lcam_mask_0 & _GEN_411[stq_14_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1476 = _T_1479 == lcam_mask_0 & ~stq_14_bits_uop_is_fence & dword_addr_matches_38_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_66;	// @[lsu.scala:1155:56]
  wire              _T_1481 = (|_T_1479) & dword_addr_matches_38_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_67;	// @[lsu.scala:1161:56]
  wire              _T_1484 = stq_14_bits_uop_is_fence | stq_14_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_14 = _T_1470 & (_T_1476 | _T_1481 | _T_1484);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_68;	// @[lsu.scala:1167:56]
  wire              _GEN_412 = _T_1470 ? (_T_1476 ? io_dmem_s1_kill_0_REG_66 : _T_1481 ? io_dmem_s1_kill_0_REG_67 : _T_1484 ? io_dmem_s1_kill_0_REG_68 : _GEN_410) : _GEN_410;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_39_0 = stq_15_bits_addr_valid & ~stq_15_bits_addr_is_virtual & stq_15_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_227 = 15'h1 << stq_15_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_231 = 15'h3 << {12'h0, stq_15_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_413 = {{8'hFF}, {stq_15_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_231[7:0]}, {_write_mask_mask_T_227[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1489 = do_ld_search_0 & stq_15_valid & lcam_st_dep_mask_0[15];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1498 = lcam_mask_0 & _GEN_413[stq_15_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1495 = _T_1498 == lcam_mask_0 & ~stq_15_bits_uop_is_fence & dword_addr_matches_39_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_69;	// @[lsu.scala:1155:56]
  wire              _T_1500 = (|_T_1498) & dword_addr_matches_39_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_70;	// @[lsu.scala:1161:56]
  wire              _T_1503 = stq_15_bits_uop_is_fence | stq_15_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_15 = _T_1489 & (_T_1495 | _T_1500 | _T_1503);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_71;	// @[lsu.scala:1167:56]
  wire              _GEN_414 = _T_1489 ? (_T_1495 ? io_dmem_s1_kill_0_REG_69 : _T_1500 ? io_dmem_s1_kill_0_REG_70 : _T_1503 ? io_dmem_s1_kill_0_REG_71 : _GEN_412) : _GEN_412;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_40_0 = stq_16_bits_addr_valid & ~stq_16_bits_addr_is_virtual & stq_16_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_242 = 15'h1 << stq_16_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_246 = 15'h3 << {12'h0, stq_16_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_415 = {{8'hFF}, {stq_16_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_246[7:0]}, {_write_mask_mask_T_242[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1508 = do_ld_search_0 & stq_16_valid & lcam_st_dep_mask_0[16];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1517 = lcam_mask_0 & _GEN_415[stq_16_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1514 = _T_1517 == lcam_mask_0 & ~stq_16_bits_uop_is_fence & dword_addr_matches_40_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_72;	// @[lsu.scala:1155:56]
  wire              _T_1519 = (|_T_1517) & dword_addr_matches_40_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_73;	// @[lsu.scala:1161:56]
  wire              _T_1522 = stq_16_bits_uop_is_fence | stq_16_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_16 = _T_1508 & (_T_1514 | _T_1519 | _T_1522);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_74;	// @[lsu.scala:1167:56]
  wire              _GEN_416 = _T_1508 ? (_T_1514 ? io_dmem_s1_kill_0_REG_72 : _T_1519 ? io_dmem_s1_kill_0_REG_73 : _T_1522 ? io_dmem_s1_kill_0_REG_74 : _GEN_414) : _GEN_414;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_41_0 = stq_17_bits_addr_valid & ~stq_17_bits_addr_is_virtual & stq_17_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_257 = 15'h1 << stq_17_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_261 = 15'h3 << {12'h0, stq_17_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_417 = {{8'hFF}, {stq_17_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_261[7:0]}, {_write_mask_mask_T_257[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1527 = do_ld_search_0 & stq_17_valid & lcam_st_dep_mask_0[17];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1536 = lcam_mask_0 & _GEN_417[stq_17_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1533 = _T_1536 == lcam_mask_0 & ~stq_17_bits_uop_is_fence & dword_addr_matches_41_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_75;	// @[lsu.scala:1155:56]
  wire              _T_1538 = (|_T_1536) & dword_addr_matches_41_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_76;	// @[lsu.scala:1161:56]
  wire              _T_1541 = stq_17_bits_uop_is_fence | stq_17_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_17 = _T_1527 & (_T_1533 | _T_1538 | _T_1541);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_77;	// @[lsu.scala:1167:56]
  wire              _GEN_418 = _T_1527 ? (_T_1533 ? io_dmem_s1_kill_0_REG_75 : _T_1538 ? io_dmem_s1_kill_0_REG_76 : _T_1541 ? io_dmem_s1_kill_0_REG_77 : _GEN_416) : _GEN_416;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_42_0 = stq_18_bits_addr_valid & ~stq_18_bits_addr_is_virtual & stq_18_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_272 = 15'h1 << stq_18_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_276 = 15'h3 << {12'h0, stq_18_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_419 = {{8'hFF}, {stq_18_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_276[7:0]}, {_write_mask_mask_T_272[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1546 = do_ld_search_0 & stq_18_valid & lcam_st_dep_mask_0[18];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1555 = lcam_mask_0 & _GEN_419[stq_18_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1552 = _T_1555 == lcam_mask_0 & ~stq_18_bits_uop_is_fence & dword_addr_matches_42_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_78;	// @[lsu.scala:1155:56]
  wire              _T_1557 = (|_T_1555) & dword_addr_matches_42_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_79;	// @[lsu.scala:1161:56]
  wire              _T_1560 = stq_18_bits_uop_is_fence | stq_18_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_18 = _T_1546 & (_T_1552 | _T_1557 | _T_1560);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_80;	// @[lsu.scala:1167:56]
  wire              _GEN_420 = _T_1546 ? (_T_1552 ? io_dmem_s1_kill_0_REG_78 : _T_1557 ? io_dmem_s1_kill_0_REG_79 : _T_1560 ? io_dmem_s1_kill_0_REG_80 : _GEN_418) : _GEN_418;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_43_0 = stq_19_bits_addr_valid & ~stq_19_bits_addr_is_virtual & stq_19_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_287 = 15'h1 << stq_19_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_291 = 15'h3 << {12'h0, stq_19_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_421 = {{8'hFF}, {stq_19_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_291[7:0]}, {_write_mask_mask_T_287[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1565 = do_ld_search_0 & stq_19_valid & lcam_st_dep_mask_0[19];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1574 = lcam_mask_0 & _GEN_421[stq_19_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1571 = _T_1574 == lcam_mask_0 & ~stq_19_bits_uop_is_fence & dword_addr_matches_43_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_81;	// @[lsu.scala:1155:56]
  wire              _T_1576 = (|_T_1574) & dword_addr_matches_43_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_82;	// @[lsu.scala:1161:56]
  wire              _T_1579 = stq_19_bits_uop_is_fence | stq_19_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_19 = _T_1565 & (_T_1571 | _T_1576 | _T_1579);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_83;	// @[lsu.scala:1167:56]
  wire              _GEN_422 = _T_1565 ? (_T_1571 ? io_dmem_s1_kill_0_REG_81 : _T_1576 ? io_dmem_s1_kill_0_REG_82 : _T_1579 ? io_dmem_s1_kill_0_REG_83 : _GEN_420) : _GEN_420;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_44_0 = stq_20_bits_addr_valid & ~stq_20_bits_addr_is_virtual & stq_20_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_302 = 15'h1 << stq_20_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_306 = 15'h3 << {12'h0, stq_20_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_423 = {{8'hFF}, {stq_20_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_306[7:0]}, {_write_mask_mask_T_302[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1584 = do_ld_search_0 & stq_20_valid & lcam_st_dep_mask_0[20];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1593 = lcam_mask_0 & _GEN_423[stq_20_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1590 = _T_1593 == lcam_mask_0 & ~stq_20_bits_uop_is_fence & dword_addr_matches_44_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_84;	// @[lsu.scala:1155:56]
  wire              _T_1595 = (|_T_1593) & dword_addr_matches_44_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_85;	// @[lsu.scala:1161:56]
  wire              _T_1598 = stq_20_bits_uop_is_fence | stq_20_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_20 = _T_1584 & (_T_1590 | _T_1595 | _T_1598);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_86;	// @[lsu.scala:1167:56]
  wire              _GEN_424 = _T_1584 ? (_T_1590 ? io_dmem_s1_kill_0_REG_84 : _T_1595 ? io_dmem_s1_kill_0_REG_85 : _T_1598 ? io_dmem_s1_kill_0_REG_86 : _GEN_422) : _GEN_422;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_45_0 = stq_21_bits_addr_valid & ~stq_21_bits_addr_is_virtual & stq_21_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_317 = 15'h1 << stq_21_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_321 = 15'h3 << {12'h0, stq_21_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_425 = {{8'hFF}, {stq_21_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_321[7:0]}, {_write_mask_mask_T_317[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1603 = do_ld_search_0 & stq_21_valid & lcam_st_dep_mask_0[21];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1612 = lcam_mask_0 & _GEN_425[stq_21_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1609 = _T_1612 == lcam_mask_0 & ~stq_21_bits_uop_is_fence & dword_addr_matches_45_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_87;	// @[lsu.scala:1155:56]
  wire              _T_1614 = (|_T_1612) & dword_addr_matches_45_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_88;	// @[lsu.scala:1161:56]
  wire              _T_1617 = stq_21_bits_uop_is_fence | stq_21_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_21 = _T_1603 & (_T_1609 | _T_1614 | _T_1617);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_89;	// @[lsu.scala:1167:56]
  wire              _GEN_426 = _T_1603 ? (_T_1609 ? io_dmem_s1_kill_0_REG_87 : _T_1614 ? io_dmem_s1_kill_0_REG_88 : _T_1617 ? io_dmem_s1_kill_0_REG_89 : _GEN_424) : _GEN_424;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_46_0 = stq_22_bits_addr_valid & ~stq_22_bits_addr_is_virtual & stq_22_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_332 = 15'h1 << stq_22_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_336 = 15'h3 << {12'h0, stq_22_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_427 = {{8'hFF}, {stq_22_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_336[7:0]}, {_write_mask_mask_T_332[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1622 = do_ld_search_0 & stq_22_valid & lcam_st_dep_mask_0[22];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1631 = lcam_mask_0 & _GEN_427[stq_22_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1628 = _T_1631 == lcam_mask_0 & ~stq_22_bits_uop_is_fence & dword_addr_matches_46_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_90;	// @[lsu.scala:1155:56]
  wire              _T_1633 = (|_T_1631) & dword_addr_matches_46_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_91;	// @[lsu.scala:1161:56]
  wire              _T_1636 = stq_22_bits_uop_is_fence | stq_22_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_22 = _T_1622 & (_T_1628 | _T_1633 | _T_1636);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_92;	// @[lsu.scala:1167:56]
  wire              _GEN_428 = _T_1622 ? (_T_1628 ? io_dmem_s1_kill_0_REG_90 : _T_1633 ? io_dmem_s1_kill_0_REG_91 : _T_1636 ? io_dmem_s1_kill_0_REG_92 : _GEN_426) : _GEN_426;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  wire              dword_addr_matches_47_0 = stq_23_bits_addr_valid & ~stq_23_bits_addr_is_virtual & stq_23_bits_addr_bits[31:3] == lcam_addr_0[31:3];	// @[lsu.scala:210:16, :1027:37, :1146:{31,60}, :1147:{38,58,74}]
  wire [14:0]       _write_mask_mask_T_347 = 15'h1 << stq_23_bits_addr_bits[2:0];	// @[lsu.scala:210:16, :1665:{48,55}]
  wire [14:0]       _write_mask_mask_T_351 = 15'h3 << {12'h0, stq_23_bits_addr_bits[2:1], 1'h0};	// @[lsu.scala:210:16, :1666:{48,56}]
  wire [3:0][7:0]   _GEN_429 = {{8'hFF}, {stq_23_bits_addr_bits[2] ? 8'hF0 : 8'hF}, {_write_mask_mask_T_351[7:0]}, {_write_mask_mask_T_347[7:0]}};	// @[Mux.scala:101:16, lsu.scala:210:16, :1665:{26,48}, :1666:{26,48}, :1667:{26,41,46}]
  wire              _T_1641 = do_ld_search_0 & stq_23_valid & lcam_st_dep_mask_0[23];	// @[lsu.scala:210:16, :917:33, :1018:106, :1150:{45,67}]
  wire [7:0]        _T_1650 = lcam_mask_0 & _GEN_429[stq_23_bits_uop_mem_size];	// @[Mux.scala:101:16, lsu.scala:210:16, :1151:30, :1665:26, :1666:26, :1667:26]
  wire              _T_1647 = _T_1650 == lcam_mask_0 & ~stq_23_bits_uop_is_fence & dword_addr_matches_47_0 & can_forward_0;	// @[Mux.scala:101:16, lsu.scala:210:16, :1093:36, :1104:37, :1118:37, :1146:60, :1151:{30,44,65,106}]
  reg               io_dmem_s1_kill_0_REG_93;	// @[lsu.scala:1155:56]
  wire              _T_1652 = (|_T_1650) & dword_addr_matches_47_0;	// @[lsu.scala:1146:60, :1151:30, :1158:{51,60}]
  reg               io_dmem_s1_kill_0_REG_94;	// @[lsu.scala:1161:56]
  wire              _T_1655 = stq_23_bits_uop_is_fence | stq_23_bits_uop_is_amo;	// @[lsu.scala:210:16, :1164:37]
  wire              ldst_addr_matches_0_23 = _T_1641 & (_T_1647 | _T_1652 | _T_1655);	// @[lsu.scala:1051:38, :1150:{45,72}, :1151:106, :1152:9, :1153:46, :1158:60, :1159:9, :1160:46, :1164:37, :1165:9]
  reg               io_dmem_s1_kill_0_REG_95;	// @[lsu.scala:1167:56]
  reg               REG_1;	// @[lsu.scala:1191:64]
  reg               REG_2;	// @[lsu.scala:1201:18]
  reg  [3:0]        store_blocked_counter;	// @[lsu.scala:1206:36]
  assign block_load_wakeup = (&store_blocked_counter) | REG_2;	// @[lsu.scala:1201:{18,80}, :1206:36, :1212:{33,43}, :1213:25]
  reg               r_xcpt_valid;	// @[lsu.scala:1237:29]
  reg  [15:0]       r_xcpt_uop_br_mask;	// @[lsu.scala:1238:25]
  reg  [7:0]        r_xcpt_uop_rob_idx;	// @[lsu.scala:1238:25]
  reg  [4:0]        r_xcpt_cause;	// @[lsu.scala:1238:25]
  reg  [39:0]       r_xcpt_badvaddr;	// @[lsu.scala:1238:25]
  wire              _io_core_spec_ld_wakeup_0_valid_output = fired_load_incoming_REG & ~mem_incoming_uop_0_fp_val & (|mem_incoming_uop_0_pdst);	// @[lsu.scala:896:51, :910:37, :1262:{40,69}, :1263:65]
  wire              _GEN_430 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella;	// @[lsu.scala:1289:7]
  wire              _GEN_431 = _GEN_430 & io_dmem_nack_0_bits_uop_uses_ldq & ~reset;	// @[lsu.scala:1289:7, :1294:15]
  wire              _GEN_432 = _GEN_99[io_dmem_nack_0_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :1294:15]
  wire              _GEN_433 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h0;	// @[lsu.scala:1295:62]
  wire              _GEN_434 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h1;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_435 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h2;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_436 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h3;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_437 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h4;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_438 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h5;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_439 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h6;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_440 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h7;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_441 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h8;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_442 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h9;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_443 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hA;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_444 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hB;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_445 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hC;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_446 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hD;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_447 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hE;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_448 = io_dmem_nack_0_bits_uop_ldq_idx == 5'hF;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_449 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h10;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_450 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h11;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_451 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h12;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_452 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h13;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_453 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h14;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_454 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h15;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_455 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h16;	// @[lsu.scala:305:44, :1295:62]
  wire              _GEN_456 = io_dmem_nack_0_bits_uop_ldq_idx == 5'h17;	// @[lsu.scala:1295:62, util.scala:205:25]
  assign nacking_loads_0 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_433;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_1 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_434;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_2 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_435;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_3 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_436;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_4 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_437;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_5 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_438;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_6 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_439;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_7 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_440;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_8 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_441;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_9 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_442;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_10 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_443;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_11 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_444;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_12 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_445;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_13 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_446;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_14 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_447;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_15 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_448;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_16 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_449;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_17 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_450;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_18 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_451;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_19 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_452;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_20 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_453;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_21 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_454;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_22 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_455;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  assign nacking_loads_23 = io_dmem_nack_0_valid & ~io_dmem_nack_0_bits_is_hella & io_dmem_nack_0_bits_uop_uses_ldq & _GEN_456;	// @[lsu.scala:1056:34, :1286:5, :1289:7, :1293:7, :1295:62]
  wire              _GEN_457 = io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq;	// @[lsu.scala:1310:7]
  wire [7:0]        _GEN_458 = _GEN_133[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire [5:0]        _GEN_459 = _GEN_138[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire              _GEN_460 = _GEN_156[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire              _GEN_461 = _GEN_159[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire [1:0]        _GEN_462 = _GEN_170[io_dmem_resp_0_bits_uop_ldq_idx];	// @[lsu.scala:465:79, :1313:58]
  wire              send_iresp = _GEN_462 == 2'h0;	// @[lsu.scala:1313:58]
  wire              send_fresp = _GEN_462 == 2'h1;	// @[lsu.scala:1313:58, :1314:58]
  wire              _GEN_463 = io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_is_amo;	// @[lsu.scala:1281:33, :1330:7, :1333:48]
  wire              dmem_resp_fired_0 = io_dmem_resp_0_valid & (io_dmem_resp_0_bits_uop_uses_ldq | _GEN_463);	// @[lsu.scala:1281:33, :1308:5, :1310:7, :1324:28, :1330:7, :1333:48]
  wire              _T_1725 = dmem_resp_fired_0 & wb_forward_valid_0;	// @[lsu.scala:1066:36, :1281:33, :1308:5, :1310:7, :1345:30]
  wire              _T_1727 = ~dmem_resp_fired_0 & wb_forward_valid_0;	// @[lsu.scala:1066:36, :1281:33, :1308:5, :1310:7, :1349:{18,38}]
  wire [15:0]       _GEN_464 = _GEN_95[wb_forward_ldq_idx_0];	// @[lsu.scala:264:49, :1067:36, util.scala:118:51]
  wire [7:0]        _GEN_465 = _GEN_133[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire [5:0]        _GEN_466 = _GEN_138[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire [1:0]        _GEN_467 = _GEN_97[wb_forward_ldq_idx_0];	// @[lsu.scala:264:49, :1067:36, util.scala:118:51]
  wire              _GEN_468 = _GEN_153[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire              _GEN_469 = _GEN_156[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire              _GEN_470 = _GEN_159[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire [1:0]        _GEN_471 = _GEN_170[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, util.scala:118:51]
  wire              live = (io_core_brupdate_b1_mispredict_mask & _GEN_464) == 16'h0;	// @[util.scala:118:{51,59}]
  wire              _GEN_472 = _GEN_90[wb_forward_stq_idx_0];	// @[AMOALU.scala:11:17, lsu.scala:223:42, :1069:36]
  wire [63:0]       _GEN_473 = _GEN_91[wb_forward_stq_idx_0];	// @[AMOALU.scala:11:17, lsu.scala:223:42, :1069:36]
  wire [3:0][63:0]  _GEN_474 = {{_GEN_473}, {{2{_GEN_473[31:0]}}}, {{2{{2{_GEN_473[15:0]}}}}}, {{2{{2{{2{_GEN_473[7:0]}}}}}}}};	// @[AMOALU.scala:11:17, :27:{13,19,62}, Cat.scala:33:92]
  wire [63:0]       _T_1742 = _GEN_474[_GEN_54[wb_forward_stq_idx_0]];	// @[AMOALU.scala:11:17, :27:{13,19}, lsu.scala:223:42, :1069:36]
  wire              _GEN_475 = _T_1725 | ~_T_1727;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1349:38, :1350:5]
  wire              _io_core_exe_0_iresp_valid_output = _GEN_475 ? io_dmem_resp_0_valid & (io_dmem_resp_0_bits_uop_uses_ldq ? send_iresp : _GEN_463) : _GEN_471 == 2'h0 & _GEN_472 & live;	// @[AMOALU.scala:11:17, lsu.scala:1277:32, :1281:33, :1308:5, :1310:7, :1313:58, :1318:40, :1330:7, :1333:48, :1346:5, :1350:5, :1364:{60,86}, util.scala:118:{51,59}]
  wire              _io_core_exe_0_fresp_valid_output = _GEN_475 ? _GEN_457 & send_fresp : _GEN_471 == 2'h1 & _GEN_472 & live;	// @[AMOALU.scala:11:17, lsu.scala:1278:32, :1308:5, :1310:7, :1314:58, :1320:40, :1346:5, :1350:5, :1365:{60,86}, util.scala:118:{51,59}]
  wire [31:0]       io_core_exe_0_iresp_bits_data_shifted = wb_forward_ld_addr_0[2] ? _T_1742[63:32] : _T_1742[31:0];	// @[AMOALU.scala:27:13, :40:{24,29,37,55}, lsu.scala:1068:36]
  wire              _ldq_bits_debug_wb_data_T_1 = _GEN_467 == 2'h2;	// @[AMOALU.scala:43:26, util.scala:118:51]
  wire [15:0]       io_core_exe_0_iresp_bits_data_shifted_1 = wb_forward_ld_addr_0[1] ? io_core_exe_0_iresp_bits_data_shifted[31:16] : io_core_exe_0_iresp_bits_data_shifted[15:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  wire              _ldq_bits_debug_wb_data_T_10 = _GEN_467 == 2'h1;	// @[AMOALU.scala:43:26, util.scala:118:51]
  wire [7:0]        io_core_exe_0_iresp_bits_data_shifted_2 = wb_forward_ld_addr_0[0] ? io_core_exe_0_iresp_bits_data_shifted_1[15:8] : io_core_exe_0_iresp_bits_data_shifted_1[7:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  wire              _ldq_bits_debug_wb_data_T_19 = _GEN_467 == 2'h0;	// @[AMOALU.scala:43:26, util.scala:118:51]
  wire [31:0]       io_core_exe_0_fresp_bits_data_shifted = wb_forward_ld_addr_0[2] ? _T_1742[63:32] : _T_1742[31:0];	// @[AMOALU.scala:27:13, :40:{24,29,37,55}, lsu.scala:1068:36]
  wire [15:0]       io_core_exe_0_fresp_bits_data_shifted_1 = wb_forward_ld_addr_0[1] ? io_core_exe_0_fresp_bits_data_shifted[31:16] : io_core_exe_0_fresp_bits_data_shifted[15:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  wire [7:0]        io_core_exe_0_fresp_bits_data_shifted_2 = wb_forward_ld_addr_0[0] ? io_core_exe_0_fresp_bits_data_shifted_1[15:8] : io_core_exe_0_fresp_bits_data_shifted_1[7:0];	// @[AMOALU.scala:40:{24,29,37,55}, lsu.scala:1068:36]
  reg               io_core_ld_miss_REG;	// @[lsu.scala:1382:37]
  reg               spec_ld_succeed_REG;	// @[lsu.scala:1384:13]
  reg  [4:0]        spec_ld_succeed_REG_1;	// @[lsu.scala:1386:56]
  wire              commit_store = io_core_commit_valids_0 & io_core_commit_uops_0_uses_stq;	// @[lsu.scala:1453:49]
  wire              commit_load = io_core_commit_valids_0 & io_core_commit_uops_0_uses_ldq;	// @[lsu.scala:1454:49]
  wire [4:0]        idx = commit_store ? stq_commit_head : ldq_head;	// @[lsu.scala:214:29, :218:29, :1453:49, :1455:18]
  wire              _GEN_476 = ~commit_store & commit_load;	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1459:31]
  wire              _GEN_477 = _GEN_476 & ~reset;	// @[lsu.scala:1459:31, :1460:14]
  wire              _GEN_478 = _GEN_94[idx];	// @[lsu.scala:305:44, :1455:18, :1460:14]
  wire              wrap_20 = stq_commit_head == 5'h17;	// @[lsu.scala:218:29, util.scala:205:25]
  wire [4:0]        _T_2051 = stq_commit_head + 5'h1;	// @[lsu.scala:218:29, :305:44, util.scala:206:28]
  wire [4:0]        _T_2053 = commit_store ? (wrap_20 ? 5'h0 : _T_2051) : stq_commit_head;	// @[lsu.scala:218:29, :1453:49, :1484:31, util.scala:205:25, :206:{10,28}]
  wire              wrap_21 = ldq_head == 5'h17;	// @[lsu.scala:214:29, util.scala:205:25]
  wire [4:0]        _T_2055 = ldq_head + 5'h1;	// @[lsu.scala:214:29, :305:44, util.scala:206:28]
  wire [4:0]        _T_2057 = commit_load ? (wrap_21 ? 5'h0 : _T_2055) : ldq_head;	// @[lsu.scala:214:29, :1454:49, :1488:31, util.scala:205:25, :206:{10,28}]
  wire              commit_store_1 = io_core_commit_valids_1 & io_core_commit_uops_1_uses_stq;	// @[lsu.scala:1453:49]
  wire              commit_load_1 = io_core_commit_valids_1 & io_core_commit_uops_1_uses_ldq;	// @[lsu.scala:1454:49]
  wire [4:0]        idx_1 = commit_store_1 ? _T_2053 : _T_2057;	// @[lsu.scala:1453:49, :1455:18, :1484:31, :1488:31]
  wire              _GEN_479 = ~commit_store_1 & commit_load_1;	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1459:31]
  wire              _GEN_480 = _GEN_479 & ~reset;	// @[lsu.scala:1459:31, :1460:14]
  wire              _GEN_481 = _GEN_94[idx_1];	// @[lsu.scala:305:44, :1455:18, :1460:14]
  wire              wrap_22 = _T_2053 == 5'h17;	// @[lsu.scala:1484:31, util.scala:205:25]
  wire [4:0]        _T_2067 = _T_2053 + 5'h1;	// @[lsu.scala:305:44, :1484:31, util.scala:206:28]
  wire [4:0]        _T_2069 = commit_store_1 ? (wrap_22 ? 5'h0 : _T_2067) : _T_2053;	// @[lsu.scala:1453:49, :1484:31, util.scala:205:25, :206:{10,28}]
  wire              wrap_23 = _T_2057 == 5'h17;	// @[lsu.scala:1488:31, util.scala:205:25]
  wire [4:0]        _T_2071 = _T_2057 + 5'h1;	// @[lsu.scala:305:44, :1488:31, util.scala:206:28]
  wire [4:0]        _T_2073 = commit_load_1 ? (wrap_23 ? 5'h0 : _T_2071) : _T_2057;	// @[lsu.scala:1454:49, :1488:31, util.scala:205:25, :206:{10,28}]
  wire              commit_store_2 = io_core_commit_valids_2 & io_core_commit_uops_2_uses_stq;	// @[lsu.scala:1453:49]
  wire              commit_load_2 = io_core_commit_valids_2 & io_core_commit_uops_2_uses_ldq;	// @[lsu.scala:1454:49]
  wire [4:0]        idx_2 = commit_store_2 ? _T_2069 : _T_2073;	// @[lsu.scala:1453:49, :1455:18, :1484:31, :1488:31]
  wire              _GEN_482 = ~commit_store_2 & commit_load_2;	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1459:31]
  wire              _GEN_483 = _GEN_482 & ~reset;	// @[lsu.scala:1459:31, :1460:14]
  wire              _GEN_484 = _GEN_94[idx_2];	// @[lsu.scala:305:44, :1455:18, :1460:14]
  wire              wrap_24 = _T_2069 == 5'h17;	// @[lsu.scala:1484:31, util.scala:205:25]
  wire [4:0]        _T_2083 = _T_2069 + 5'h1;	// @[lsu.scala:305:44, :1484:31, util.scala:206:28]
  wire [4:0]        _T_2085 = commit_store_2 ? (wrap_24 ? 5'h0 : _T_2083) : _T_2069;	// @[lsu.scala:1453:49, :1484:31, util.scala:205:25, :206:{10,28}]
  wire              wrap_25 = _T_2073 == 5'h17;	// @[lsu.scala:1488:31, util.scala:205:25]
  wire [4:0]        _T_2087 = _T_2073 + 5'h1;	// @[lsu.scala:305:44, :1488:31, util.scala:206:28]
  wire [4:0]        _T_2089 = commit_load_2 ? (wrap_25 ? 5'h0 : _T_2087) : _T_2073;	// @[lsu.scala:1454:49, :1488:31, util.scala:205:25, :206:{10,28}]
  wire              commit_store_3 = io_core_commit_valids_3 & io_core_commit_uops_3_uses_stq;	// @[lsu.scala:1453:49]
  wire              commit_load_3 = io_core_commit_valids_3 & io_core_commit_uops_3_uses_ldq;	// @[lsu.scala:1454:49]
  wire [4:0]        idx_3 = commit_store_3 ? _T_2085 : _T_2089;	// @[lsu.scala:1453:49, :1455:18, :1484:31, :1488:31]
  wire              _GEN_485 = ~commit_store_3 & commit_load_3;	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1459:31]
  wire              _GEN_486 = _GEN_485 & ~reset;	// @[lsu.scala:1459:31, :1460:14]
  wire              _GEN_487 = _GEN_94[idx_3];	// @[lsu.scala:305:44, :1455:18, :1460:14]
  wire              wrap_26 = _T_2085 == 5'h17;	// @[lsu.scala:1484:31, util.scala:205:25]
  wire [4:0]        _T_2099 = _T_2085 + 5'h1;	// @[lsu.scala:305:44, :1484:31, util.scala:206:28]
  wire [4:0]        _T_2101 = commit_store_3 ? (wrap_26 ? 5'h0 : _T_2099) : _T_2085;	// @[lsu.scala:1453:49, :1484:31, util.scala:205:25, :206:{10,28}]
  wire              wrap_27 = _T_2089 == 5'h17;	// @[lsu.scala:1488:31, util.scala:205:25]
  wire [4:0]        _T_2103 = _T_2089 + 5'h1;	// @[lsu.scala:305:44, :1488:31, util.scala:206:28]
  wire [4:0]        _T_2105 = commit_load_3 ? (wrap_27 ? 5'h0 : _T_2103) : _T_2089;	// @[lsu.scala:1454:49, :1488:31, util.scala:205:25, :206:{10,28}]
  wire              commit_store_4 = io_core_commit_valids_4 & io_core_commit_uops_4_uses_stq;	// @[lsu.scala:1453:49]
  wire              commit_load_4 = io_core_commit_valids_4 & io_core_commit_uops_4_uses_ldq;	// @[lsu.scala:1454:49]
  wire [4:0]        idx_4 = commit_store_4 ? _T_2101 : _T_2105;	// @[lsu.scala:1453:49, :1455:18, :1484:31, :1488:31]
  wire              _GEN_488 = ~commit_store_4 & commit_load_4;	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1459:31]
  wire              _GEN_489 = _GEN_488 & ~reset;	// @[lsu.scala:1459:31, :1460:14]
  wire              _GEN_490 = _GEN_94[idx_4];	// @[lsu.scala:305:44, :1455:18, :1460:14]
  wire              _GEN_491 = _GEN_57[stq_head];	// @[lsu.scala:216:29, :223:42, :1496:29]
  wire [31:0]       _GEN_492 = {{stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_0_bits_succeeded}, {stq_23_bits_succeeded}, {stq_22_bits_succeeded}, {stq_21_bits_succeeded}, {stq_20_bits_succeeded}, {stq_19_bits_succeeded}, {stq_18_bits_succeeded}, {stq_17_bits_succeeded}, {stq_16_bits_succeeded}, {stq_15_bits_succeeded}, {stq_14_bits_succeeded}, {stq_13_bits_succeeded}, {stq_12_bits_succeeded}, {stq_11_bits_succeeded}, {stq_10_bits_succeeded}, {stq_9_bits_succeeded}, {stq_8_bits_succeeded}, {stq_7_bits_succeeded}, {stq_6_bits_succeeded}, {stq_5_bits_succeeded}, {stq_4_bits_succeeded}, {stq_3_bits_succeeded}, {stq_2_bits_succeeded}, {stq_1_bits_succeeded}, {stq_0_bits_succeeded}};	// @[lsu.scala:210:16, :1496:29]
  wire              _T_2120 = _GEN_1[stq_head] & _GEN_93[stq_head];	// @[lsu.scala:216:29, :223:42, :1496:29]
  wire              _T_2122 = _GEN_491 & ~io_dmem_ordered;	// @[lsu.scala:1496:29, :1498:{43,46}]
  assign store_needs_order = _T_2120 & _T_2122;	// @[lsu.scala:407:35, :1496:29, :1497:3, :1498:{43,64}]
  wire              clear_store = _T_2120 & (_GEN_491 ? io_dmem_ordered : _GEN_492[stq_head]);	// @[lsu.scala:216:29, :258:33, :1496:29, :1497:3, :1502:{17,23}]
  wire              _io_hellacache_req_ready_output = hella_state == 3'h0;	// @[lsu.scala:241:38, :1529:21]
  assign _T_2125 = hella_state == 3'h1;	// @[lsu.scala:241:38, :805:26, :1535:28]
  assign _GEN_0 = ~_io_hellacache_req_ready_output;	// @[lsu.scala:518:42, :1529:{21,34}, :1535:38]
  wire              _T_2128 = hella_state == 3'h3;	// @[lsu.scala:241:38, :1550:19, :1552:28]
  wire              _T_2129 = hella_state == 3'h2;	// @[lsu.scala:241:38, :1548:19, :1555:28]
  wire              _T_2133 = hella_state == 3'h4;	// @[lsu.scala:241:38, :1562:28, util.scala:351:72]
  wire              _T_2134 = io_dmem_resp_0_valid & io_dmem_resp_0_bits_is_hella;	// @[lsu.scala:1564:35]
  assign _T_2136 = hella_state == 3'h5;	// @[lsu.scala:241:38, :1578:28, util.scala:351:72]
  assign _GEN = ~(_io_hellacache_req_ready_output | _T_2125 | _T_2128 | _T_2129 | _T_2133);	// @[lsu.scala:521:42, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}, :1555:{28,38}, :1562:{28,40}, :1578:42]
  wire [2:0]        _GEN_493 = hella_state == 3'h6 & io_dmem_resp_0_valid & io_dmem_resp_0_bits_is_hella ? 3'h0 : hella_state;	// @[lsu.scala:241:38, :1584:{28,40}, :1586:69, :1587:21, util.scala:351:72]
  wire [31:0]       _T_193 = 32'h1 << _T_162;	// @[lsu.scala:260:71, :336:72, :338:21]
  wire [31:0]       _ldq_23_bits_st_dep_mask_T = 32'h1 << stq_head;	// @[lsu.scala:216:29, :260:71]
  wire [23:0]       _GEN_494 = {24{~clear_store}} | ~(_ldq_23_bits_st_dep_mask_T[23:0]);	// @[lsu.scala:258:33, :260:{33,65,71}, :1497:3, :1502:17]
  wire [23:0]       _GEN_495 = _GEN_494 & live_store_mask;	// @[lsu.scala:259:32, :260:33]
  wire              _GEN_496 = dis_ld_val & ldq_tail == 5'h0;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_497 = dis_ld_val & ldq_tail == 5'h1;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_498 = dis_ld_val & ldq_tail == 5'h2;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_499 = dis_ld_val & ldq_tail == 5'h3;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_500 = dis_ld_val & ldq_tail == 5'h4;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_501 = dis_ld_val & ldq_tail == 5'h5;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_502 = dis_ld_val & ldq_tail == 5'h6;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_503 = dis_ld_val & ldq_tail == 5'h7;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_504 = dis_ld_val & ldq_tail == 5'h8;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_505 = dis_ld_val & ldq_tail == 5'h9;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_506 = dis_ld_val & ldq_tail == 5'hA;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_507 = dis_ld_val & ldq_tail == 5'hB;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_508 = dis_ld_val & ldq_tail == 5'hC;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_509 = dis_ld_val & ldq_tail == 5'hD;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_510 = dis_ld_val & ldq_tail == 5'hE;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_511 = dis_ld_val & ldq_tail == 5'hF;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_512 = dis_ld_val & ldq_tail == 5'h10;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_513 = dis_ld_val & ldq_tail == 5'h11;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_514 = dis_ld_val & ldq_tail == 5'h12;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_515 = dis_ld_val & ldq_tail == 5'h13;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_516 = dis_ld_val & ldq_tail == 5'h14;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_517 = dis_ld_val & ldq_tail == 5'h15;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_518 = dis_ld_val & ldq_tail == 5'h16;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44]
  wire              _GEN_519 = dis_ld_val & ldq_tail == 5'h17;	// @[lsu.scala:209:16, :215:29, :301:85, :304:5, :305:44, util.scala:205:25]
  wire              _GEN_520 = dis_st_val & stq_tail == 5'h0;	// @[lsu.scala:210:16, :217:29, :302:85, :321:5, :322:39]
  wire              _GEN_521 = dis_st_val & stq_tail == 5'h1;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_522 = dis_st_val & stq_tail == 5'h2;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_523 = dis_st_val & stq_tail == 5'h3;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_524 = dis_st_val & stq_tail == 5'h4;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_525 = dis_st_val & stq_tail == 5'h5;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_526 = dis_st_val & stq_tail == 5'h6;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_527 = dis_st_val & stq_tail == 5'h7;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_528 = dis_st_val & stq_tail == 5'h8;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_529 = dis_st_val & stq_tail == 5'h9;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_530 = dis_st_val & stq_tail == 5'hA;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_531 = dis_st_val & stq_tail == 5'hB;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_532 = dis_st_val & stq_tail == 5'hC;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_533 = dis_st_val & stq_tail == 5'hD;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_534 = dis_st_val & stq_tail == 5'hE;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_535 = dis_st_val & stq_tail == 5'hF;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_536 = dis_st_val & stq_tail == 5'h10;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_537 = dis_st_val & stq_tail == 5'h11;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_538 = dis_st_val & stq_tail == 5'h12;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_539 = dis_st_val & stq_tail == 5'h13;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_540 = dis_st_val & stq_tail == 5'h14;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_541 = dis_st_val & stq_tail == 5'h15;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_542 = dis_st_val & stq_tail == 5'h16;	// @[lsu.scala:210:16, :217:29, :302:85, :305:44, :321:5, :322:39]
  wire              _GEN_543 = dis_st_val & stq_tail == 5'h17;	// @[lsu.scala:210:16, :217:29, :302:85, :321:5, :322:39, util.scala:205:25]
  wire              _GEN_544 = dis_ld_val | ~_GEN_520;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_545 = dis_ld_val | ~_GEN_521;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_546 = dis_ld_val | ~_GEN_522;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_547 = dis_ld_val | ~_GEN_523;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_548 = dis_ld_val | ~_GEN_524;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_549 = dis_ld_val | ~_GEN_525;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_550 = dis_ld_val | ~_GEN_526;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_551 = dis_ld_val | ~_GEN_527;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_552 = dis_ld_val | ~_GEN_528;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_553 = dis_ld_val | ~_GEN_529;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_554 = dis_ld_val | ~_GEN_530;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_555 = dis_ld_val | ~_GEN_531;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_556 = dis_ld_val | ~_GEN_532;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_557 = dis_ld_val | ~_GEN_533;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_558 = dis_ld_val | ~_GEN_534;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_559 = dis_ld_val | ~_GEN_535;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_560 = dis_ld_val | ~_GEN_536;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_561 = dis_ld_val | ~_GEN_537;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_562 = dis_ld_val | ~_GEN_538;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_563 = dis_ld_val | ~_GEN_539;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_564 = dis_ld_val | ~_GEN_540;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_565 = dis_ld_val | ~_GEN_541;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_566 = dis_ld_val | ~_GEN_542;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_567 = dis_ld_val | ~_GEN_543;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire [31:0]       _T_36 = 32'h1 << stq_tail;	// @[lsu.scala:217:29, :260:71, :336:72]
  wire [23:0]       _GEN_568 = {24{dis_st_val}} & _T_36[23:0] | _GEN_495;	// @[lsu.scala:260:33, :302:85, :336:{31,72}]
  wire              _GEN_569 = _T_35 == 5'h0;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_570 = _GEN_569 | _GEN_496;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_571 = dis_ld_val_1 ? _GEN_570 | ldq_0_valid : _GEN_496 | ldq_0_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_572 = _T_35 == 5'h1;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_573 = _GEN_572 | _GEN_497;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_574 = dis_ld_val_1 ? _GEN_573 | ldq_1_valid : _GEN_497 | ldq_1_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_575 = _T_35 == 5'h2;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_576 = _GEN_575 | _GEN_498;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_577 = dis_ld_val_1 ? _GEN_576 | ldq_2_valid : _GEN_498 | ldq_2_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_578 = _T_35 == 5'h3;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_579 = _GEN_578 | _GEN_499;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_580 = dis_ld_val_1 ? _GEN_579 | ldq_3_valid : _GEN_499 | ldq_3_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_581 = _T_35 == 5'h4;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_582 = _GEN_581 | _GEN_500;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_583 = dis_ld_val_1 ? _GEN_582 | ldq_4_valid : _GEN_500 | ldq_4_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_584 = _T_35 == 5'h5;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_585 = _GEN_584 | _GEN_501;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_586 = dis_ld_val_1 ? _GEN_585 | ldq_5_valid : _GEN_501 | ldq_5_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_587 = _T_35 == 5'h6;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_588 = _GEN_587 | _GEN_502;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_589 = dis_ld_val_1 ? _GEN_588 | ldq_6_valid : _GEN_502 | ldq_6_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_590 = _T_35 == 5'h7;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_591 = _GEN_590 | _GEN_503;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_592 = dis_ld_val_1 ? _GEN_591 | ldq_7_valid : _GEN_503 | ldq_7_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_593 = _T_35 == 5'h8;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_594 = _GEN_593 | _GEN_504;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_595 = dis_ld_val_1 ? _GEN_594 | ldq_8_valid : _GEN_504 | ldq_8_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_596 = _T_35 == 5'h9;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_597 = _GEN_596 | _GEN_505;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_598 = dis_ld_val_1 ? _GEN_597 | ldq_9_valid : _GEN_505 | ldq_9_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_599 = _T_35 == 5'hA;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_600 = _GEN_599 | _GEN_506;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_601 = dis_ld_val_1 ? _GEN_600 | ldq_10_valid : _GEN_506 | ldq_10_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_602 = _T_35 == 5'hB;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_603 = _GEN_602 | _GEN_507;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_604 = dis_ld_val_1 ? _GEN_603 | ldq_11_valid : _GEN_507 | ldq_11_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_605 = _T_35 == 5'hC;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_606 = _GEN_605 | _GEN_508;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_607 = dis_ld_val_1 ? _GEN_606 | ldq_12_valid : _GEN_508 | ldq_12_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_608 = _T_35 == 5'hD;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_609 = _GEN_608 | _GEN_509;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_610 = dis_ld_val_1 ? _GEN_609 | ldq_13_valid : _GEN_509 | ldq_13_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_611 = _T_35 == 5'hE;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_612 = _GEN_611 | _GEN_510;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_613 = dis_ld_val_1 ? _GEN_612 | ldq_14_valid : _GEN_510 | ldq_14_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_614 = _T_35 == 5'hF;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_615 = _GEN_614 | _GEN_511;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_616 = dis_ld_val_1 ? _GEN_615 | ldq_15_valid : _GEN_511 | ldq_15_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_617 = _T_35 == 5'h10;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_618 = _GEN_617 | _GEN_512;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_619 = dis_ld_val_1 ? _GEN_618 | ldq_16_valid : _GEN_512 | ldq_16_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_620 = _T_35 == 5'h11;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_621 = _GEN_620 | _GEN_513;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_622 = dis_ld_val_1 ? _GEN_621 | ldq_17_valid : _GEN_513 | ldq_17_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_623 = _T_35 == 5'h12;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_624 = _GEN_623 | _GEN_514;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_625 = dis_ld_val_1 ? _GEN_624 | ldq_18_valid : _GEN_514 | ldq_18_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_626 = _T_35 == 5'h13;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_627 = _GEN_626 | _GEN_515;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_628 = dis_ld_val_1 ? _GEN_627 | ldq_19_valid : _GEN_515 | ldq_19_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_629 = _T_35 == 5'h14;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_630 = _GEN_629 | _GEN_516;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_631 = dis_ld_val_1 ? _GEN_630 | ldq_20_valid : _GEN_516 | ldq_20_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_632 = _T_35 == 5'h15;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_633 = _GEN_632 | _GEN_517;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_634 = dis_ld_val_1 ? _GEN_633 | ldq_21_valid : _GEN_517 | ldq_21_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_635 = _T_35 == 5'h16;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_636 = _GEN_635 | _GEN_518;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_637 = dis_ld_val_1 ? _GEN_636 | ldq_22_valid : _GEN_518 | ldq_22_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_638 = _T_35 == 5'h17;	// @[lsu.scala:305:44, :333:21, util.scala:205:25]
  wire              _GEN_639 = _GEN_638 | _GEN_519;	// @[lsu.scala:209:16, :304:5, :305:44]
  wire              _GEN_640 = dis_ld_val_1 ? _GEN_639 | ldq_23_valid : _GEN_519 | ldq_23_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44]
  wire              _GEN_641 = dis_ld_val_1 & _GEN_569;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_642 = dis_ld_val_1 & _GEN_572;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_643 = dis_ld_val_1 & _GEN_575;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_644 = dis_ld_val_1 & _GEN_578;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_645 = dis_ld_val_1 & _GEN_581;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_646 = dis_ld_val_1 & _GEN_584;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_647 = dis_ld_val_1 & _GEN_587;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_648 = dis_ld_val_1 & _GEN_590;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_649 = dis_ld_val_1 & _GEN_593;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_650 = dis_ld_val_1 & _GEN_596;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_651 = dis_ld_val_1 & _GEN_599;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_652 = dis_ld_val_1 & _GEN_602;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_653 = dis_ld_val_1 & _GEN_605;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_654 = dis_ld_val_1 & _GEN_608;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_655 = dis_ld_val_1 & _GEN_611;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_656 = dis_ld_val_1 & _GEN_614;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_657 = dis_ld_val_1 & _GEN_617;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_658 = dis_ld_val_1 & _GEN_620;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_659 = dis_ld_val_1 & _GEN_623;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_660 = dis_ld_val_1 & _GEN_626;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_661 = dis_ld_val_1 & _GEN_629;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_662 = dis_ld_val_1 & _GEN_632;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_663 = dis_ld_val_1 & _GEN_635;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_664 = dis_ld_val_1 & _GEN_638;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_665 = dis_ld_val_1 ? ~_GEN_570 & ldq_0_bits_addr_valid : ~_GEN_496 & ldq_0_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_666 = dis_ld_val_1 ? ~_GEN_573 & ldq_1_bits_addr_valid : ~_GEN_497 & ldq_1_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_667 = dis_ld_val_1 ? ~_GEN_576 & ldq_2_bits_addr_valid : ~_GEN_498 & ldq_2_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_668 = dis_ld_val_1 ? ~_GEN_579 & ldq_3_bits_addr_valid : ~_GEN_499 & ldq_3_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_669 = dis_ld_val_1 ? ~_GEN_582 & ldq_4_bits_addr_valid : ~_GEN_500 & ldq_4_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_670 = dis_ld_val_1 ? ~_GEN_585 & ldq_5_bits_addr_valid : ~_GEN_501 & ldq_5_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_671 = dis_ld_val_1 ? ~_GEN_588 & ldq_6_bits_addr_valid : ~_GEN_502 & ldq_6_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_672 = dis_ld_val_1 ? ~_GEN_591 & ldq_7_bits_addr_valid : ~_GEN_503 & ldq_7_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_673 = dis_ld_val_1 ? ~_GEN_594 & ldq_8_bits_addr_valid : ~_GEN_504 & ldq_8_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_674 = dis_ld_val_1 ? ~_GEN_597 & ldq_9_bits_addr_valid : ~_GEN_505 & ldq_9_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_675 = dis_ld_val_1 ? ~_GEN_600 & ldq_10_bits_addr_valid : ~_GEN_506 & ldq_10_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_676 = dis_ld_val_1 ? ~_GEN_603 & ldq_11_bits_addr_valid : ~_GEN_507 & ldq_11_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_677 = dis_ld_val_1 ? ~_GEN_606 & ldq_12_bits_addr_valid : ~_GEN_508 & ldq_12_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_678 = dis_ld_val_1 ? ~_GEN_609 & ldq_13_bits_addr_valid : ~_GEN_509 & ldq_13_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_679 = dis_ld_val_1 ? ~_GEN_612 & ldq_14_bits_addr_valid : ~_GEN_510 & ldq_14_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_680 = dis_ld_val_1 ? ~_GEN_615 & ldq_15_bits_addr_valid : ~_GEN_511 & ldq_15_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_681 = dis_ld_val_1 ? ~_GEN_618 & ldq_16_bits_addr_valid : ~_GEN_512 & ldq_16_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_682 = dis_ld_val_1 ? ~_GEN_621 & ldq_17_bits_addr_valid : ~_GEN_513 & ldq_17_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_683 = dis_ld_val_1 ? ~_GEN_624 & ldq_18_bits_addr_valid : ~_GEN_514 & ldq_18_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_684 = dis_ld_val_1 ? ~_GEN_627 & ldq_19_bits_addr_valid : ~_GEN_515 & ldq_19_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_685 = dis_ld_val_1 ? ~_GEN_630 & ldq_20_bits_addr_valid : ~_GEN_516 & ldq_20_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_686 = dis_ld_val_1 ? ~_GEN_633 & ldq_21_bits_addr_valid : ~_GEN_517 & ldq_21_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_687 = dis_ld_val_1 ? ~_GEN_636 & ldq_22_bits_addr_valid : ~_GEN_518 & ldq_22_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_688 = dis_ld_val_1 ? ~_GEN_639 & ldq_23_bits_addr_valid : ~_GEN_519 & ldq_23_bits_addr_valid;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44]
  wire              _GEN_689 = dis_ld_val_1 ? ~_GEN_570 & ldq_0_bits_executed : ~_GEN_496 & ldq_0_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_690 = dis_ld_val_1 ? ~_GEN_573 & ldq_1_bits_executed : ~_GEN_497 & ldq_1_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_691 = dis_ld_val_1 ? ~_GEN_576 & ldq_2_bits_executed : ~_GEN_498 & ldq_2_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_692 = dis_ld_val_1 ? ~_GEN_579 & ldq_3_bits_executed : ~_GEN_499 & ldq_3_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_693 = dis_ld_val_1 ? ~_GEN_582 & ldq_4_bits_executed : ~_GEN_500 & ldq_4_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_694 = dis_ld_val_1 ? ~_GEN_585 & ldq_5_bits_executed : ~_GEN_501 & ldq_5_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_695 = dis_ld_val_1 ? ~_GEN_588 & ldq_6_bits_executed : ~_GEN_502 & ldq_6_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_696 = dis_ld_val_1 ? ~_GEN_591 & ldq_7_bits_executed : ~_GEN_503 & ldq_7_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_697 = dis_ld_val_1 ? ~_GEN_594 & ldq_8_bits_executed : ~_GEN_504 & ldq_8_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_698 = dis_ld_val_1 ? ~_GEN_597 & ldq_9_bits_executed : ~_GEN_505 & ldq_9_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_699 = dis_ld_val_1 ? ~_GEN_600 & ldq_10_bits_executed : ~_GEN_506 & ldq_10_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_700 = dis_ld_val_1 ? ~_GEN_603 & ldq_11_bits_executed : ~_GEN_507 & ldq_11_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_701 = dis_ld_val_1 ? ~_GEN_606 & ldq_12_bits_executed : ~_GEN_508 & ldq_12_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_702 = dis_ld_val_1 ? ~_GEN_609 & ldq_13_bits_executed : ~_GEN_509 & ldq_13_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_703 = dis_ld_val_1 ? ~_GEN_612 & ldq_14_bits_executed : ~_GEN_510 & ldq_14_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_704 = dis_ld_val_1 ? ~_GEN_615 & ldq_15_bits_executed : ~_GEN_511 & ldq_15_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_705 = dis_ld_val_1 ? ~_GEN_618 & ldq_16_bits_executed : ~_GEN_512 & ldq_16_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_706 = dis_ld_val_1 ? ~_GEN_621 & ldq_17_bits_executed : ~_GEN_513 & ldq_17_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_707 = dis_ld_val_1 ? ~_GEN_624 & ldq_18_bits_executed : ~_GEN_514 & ldq_18_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_708 = dis_ld_val_1 ? ~_GEN_627 & ldq_19_bits_executed : ~_GEN_515 & ldq_19_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_709 = dis_ld_val_1 ? ~_GEN_630 & ldq_20_bits_executed : ~_GEN_516 & ldq_20_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_710 = dis_ld_val_1 ? ~_GEN_633 & ldq_21_bits_executed : ~_GEN_517 & ldq_21_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_711 = dis_ld_val_1 ? ~_GEN_636 & ldq_22_bits_executed : ~_GEN_518 & ldq_22_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_712 = dis_ld_val_1 ? ~_GEN_639 & ldq_23_bits_executed : ~_GEN_519 & ldq_23_bits_executed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44]
  wire              _GEN_713 = dis_ld_val_1 ? ~_GEN_570 & ldq_0_bits_succeeded : ~_GEN_496 & ldq_0_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_714 = dis_ld_val_1 ? ~_GEN_573 & ldq_1_bits_succeeded : ~_GEN_497 & ldq_1_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_715 = dis_ld_val_1 ? ~_GEN_576 & ldq_2_bits_succeeded : ~_GEN_498 & ldq_2_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_716 = dis_ld_val_1 ? ~_GEN_579 & ldq_3_bits_succeeded : ~_GEN_499 & ldq_3_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_717 = dis_ld_val_1 ? ~_GEN_582 & ldq_4_bits_succeeded : ~_GEN_500 & ldq_4_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_718 = dis_ld_val_1 ? ~_GEN_585 & ldq_5_bits_succeeded : ~_GEN_501 & ldq_5_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_719 = dis_ld_val_1 ? ~_GEN_588 & ldq_6_bits_succeeded : ~_GEN_502 & ldq_6_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_720 = dis_ld_val_1 ? ~_GEN_591 & ldq_7_bits_succeeded : ~_GEN_503 & ldq_7_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_721 = dis_ld_val_1 ? ~_GEN_594 & ldq_8_bits_succeeded : ~_GEN_504 & ldq_8_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_722 = dis_ld_val_1 ? ~_GEN_597 & ldq_9_bits_succeeded : ~_GEN_505 & ldq_9_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_723 = dis_ld_val_1 ? ~_GEN_600 & ldq_10_bits_succeeded : ~_GEN_506 & ldq_10_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_724 = dis_ld_val_1 ? ~_GEN_603 & ldq_11_bits_succeeded : ~_GEN_507 & ldq_11_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_725 = dis_ld_val_1 ? ~_GEN_606 & ldq_12_bits_succeeded : ~_GEN_508 & ldq_12_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_726 = dis_ld_val_1 ? ~_GEN_609 & ldq_13_bits_succeeded : ~_GEN_509 & ldq_13_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_727 = dis_ld_val_1 ? ~_GEN_612 & ldq_14_bits_succeeded : ~_GEN_510 & ldq_14_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_728 = dis_ld_val_1 ? ~_GEN_615 & ldq_15_bits_succeeded : ~_GEN_511 & ldq_15_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_729 = dis_ld_val_1 ? ~_GEN_618 & ldq_16_bits_succeeded : ~_GEN_512 & ldq_16_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_730 = dis_ld_val_1 ? ~_GEN_621 & ldq_17_bits_succeeded : ~_GEN_513 & ldq_17_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_731 = dis_ld_val_1 ? ~_GEN_624 & ldq_18_bits_succeeded : ~_GEN_514 & ldq_18_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_732 = dis_ld_val_1 ? ~_GEN_627 & ldq_19_bits_succeeded : ~_GEN_515 & ldq_19_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_733 = dis_ld_val_1 ? ~_GEN_630 & ldq_20_bits_succeeded : ~_GEN_516 & ldq_20_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_734 = dis_ld_val_1 ? ~_GEN_633 & ldq_21_bits_succeeded : ~_GEN_517 & ldq_21_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_735 = dis_ld_val_1 ? ~_GEN_636 & ldq_22_bits_succeeded : ~_GEN_518 & ldq_22_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_736 = dis_ld_val_1 ? ~_GEN_639 & ldq_23_bits_succeeded : ~_GEN_519 & ldq_23_bits_succeeded;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44]
  wire              _GEN_737 = dis_ld_val_1 ? ~_GEN_570 & ldq_0_bits_order_fail : ~_GEN_496 & ldq_0_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_738 = dis_ld_val_1 ? ~_GEN_573 & ldq_1_bits_order_fail : ~_GEN_497 & ldq_1_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_739 = dis_ld_val_1 ? ~_GEN_576 & ldq_2_bits_order_fail : ~_GEN_498 & ldq_2_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_740 = dis_ld_val_1 ? ~_GEN_579 & ldq_3_bits_order_fail : ~_GEN_499 & ldq_3_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_741 = dis_ld_val_1 ? ~_GEN_582 & ldq_4_bits_order_fail : ~_GEN_500 & ldq_4_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_742 = dis_ld_val_1 ? ~_GEN_585 & ldq_5_bits_order_fail : ~_GEN_501 & ldq_5_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_743 = dis_ld_val_1 ? ~_GEN_588 & ldq_6_bits_order_fail : ~_GEN_502 & ldq_6_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_744 = dis_ld_val_1 ? ~_GEN_591 & ldq_7_bits_order_fail : ~_GEN_503 & ldq_7_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_745 = dis_ld_val_1 ? ~_GEN_594 & ldq_8_bits_order_fail : ~_GEN_504 & ldq_8_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_746 = dis_ld_val_1 ? ~_GEN_597 & ldq_9_bits_order_fail : ~_GEN_505 & ldq_9_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_747 = dis_ld_val_1 ? ~_GEN_600 & ldq_10_bits_order_fail : ~_GEN_506 & ldq_10_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_748 = dis_ld_val_1 ? ~_GEN_603 & ldq_11_bits_order_fail : ~_GEN_507 & ldq_11_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_749 = dis_ld_val_1 ? ~_GEN_606 & ldq_12_bits_order_fail : ~_GEN_508 & ldq_12_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_750 = dis_ld_val_1 ? ~_GEN_609 & ldq_13_bits_order_fail : ~_GEN_509 & ldq_13_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_751 = dis_ld_val_1 ? ~_GEN_612 & ldq_14_bits_order_fail : ~_GEN_510 & ldq_14_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_752 = dis_ld_val_1 ? ~_GEN_615 & ldq_15_bits_order_fail : ~_GEN_511 & ldq_15_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_753 = dis_ld_val_1 ? ~_GEN_618 & ldq_16_bits_order_fail : ~_GEN_512 & ldq_16_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_754 = dis_ld_val_1 ? ~_GEN_621 & ldq_17_bits_order_fail : ~_GEN_513 & ldq_17_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_755 = dis_ld_val_1 ? ~_GEN_624 & ldq_18_bits_order_fail : ~_GEN_514 & ldq_18_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_756 = dis_ld_val_1 ? ~_GEN_627 & ldq_19_bits_order_fail : ~_GEN_515 & ldq_19_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_757 = dis_ld_val_1 ? ~_GEN_630 & ldq_20_bits_order_fail : ~_GEN_516 & ldq_20_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_758 = dis_ld_val_1 ? ~_GEN_633 & ldq_21_bits_order_fail : ~_GEN_517 & ldq_21_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_759 = dis_ld_val_1 ? ~_GEN_636 & ldq_22_bits_order_fail : ~_GEN_518 & ldq_22_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_760 = dis_ld_val_1 ? ~_GEN_639 & ldq_23_bits_order_fail : ~_GEN_519 & ldq_23_bits_order_fail;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_761 = dis_ld_val_1 ? ~_GEN_570 & ldq_0_bits_observed : ~_GEN_496 & ldq_0_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_762 = dis_ld_val_1 ? ~_GEN_573 & ldq_1_bits_observed : ~_GEN_497 & ldq_1_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_763 = dis_ld_val_1 ? ~_GEN_576 & ldq_2_bits_observed : ~_GEN_498 & ldq_2_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_764 = dis_ld_val_1 ? ~_GEN_579 & ldq_3_bits_observed : ~_GEN_499 & ldq_3_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_765 = dis_ld_val_1 ? ~_GEN_582 & ldq_4_bits_observed : ~_GEN_500 & ldq_4_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_766 = dis_ld_val_1 ? ~_GEN_585 & ldq_5_bits_observed : ~_GEN_501 & ldq_5_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_767 = dis_ld_val_1 ? ~_GEN_588 & ldq_6_bits_observed : ~_GEN_502 & ldq_6_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_768 = dis_ld_val_1 ? ~_GEN_591 & ldq_7_bits_observed : ~_GEN_503 & ldq_7_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_769 = dis_ld_val_1 ? ~_GEN_594 & ldq_8_bits_observed : ~_GEN_504 & ldq_8_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_770 = dis_ld_val_1 ? ~_GEN_597 & ldq_9_bits_observed : ~_GEN_505 & ldq_9_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_771 = dis_ld_val_1 ? ~_GEN_600 & ldq_10_bits_observed : ~_GEN_506 & ldq_10_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_772 = dis_ld_val_1 ? ~_GEN_603 & ldq_11_bits_observed : ~_GEN_507 & ldq_11_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_773 = dis_ld_val_1 ? ~_GEN_606 & ldq_12_bits_observed : ~_GEN_508 & ldq_12_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_774 = dis_ld_val_1 ? ~_GEN_609 & ldq_13_bits_observed : ~_GEN_509 & ldq_13_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_775 = dis_ld_val_1 ? ~_GEN_612 & ldq_14_bits_observed : ~_GEN_510 & ldq_14_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_776 = dis_ld_val_1 ? ~_GEN_615 & ldq_15_bits_observed : ~_GEN_511 & ldq_15_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_777 = dis_ld_val_1 ? ~_GEN_618 & ldq_16_bits_observed : ~_GEN_512 & ldq_16_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_778 = dis_ld_val_1 ? ~_GEN_621 & ldq_17_bits_observed : ~_GEN_513 & ldq_17_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_779 = dis_ld_val_1 ? ~_GEN_624 & ldq_18_bits_observed : ~_GEN_514 & ldq_18_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_780 = dis_ld_val_1 ? ~_GEN_627 & ldq_19_bits_observed : ~_GEN_515 & ldq_19_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_781 = dis_ld_val_1 ? ~_GEN_630 & ldq_20_bits_observed : ~_GEN_516 & ldq_20_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_782 = dis_ld_val_1 ? ~_GEN_633 & ldq_21_bits_observed : ~_GEN_517 & ldq_21_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_783 = dis_ld_val_1 ? ~_GEN_636 & ldq_22_bits_observed : ~_GEN_518 & ldq_22_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_784 = dis_ld_val_1 ? ~_GEN_639 & ldq_23_bits_observed : ~_GEN_519 & ldq_23_bits_observed;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44]
  wire              _GEN_785 = dis_ld_val_1 ? ~_GEN_570 & ldq_0_bits_forward_std_val : ~_GEN_496 & ldq_0_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_786 = dis_ld_val_1 ? ~_GEN_573 & ldq_1_bits_forward_std_val : ~_GEN_497 & ldq_1_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_787 = dis_ld_val_1 ? ~_GEN_576 & ldq_2_bits_forward_std_val : ~_GEN_498 & ldq_2_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_788 = dis_ld_val_1 ? ~_GEN_579 & ldq_3_bits_forward_std_val : ~_GEN_499 & ldq_3_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_789 = dis_ld_val_1 ? ~_GEN_582 & ldq_4_bits_forward_std_val : ~_GEN_500 & ldq_4_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_790 = dis_ld_val_1 ? ~_GEN_585 & ldq_5_bits_forward_std_val : ~_GEN_501 & ldq_5_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_791 = dis_ld_val_1 ? ~_GEN_588 & ldq_6_bits_forward_std_val : ~_GEN_502 & ldq_6_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_792 = dis_ld_val_1 ? ~_GEN_591 & ldq_7_bits_forward_std_val : ~_GEN_503 & ldq_7_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_793 = dis_ld_val_1 ? ~_GEN_594 & ldq_8_bits_forward_std_val : ~_GEN_504 & ldq_8_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_794 = dis_ld_val_1 ? ~_GEN_597 & ldq_9_bits_forward_std_val : ~_GEN_505 & ldq_9_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_795 = dis_ld_val_1 ? ~_GEN_600 & ldq_10_bits_forward_std_val : ~_GEN_506 & ldq_10_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_796 = dis_ld_val_1 ? ~_GEN_603 & ldq_11_bits_forward_std_val : ~_GEN_507 & ldq_11_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_797 = dis_ld_val_1 ? ~_GEN_606 & ldq_12_bits_forward_std_val : ~_GEN_508 & ldq_12_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_798 = dis_ld_val_1 ? ~_GEN_609 & ldq_13_bits_forward_std_val : ~_GEN_509 & ldq_13_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_799 = dis_ld_val_1 ? ~_GEN_612 & ldq_14_bits_forward_std_val : ~_GEN_510 & ldq_14_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_800 = dis_ld_val_1 ? ~_GEN_615 & ldq_15_bits_forward_std_val : ~_GEN_511 & ldq_15_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_801 = dis_ld_val_1 ? ~_GEN_618 & ldq_16_bits_forward_std_val : ~_GEN_512 & ldq_16_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_802 = dis_ld_val_1 ? ~_GEN_621 & ldq_17_bits_forward_std_val : ~_GEN_513 & ldq_17_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_803 = dis_ld_val_1 ? ~_GEN_624 & ldq_18_bits_forward_std_val : ~_GEN_514 & ldq_18_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_804 = dis_ld_val_1 ? ~_GEN_627 & ldq_19_bits_forward_std_val : ~_GEN_515 & ldq_19_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_805 = dis_ld_val_1 ? ~_GEN_630 & ldq_20_bits_forward_std_val : ~_GEN_516 & ldq_20_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_806 = dis_ld_val_1 ? ~_GEN_633 & ldq_21_bits_forward_std_val : ~_GEN_517 & ldq_21_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_807 = dis_ld_val_1 ? ~_GEN_636 & ldq_22_bits_forward_std_val : ~_GEN_518 & ldq_22_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_808 = dis_ld_val_1 ? ~_GEN_639 & ldq_23_bits_forward_std_val : ~_GEN_519 & ldq_23_bits_forward_std_val;	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44]
  wire              _GEN_809 = dis_st_val_1 & _T_42 == 5'h0;	// @[lsu.scala:302:85, :304:5, :321:5, :322:39, :338:21]
  wire              _GEN_810 = dis_st_val_1 & _T_42 == 5'h1;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_811 = dis_st_val_1 & _T_42 == 5'h2;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_812 = dis_st_val_1 & _T_42 == 5'h3;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_813 = dis_st_val_1 & _T_42 == 5'h4;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_814 = dis_st_val_1 & _T_42 == 5'h5;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_815 = dis_st_val_1 & _T_42 == 5'h6;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_816 = dis_st_val_1 & _T_42 == 5'h7;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_817 = dis_st_val_1 & _T_42 == 5'h8;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_818 = dis_st_val_1 & _T_42 == 5'h9;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_819 = dis_st_val_1 & _T_42 == 5'hA;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_820 = dis_st_val_1 & _T_42 == 5'hB;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_821 = dis_st_val_1 & _T_42 == 5'hC;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_822 = dis_st_val_1 & _T_42 == 5'hD;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_823 = dis_st_val_1 & _T_42 == 5'hE;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_824 = dis_st_val_1 & _T_42 == 5'hF;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_825 = dis_st_val_1 & _T_42 == 5'h10;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_826 = dis_st_val_1 & _T_42 == 5'h11;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_827 = dis_st_val_1 & _T_42 == 5'h12;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_828 = dis_st_val_1 & _T_42 == 5'h13;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_829 = dis_st_val_1 & _T_42 == 5'h14;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_830 = dis_st_val_1 & _T_42 == 5'h15;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_831 = dis_st_val_1 & _T_42 == 5'h16;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_832 = dis_st_val_1 & _T_42 == 5'h17;	// @[lsu.scala:302:85, :304:5, :321:5, :322:39, :338:21, util.scala:205:25]
  wire              _GEN_833 = dis_ld_val_1 | ~_GEN_809;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_834 = dis_ld_val_1 | ~_GEN_810;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_835 = dis_ld_val_1 | ~_GEN_811;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_836 = dis_ld_val_1 | ~_GEN_812;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_837 = dis_ld_val_1 | ~_GEN_813;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_838 = dis_ld_val_1 | ~_GEN_814;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_839 = dis_ld_val_1 | ~_GEN_815;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_840 = dis_ld_val_1 | ~_GEN_816;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_841 = dis_ld_val_1 | ~_GEN_817;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_842 = dis_ld_val_1 | ~_GEN_818;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_843 = dis_ld_val_1 | ~_GEN_819;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_844 = dis_ld_val_1 | ~_GEN_820;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_845 = dis_ld_val_1 | ~_GEN_821;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_846 = dis_ld_val_1 | ~_GEN_822;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_847 = dis_ld_val_1 | ~_GEN_823;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_848 = dis_ld_val_1 | ~_GEN_824;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_849 = dis_ld_val_1 | ~_GEN_825;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_850 = dis_ld_val_1 | ~_GEN_826;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_851 = dis_ld_val_1 | ~_GEN_827;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_852 = dis_ld_val_1 | ~_GEN_828;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_853 = dis_ld_val_1 | ~_GEN_829;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_854 = dis_ld_val_1 | ~_GEN_830;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_855 = dis_ld_val_1 | ~_GEN_831;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_856 = dis_ld_val_1 | ~_GEN_832;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire [31:0]       _T_76 = 32'h1 << _T_42;	// @[lsu.scala:260:71, :336:72, :338:21]
  wire [23:0]       _GEN_857 = {24{dis_st_val_1}} & _T_76[23:0] | _GEN_568;	// @[lsu.scala:302:85, :336:{31,72}]
  wire              _GEN_858 = dis_ld_val_2 & _T_75 == 5'h0;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_859 = dis_ld_val_2 & _T_75 == 5'h1;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_860 = dis_ld_val_2 & _T_75 == 5'h2;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_861 = dis_ld_val_2 & _T_75 == 5'h3;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_862 = dis_ld_val_2 & _T_75 == 5'h4;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_863 = dis_ld_val_2 & _T_75 == 5'h5;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_864 = dis_ld_val_2 & _T_75 == 5'h6;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_865 = dis_ld_val_2 & _T_75 == 5'h7;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_866 = dis_ld_val_2 & _T_75 == 5'h8;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_867 = dis_ld_val_2 & _T_75 == 5'h9;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_868 = dis_ld_val_2 & _T_75 == 5'hA;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_869 = dis_ld_val_2 & _T_75 == 5'hB;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_870 = dis_ld_val_2 & _T_75 == 5'hC;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_871 = dis_ld_val_2 & _T_75 == 5'hD;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_872 = dis_ld_val_2 & _T_75 == 5'hE;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_873 = dis_ld_val_2 & _T_75 == 5'hF;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_874 = dis_ld_val_2 & _T_75 == 5'h10;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_875 = dis_ld_val_2 & _T_75 == 5'h11;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_876 = dis_ld_val_2 & _T_75 == 5'h12;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_877 = dis_ld_val_2 & _T_75 == 5'h13;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_878 = dis_ld_val_2 & _T_75 == 5'h14;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_879 = dis_ld_val_2 & _T_75 == 5'h15;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_880 = dis_ld_val_2 & _T_75 == 5'h16;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_881 = dis_ld_val_2 & _T_75 == 5'h17;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21, util.scala:205:25]
  wire              _GEN_882 = dis_st_val_2 & _T_82 == 5'h0;	// @[lsu.scala:302:85, :304:5, :321:5, :322:39, :338:21]
  wire              _GEN_883 = dis_st_val_2 & _T_82 == 5'h1;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_884 = dis_st_val_2 & _T_82 == 5'h2;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_885 = dis_st_val_2 & _T_82 == 5'h3;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_886 = dis_st_val_2 & _T_82 == 5'h4;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_887 = dis_st_val_2 & _T_82 == 5'h5;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_888 = dis_st_val_2 & _T_82 == 5'h6;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_889 = dis_st_val_2 & _T_82 == 5'h7;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_890 = dis_st_val_2 & _T_82 == 5'h8;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_891 = dis_st_val_2 & _T_82 == 5'h9;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_892 = dis_st_val_2 & _T_82 == 5'hA;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_893 = dis_st_val_2 & _T_82 == 5'hB;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_894 = dis_st_val_2 & _T_82 == 5'hC;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_895 = dis_st_val_2 & _T_82 == 5'hD;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_896 = dis_st_val_2 & _T_82 == 5'hE;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_897 = dis_st_val_2 & _T_82 == 5'hF;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_898 = dis_st_val_2 & _T_82 == 5'h10;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_899 = dis_st_val_2 & _T_82 == 5'h11;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_900 = dis_st_val_2 & _T_82 == 5'h12;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_901 = dis_st_val_2 & _T_82 == 5'h13;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_902 = dis_st_val_2 & _T_82 == 5'h14;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_903 = dis_st_val_2 & _T_82 == 5'h15;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_904 = dis_st_val_2 & _T_82 == 5'h16;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_905 = dis_st_val_2 & _T_82 == 5'h17;	// @[lsu.scala:302:85, :304:5, :321:5, :322:39, :338:21, util.scala:205:25]
  wire              _GEN_906 = dis_ld_val_2 | ~_GEN_882;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_907 = dis_ld_val_2 | ~_GEN_883;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_908 = dis_ld_val_2 | ~_GEN_884;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_909 = dis_ld_val_2 | ~_GEN_885;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_910 = dis_ld_val_2 | ~_GEN_886;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_911 = dis_ld_val_2 | ~_GEN_887;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_912 = dis_ld_val_2 | ~_GEN_888;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_913 = dis_ld_val_2 | ~_GEN_889;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_914 = dis_ld_val_2 | ~_GEN_890;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_915 = dis_ld_val_2 | ~_GEN_891;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_916 = dis_ld_val_2 | ~_GEN_892;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_917 = dis_ld_val_2 | ~_GEN_893;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_918 = dis_ld_val_2 | ~_GEN_894;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_919 = dis_ld_val_2 | ~_GEN_895;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_920 = dis_ld_val_2 | ~_GEN_896;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_921 = dis_ld_val_2 | ~_GEN_897;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_922 = dis_ld_val_2 | ~_GEN_898;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_923 = dis_ld_val_2 | ~_GEN_899;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_924 = dis_ld_val_2 | ~_GEN_900;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_925 = dis_ld_val_2 | ~_GEN_901;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_926 = dis_ld_val_2 | ~_GEN_902;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_927 = dis_ld_val_2 | ~_GEN_903;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_928 = dis_ld_val_2 | ~_GEN_904;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_929 = dis_ld_val_2 | ~_GEN_905;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire [31:0]       _T_116 = 32'h1 << _T_82;	// @[lsu.scala:260:71, :336:72, :338:21]
  wire [23:0]       _GEN_930 = {24{dis_st_val_2}} & _T_116[23:0] | _GEN_857;	// @[lsu.scala:302:85, :336:{31,72}]
  wire              _GEN_931 = _T_115 == 5'h0;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_932 = _GEN_931 | _GEN_858;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_933 = _T_115 == 5'h1;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_934 = _GEN_933 | _GEN_859;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_935 = _T_115 == 5'h2;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_936 = _GEN_935 | _GEN_860;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_937 = _T_115 == 5'h3;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_938 = _GEN_937 | _GEN_861;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_939 = _T_115 == 5'h4;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_940 = _GEN_939 | _GEN_862;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_941 = _T_115 == 5'h5;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_942 = _GEN_941 | _GEN_863;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_943 = _T_115 == 5'h6;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_944 = _GEN_943 | _GEN_864;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_945 = _T_115 == 5'h7;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_946 = _GEN_945 | _GEN_865;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_947 = _T_115 == 5'h8;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_948 = _GEN_947 | _GEN_866;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_949 = _T_115 == 5'h9;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_950 = _GEN_949 | _GEN_867;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_951 = _T_115 == 5'hA;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_952 = _GEN_951 | _GEN_868;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_953 = _T_115 == 5'hB;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_954 = _GEN_953 | _GEN_869;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_955 = _T_115 == 5'hC;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_956 = _GEN_955 | _GEN_870;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_957 = _T_115 == 5'hD;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_958 = _GEN_957 | _GEN_871;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_959 = _T_115 == 5'hE;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_960 = _GEN_959 | _GEN_872;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_961 = _T_115 == 5'hF;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_962 = _GEN_961 | _GEN_873;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_963 = _T_115 == 5'h10;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_964 = _GEN_963 | _GEN_874;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_965 = _T_115 == 5'h11;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_966 = _GEN_965 | _GEN_875;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_967 = _T_115 == 5'h12;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_968 = _GEN_967 | _GEN_876;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_969 = _T_115 == 5'h13;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_970 = _GEN_969 | _GEN_877;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_971 = _T_115 == 5'h14;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_972 = _GEN_971 | _GEN_878;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_973 = _T_115 == 5'h15;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_974 = _GEN_973 | _GEN_879;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_975 = _T_115 == 5'h16;	// @[lsu.scala:305:44, :333:21]
  wire              _GEN_976 = _GEN_975 | _GEN_880;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_977 = _T_115 == 5'h17;	// @[lsu.scala:305:44, :333:21, util.scala:205:25]
  wire              _GEN_978 = _GEN_977 | _GEN_881;	// @[lsu.scala:304:5, :305:44]
  wire              _GEN_979 = dis_ld_val_3 & _GEN_931;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_980 = dis_ld_val_3 & _GEN_933;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_981 = dis_ld_val_3 & _GEN_935;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_982 = dis_ld_val_3 & _GEN_937;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_983 = dis_ld_val_3 & _GEN_939;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_984 = dis_ld_val_3 & _GEN_941;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_985 = dis_ld_val_3 & _GEN_943;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_986 = dis_ld_val_3 & _GEN_945;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_987 = dis_ld_val_3 & _GEN_947;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_988 = dis_ld_val_3 & _GEN_949;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_989 = dis_ld_val_3 & _GEN_951;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_990 = dis_ld_val_3 & _GEN_953;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_991 = dis_ld_val_3 & _GEN_955;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_992 = dis_ld_val_3 & _GEN_957;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_993 = dis_ld_val_3 & _GEN_959;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_994 = dis_ld_val_3 & _GEN_961;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_995 = dis_ld_val_3 & _GEN_963;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_996 = dis_ld_val_3 & _GEN_965;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_997 = dis_ld_val_3 & _GEN_967;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_998 = dis_ld_val_3 & _GEN_969;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_999 = dis_ld_val_3 & _GEN_971;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_1000 = dis_ld_val_3 & _GEN_973;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_1001 = dis_ld_val_3 & _GEN_975;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_1002 = dis_ld_val_3 & _GEN_977;	// @[lsu.scala:301:85, :304:5, :305:44, :306:44]
  wire              _GEN_1003 = dis_st_val_3 & _T_122 == 5'h0;	// @[lsu.scala:302:85, :304:5, :321:5, :322:39, :338:21]
  wire              _GEN_1004 = dis_st_val_3 & _T_122 == 5'h1;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1005 = dis_st_val_3 & _T_122 == 5'h2;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1006 = dis_st_val_3 & _T_122 == 5'h3;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1007 = dis_st_val_3 & _T_122 == 5'h4;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1008 = dis_st_val_3 & _T_122 == 5'h5;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1009 = dis_st_val_3 & _T_122 == 5'h6;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1010 = dis_st_val_3 & _T_122 == 5'h7;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1011 = dis_st_val_3 & _T_122 == 5'h8;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1012 = dis_st_val_3 & _T_122 == 5'h9;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1013 = dis_st_val_3 & _T_122 == 5'hA;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1014 = dis_st_val_3 & _T_122 == 5'hB;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1015 = dis_st_val_3 & _T_122 == 5'hC;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1016 = dis_st_val_3 & _T_122 == 5'hD;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1017 = dis_st_val_3 & _T_122 == 5'hE;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1018 = dis_st_val_3 & _T_122 == 5'hF;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1019 = dis_st_val_3 & _T_122 == 5'h10;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1020 = dis_st_val_3 & _T_122 == 5'h11;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1021 = dis_st_val_3 & _T_122 == 5'h12;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1022 = dis_st_val_3 & _T_122 == 5'h13;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1023 = dis_st_val_3 & _T_122 == 5'h14;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1024 = dis_st_val_3 & _T_122 == 5'h15;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1025 = dis_st_val_3 & _T_122 == 5'h16;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1026 = dis_st_val_3 & _T_122 == 5'h17;	// @[lsu.scala:302:85, :304:5, :321:5, :322:39, :338:21, util.scala:205:25]
  wire              _GEN_1027 = dis_ld_val_3 | ~_GEN_1003;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1028 = dis_ld_val_3 | ~_GEN_1004;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1029 = dis_ld_val_3 | ~_GEN_1005;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1030 = dis_ld_val_3 | ~_GEN_1006;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1031 = dis_ld_val_3 | ~_GEN_1007;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1032 = dis_ld_val_3 | ~_GEN_1008;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1033 = dis_ld_val_3 | ~_GEN_1009;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1034 = dis_ld_val_3 | ~_GEN_1010;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1035 = dis_ld_val_3 | ~_GEN_1011;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1036 = dis_ld_val_3 | ~_GEN_1012;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1037 = dis_ld_val_3 | ~_GEN_1013;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1038 = dis_ld_val_3 | ~_GEN_1014;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1039 = dis_ld_val_3 | ~_GEN_1015;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1040 = dis_ld_val_3 | ~_GEN_1016;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1041 = dis_ld_val_3 | ~_GEN_1017;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1042 = dis_ld_val_3 | ~_GEN_1018;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1043 = dis_ld_val_3 | ~_GEN_1019;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1044 = dis_ld_val_3 | ~_GEN_1020;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1045 = dis_ld_val_3 | ~_GEN_1021;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1046 = dis_ld_val_3 | ~_GEN_1022;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1047 = dis_ld_val_3 | ~_GEN_1023;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1048 = dis_ld_val_3 | ~_GEN_1024;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1049 = dis_ld_val_3 | ~_GEN_1025;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1050 = dis_ld_val_3 | ~_GEN_1026;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire [31:0]       _T_156 = 32'h1 << _T_122;	// @[lsu.scala:260:71, :336:72, :338:21]
  wire [23:0]       _GEN_1051 = {24{dis_st_val_3}} & _T_156[23:0] | _GEN_930;	// @[lsu.scala:302:85, :336:{31,72}]
  wire              _GEN_1052 = dis_ld_val_4 & _T_155 == 5'h0;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1053 = _GEN_1052 | (dis_ld_val_3 ? _GEN_932 | _GEN_571 : _GEN_858 | _GEN_571);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1054 = dis_ld_val_4 & _T_155 == 5'h1;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1055 = _GEN_1054 | (dis_ld_val_3 ? _GEN_934 | _GEN_574 : _GEN_859 | _GEN_574);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1056 = dis_ld_val_4 & _T_155 == 5'h2;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1057 = _GEN_1056 | (dis_ld_val_3 ? _GEN_936 | _GEN_577 : _GEN_860 | _GEN_577);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1058 = dis_ld_val_4 & _T_155 == 5'h3;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1059 = _GEN_1058 | (dis_ld_val_3 ? _GEN_938 | _GEN_580 : _GEN_861 | _GEN_580);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1060 = dis_ld_val_4 & _T_155 == 5'h4;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1061 = _GEN_1060 | (dis_ld_val_3 ? _GEN_940 | _GEN_583 : _GEN_862 | _GEN_583);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1062 = dis_ld_val_4 & _T_155 == 5'h5;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1063 = _GEN_1062 | (dis_ld_val_3 ? _GEN_942 | _GEN_586 : _GEN_863 | _GEN_586);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1064 = dis_ld_val_4 & _T_155 == 5'h6;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1065 = _GEN_1064 | (dis_ld_val_3 ? _GEN_944 | _GEN_589 : _GEN_864 | _GEN_589);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1066 = dis_ld_val_4 & _T_155 == 5'h7;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1067 = _GEN_1066 | (dis_ld_val_3 ? _GEN_946 | _GEN_592 : _GEN_865 | _GEN_592);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1068 = dis_ld_val_4 & _T_155 == 5'h8;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1069 = _GEN_1068 | (dis_ld_val_3 ? _GEN_948 | _GEN_595 : _GEN_866 | _GEN_595);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1070 = dis_ld_val_4 & _T_155 == 5'h9;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1071 = _GEN_1070 | (dis_ld_val_3 ? _GEN_950 | _GEN_598 : _GEN_867 | _GEN_598);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1072 = dis_ld_val_4 & _T_155 == 5'hA;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1073 = _GEN_1072 | (dis_ld_val_3 ? _GEN_952 | _GEN_601 : _GEN_868 | _GEN_601);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1074 = dis_ld_val_4 & _T_155 == 5'hB;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1075 = _GEN_1074 | (dis_ld_val_3 ? _GEN_954 | _GEN_604 : _GEN_869 | _GEN_604);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1076 = dis_ld_val_4 & _T_155 == 5'hC;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1077 = _GEN_1076 | (dis_ld_val_3 ? _GEN_956 | _GEN_607 : _GEN_870 | _GEN_607);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1078 = dis_ld_val_4 & _T_155 == 5'hD;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1079 = _GEN_1078 | (dis_ld_val_3 ? _GEN_958 | _GEN_610 : _GEN_871 | _GEN_610);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1080 = dis_ld_val_4 & _T_155 == 5'hE;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1081 = _GEN_1080 | (dis_ld_val_3 ? _GEN_960 | _GEN_613 : _GEN_872 | _GEN_613);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1082 = dis_ld_val_4 & _T_155 == 5'hF;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1083 = _GEN_1082 | (dis_ld_val_3 ? _GEN_962 | _GEN_616 : _GEN_873 | _GEN_616);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1084 = dis_ld_val_4 & _T_155 == 5'h10;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1085 = _GEN_1084 | (dis_ld_val_3 ? _GEN_964 | _GEN_619 : _GEN_874 | _GEN_619);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1086 = dis_ld_val_4 & _T_155 == 5'h11;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1087 = _GEN_1086 | (dis_ld_val_3 ? _GEN_966 | _GEN_622 : _GEN_875 | _GEN_622);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1088 = dis_ld_val_4 & _T_155 == 5'h12;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1089 = _GEN_1088 | (dis_ld_val_3 ? _GEN_968 | _GEN_625 : _GEN_876 | _GEN_625);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1090 = dis_ld_val_4 & _T_155 == 5'h13;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1091 = _GEN_1090 | (dis_ld_val_3 ? _GEN_970 | _GEN_628 : _GEN_877 | _GEN_628);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1092 = dis_ld_val_4 & _T_155 == 5'h14;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1093 = _GEN_1092 | (dis_ld_val_3 ? _GEN_972 | _GEN_631 : _GEN_878 | _GEN_631);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1094 = dis_ld_val_4 & _T_155 == 5'h15;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1095 = _GEN_1094 | (dis_ld_val_3 ? _GEN_974 | _GEN_634 : _GEN_879 | _GEN_634);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1096 = dis_ld_val_4 & _T_155 == 5'h16;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21]
  wire              _GEN_1097 = _GEN_1096 | (dis_ld_val_3 ? _GEN_976 | _GEN_637 : _GEN_880 | _GEN_637);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1098 = dis_ld_val_4 & _T_155 == 5'h17;	// @[lsu.scala:301:85, :304:5, :305:44, :333:21, util.scala:205:25]
  wire              _GEN_1099 = _GEN_1098 | (dis_ld_val_3 ? _GEN_978 | _GEN_640 : _GEN_881 | _GEN_640);	// @[lsu.scala:301:85, :304:5, :305:44]
  wire              _GEN_1100 = _GEN_1052 | _GEN_979 | _GEN_858 | _GEN_641 | _GEN_496;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1101 = _GEN_1054 | _GEN_980 | _GEN_859 | _GEN_642 | _GEN_497;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1102 = _GEN_1056 | _GEN_981 | _GEN_860 | _GEN_643 | _GEN_498;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1103 = _GEN_1058 | _GEN_982 | _GEN_861 | _GEN_644 | _GEN_499;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1104 = _GEN_1060 | _GEN_983 | _GEN_862 | _GEN_645 | _GEN_500;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1105 = _GEN_1062 | _GEN_984 | _GEN_863 | _GEN_646 | _GEN_501;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1106 = _GEN_1064 | _GEN_985 | _GEN_864 | _GEN_647 | _GEN_502;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1107 = _GEN_1066 | _GEN_986 | _GEN_865 | _GEN_648 | _GEN_503;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1108 = _GEN_1068 | _GEN_987 | _GEN_866 | _GEN_649 | _GEN_504;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1109 = _GEN_1070 | _GEN_988 | _GEN_867 | _GEN_650 | _GEN_505;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1110 = _GEN_1072 | _GEN_989 | _GEN_868 | _GEN_651 | _GEN_506;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1111 = _GEN_1074 | _GEN_990 | _GEN_869 | _GEN_652 | _GEN_507;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1112 = _GEN_1076 | _GEN_991 | _GEN_870 | _GEN_653 | _GEN_508;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1113 = _GEN_1078 | _GEN_992 | _GEN_871 | _GEN_654 | _GEN_509;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1114 = _GEN_1080 | _GEN_993 | _GEN_872 | _GEN_655 | _GEN_510;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1115 = _GEN_1082 | _GEN_994 | _GEN_873 | _GEN_656 | _GEN_511;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1116 = _GEN_1084 | _GEN_995 | _GEN_874 | _GEN_657 | _GEN_512;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1117 = _GEN_1086 | _GEN_996 | _GEN_875 | _GEN_658 | _GEN_513;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1118 = _GEN_1088 | _GEN_997 | _GEN_876 | _GEN_659 | _GEN_514;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1119 = _GEN_1090 | _GEN_998 | _GEN_877 | _GEN_660 | _GEN_515;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1120 = _GEN_1092 | _GEN_999 | _GEN_878 | _GEN_661 | _GEN_516;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1121 = _GEN_1094 | _GEN_1000 | _GEN_879 | _GEN_662 | _GEN_517;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1122 = _GEN_1096 | _GEN_1001 | _GEN_880 | _GEN_663 | _GEN_518;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1123 = _GEN_1098 | _GEN_1002 | _GEN_881 | _GEN_664 | _GEN_519;	// @[lsu.scala:209:16, :304:5, :305:44, :306:44]
  wire              _GEN_1124 = ~_GEN_1052 & (dis_ld_val_3 ? ~_GEN_932 & _GEN_737 : ~_GEN_858 & _GEN_737);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1125 = ~_GEN_1054 & (dis_ld_val_3 ? ~_GEN_934 & _GEN_738 : ~_GEN_859 & _GEN_738);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1126 = ~_GEN_1056 & (dis_ld_val_3 ? ~_GEN_936 & _GEN_739 : ~_GEN_860 & _GEN_739);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1127 = ~_GEN_1058 & (dis_ld_val_3 ? ~_GEN_938 & _GEN_740 : ~_GEN_861 & _GEN_740);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1128 = ~_GEN_1060 & (dis_ld_val_3 ? ~_GEN_940 & _GEN_741 : ~_GEN_862 & _GEN_741);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1129 = ~_GEN_1062 & (dis_ld_val_3 ? ~_GEN_942 & _GEN_742 : ~_GEN_863 & _GEN_742);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1130 = ~_GEN_1064 & (dis_ld_val_3 ? ~_GEN_944 & _GEN_743 : ~_GEN_864 & _GEN_743);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1131 = ~_GEN_1066 & (dis_ld_val_3 ? ~_GEN_946 & _GEN_744 : ~_GEN_865 & _GEN_744);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1132 = ~_GEN_1068 & (dis_ld_val_3 ? ~_GEN_948 & _GEN_745 : ~_GEN_866 & _GEN_745);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1133 = ~_GEN_1070 & (dis_ld_val_3 ? ~_GEN_950 & _GEN_746 : ~_GEN_867 & _GEN_746);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1134 = ~_GEN_1072 & (dis_ld_val_3 ? ~_GEN_952 & _GEN_747 : ~_GEN_868 & _GEN_747);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1135 = ~_GEN_1074 & (dis_ld_val_3 ? ~_GEN_954 & _GEN_748 : ~_GEN_869 & _GEN_748);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1136 = ~_GEN_1076 & (dis_ld_val_3 ? ~_GEN_956 & _GEN_749 : ~_GEN_870 & _GEN_749);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1137 = ~_GEN_1078 & (dis_ld_val_3 ? ~_GEN_958 & _GEN_750 : ~_GEN_871 & _GEN_750);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1138 = ~_GEN_1080 & (dis_ld_val_3 ? ~_GEN_960 & _GEN_751 : ~_GEN_872 & _GEN_751);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1139 = ~_GEN_1082 & (dis_ld_val_3 ? ~_GEN_962 & _GEN_752 : ~_GEN_873 & _GEN_752);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1140 = ~_GEN_1084 & (dis_ld_val_3 ? ~_GEN_964 & _GEN_753 : ~_GEN_874 & _GEN_753);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1141 = ~_GEN_1086 & (dis_ld_val_3 ? ~_GEN_966 & _GEN_754 : ~_GEN_875 & _GEN_754);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1142 = ~_GEN_1088 & (dis_ld_val_3 ? ~_GEN_968 & _GEN_755 : ~_GEN_876 & _GEN_755);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1143 = ~_GEN_1090 & (dis_ld_val_3 ? ~_GEN_970 & _GEN_756 : ~_GEN_877 & _GEN_756);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1144 = ~_GEN_1092 & (dis_ld_val_3 ? ~_GEN_972 & _GEN_757 : ~_GEN_878 & _GEN_757);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1145 = ~_GEN_1094 & (dis_ld_val_3 ? ~_GEN_974 & _GEN_758 : ~_GEN_879 & _GEN_758);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1146 = ~_GEN_1096 & (dis_ld_val_3 ? ~_GEN_976 & _GEN_759 : ~_GEN_880 & _GEN_759);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1147 = ~_GEN_1098 & (dis_ld_val_3 ? ~_GEN_978 & _GEN_760 : ~_GEN_881 & _GEN_760);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :313:44]
  wire              _GEN_1148 = dis_st_val_4 & _T_162 == 5'h0;	// @[lsu.scala:302:85, :304:5, :321:5, :322:39, :338:21]
  wire              _GEN_1149 = ~dis_ld_val_4 & _GEN_1148 | ~dis_ld_val_3 & _GEN_1003 | ~dis_ld_val_2 & _GEN_882 | ~dis_ld_val_1 & _GEN_809 | ~dis_ld_val & _GEN_520 | stq_0_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1150 = dis_st_val_4 & _T_162 == 5'h1;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1151 = ~dis_ld_val_4 & _GEN_1150 | ~dis_ld_val_3 & _GEN_1004 | ~dis_ld_val_2 & _GEN_883 | ~dis_ld_val_1 & _GEN_810 | ~dis_ld_val & _GEN_521 | stq_1_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1152 = dis_st_val_4 & _T_162 == 5'h2;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1153 = ~dis_ld_val_4 & _GEN_1152 | ~dis_ld_val_3 & _GEN_1005 | ~dis_ld_val_2 & _GEN_884 | ~dis_ld_val_1 & _GEN_811 | ~dis_ld_val & _GEN_522 | stq_2_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1154 = dis_st_val_4 & _T_162 == 5'h3;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1155 = ~dis_ld_val_4 & _GEN_1154 | ~dis_ld_val_3 & _GEN_1006 | ~dis_ld_val_2 & _GEN_885 | ~dis_ld_val_1 & _GEN_812 | ~dis_ld_val & _GEN_523 | stq_3_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1156 = dis_st_val_4 & _T_162 == 5'h4;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1157 = ~dis_ld_val_4 & _GEN_1156 | ~dis_ld_val_3 & _GEN_1007 | ~dis_ld_val_2 & _GEN_886 | ~dis_ld_val_1 & _GEN_813 | ~dis_ld_val & _GEN_524 | stq_4_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1158 = dis_st_val_4 & _T_162 == 5'h5;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1159 = ~dis_ld_val_4 & _GEN_1158 | ~dis_ld_val_3 & _GEN_1008 | ~dis_ld_val_2 & _GEN_887 | ~dis_ld_val_1 & _GEN_814 | ~dis_ld_val & _GEN_525 | stq_5_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1160 = dis_st_val_4 & _T_162 == 5'h6;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1161 = ~dis_ld_val_4 & _GEN_1160 | ~dis_ld_val_3 & _GEN_1009 | ~dis_ld_val_2 & _GEN_888 | ~dis_ld_val_1 & _GEN_815 | ~dis_ld_val & _GEN_526 | stq_6_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1162 = dis_st_val_4 & _T_162 == 5'h7;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1163 = ~dis_ld_val_4 & _GEN_1162 | ~dis_ld_val_3 & _GEN_1010 | ~dis_ld_val_2 & _GEN_889 | ~dis_ld_val_1 & _GEN_816 | ~dis_ld_val & _GEN_527 | stq_7_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1164 = dis_st_val_4 & _T_162 == 5'h8;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1165 = ~dis_ld_val_4 & _GEN_1164 | ~dis_ld_val_3 & _GEN_1011 | ~dis_ld_val_2 & _GEN_890 | ~dis_ld_val_1 & _GEN_817 | ~dis_ld_val & _GEN_528 | stq_8_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1166 = dis_st_val_4 & _T_162 == 5'h9;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1167 = ~dis_ld_val_4 & _GEN_1166 | ~dis_ld_val_3 & _GEN_1012 | ~dis_ld_val_2 & _GEN_891 | ~dis_ld_val_1 & _GEN_818 | ~dis_ld_val & _GEN_529 | stq_9_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1168 = dis_st_val_4 & _T_162 == 5'hA;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1169 = ~dis_ld_val_4 & _GEN_1168 | ~dis_ld_val_3 & _GEN_1013 | ~dis_ld_val_2 & _GEN_892 | ~dis_ld_val_1 & _GEN_819 | ~dis_ld_val & _GEN_530 | stq_10_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1170 = dis_st_val_4 & _T_162 == 5'hB;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1171 = ~dis_ld_val_4 & _GEN_1170 | ~dis_ld_val_3 & _GEN_1014 | ~dis_ld_val_2 & _GEN_893 | ~dis_ld_val_1 & _GEN_820 | ~dis_ld_val & _GEN_531 | stq_11_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1172 = dis_st_val_4 & _T_162 == 5'hC;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1173 = ~dis_ld_val_4 & _GEN_1172 | ~dis_ld_val_3 & _GEN_1015 | ~dis_ld_val_2 & _GEN_894 | ~dis_ld_val_1 & _GEN_821 | ~dis_ld_val & _GEN_532 | stq_12_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1174 = dis_st_val_4 & _T_162 == 5'hD;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1175 = ~dis_ld_val_4 & _GEN_1174 | ~dis_ld_val_3 & _GEN_1016 | ~dis_ld_val_2 & _GEN_895 | ~dis_ld_val_1 & _GEN_822 | ~dis_ld_val & _GEN_533 | stq_13_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1176 = dis_st_val_4 & _T_162 == 5'hE;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1177 = ~dis_ld_val_4 & _GEN_1176 | ~dis_ld_val_3 & _GEN_1017 | ~dis_ld_val_2 & _GEN_896 | ~dis_ld_val_1 & _GEN_823 | ~dis_ld_val & _GEN_534 | stq_14_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1178 = dis_st_val_4 & _T_162 == 5'hF;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1179 = ~dis_ld_val_4 & _GEN_1178 | ~dis_ld_val_3 & _GEN_1018 | ~dis_ld_val_2 & _GEN_897 | ~dis_ld_val_1 & _GEN_824 | ~dis_ld_val & _GEN_535 | stq_15_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1180 = dis_st_val_4 & _T_162 == 5'h10;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1181 = ~dis_ld_val_4 & _GEN_1180 | ~dis_ld_val_3 & _GEN_1019 | ~dis_ld_val_2 & _GEN_898 | ~dis_ld_val_1 & _GEN_825 | ~dis_ld_val & _GEN_536 | stq_16_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1182 = dis_st_val_4 & _T_162 == 5'h11;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1183 = ~dis_ld_val_4 & _GEN_1182 | ~dis_ld_val_3 & _GEN_1020 | ~dis_ld_val_2 & _GEN_899 | ~dis_ld_val_1 & _GEN_826 | ~dis_ld_val & _GEN_537 | stq_17_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1184 = dis_st_val_4 & _T_162 == 5'h12;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1185 = ~dis_ld_val_4 & _GEN_1184 | ~dis_ld_val_3 & _GEN_1021 | ~dis_ld_val_2 & _GEN_900 | ~dis_ld_val_1 & _GEN_827 | ~dis_ld_val & _GEN_538 | stq_18_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1186 = dis_st_val_4 & _T_162 == 5'h13;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1187 = ~dis_ld_val_4 & _GEN_1186 | ~dis_ld_val_3 & _GEN_1022 | ~dis_ld_val_2 & _GEN_901 | ~dis_ld_val_1 & _GEN_828 | ~dis_ld_val & _GEN_539 | stq_19_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1188 = dis_st_val_4 & _T_162 == 5'h14;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1189 = ~dis_ld_val_4 & _GEN_1188 | ~dis_ld_val_3 & _GEN_1023 | ~dis_ld_val_2 & _GEN_902 | ~dis_ld_val_1 & _GEN_829 | ~dis_ld_val & _GEN_540 | stq_20_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1190 = dis_st_val_4 & _T_162 == 5'h15;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1191 = ~dis_ld_val_4 & _GEN_1190 | ~dis_ld_val_3 & _GEN_1024 | ~dis_ld_val_2 & _GEN_903 | ~dis_ld_val_1 & _GEN_830 | ~dis_ld_val & _GEN_541 | stq_21_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1192 = dis_st_val_4 & _T_162 == 5'h16;	// @[lsu.scala:302:85, :304:5, :305:44, :321:5, :322:39, :338:21]
  wire              _GEN_1193 = ~dis_ld_val_4 & _GEN_1192 | ~dis_ld_val_3 & _GEN_1025 | ~dis_ld_val_2 & _GEN_904 | ~dis_ld_val_1 & _GEN_831 | ~dis_ld_val & _GEN_542 | stq_22_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1194 = dis_st_val_4 & _T_162 == 5'h17;	// @[lsu.scala:302:85, :304:5, :321:5, :322:39, :338:21, util.scala:205:25]
  wire              _GEN_1195 = ~dis_ld_val_4 & _GEN_1194 | ~dis_ld_val_3 & _GEN_1026 | ~dis_ld_val_2 & _GEN_905 | ~dis_ld_val_1 & _GEN_832 | ~dis_ld_val & _GEN_543 | stq_23_valid;	// @[lsu.scala:210:16, :301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1196 = dis_ld_val_4 | ~_GEN_1148;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1197 = dis_ld_val_4 | ~_GEN_1150;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1198 = dis_ld_val_4 | ~_GEN_1152;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1199 = dis_ld_val_4 | ~_GEN_1154;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1200 = dis_ld_val_4 | ~_GEN_1156;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1201 = dis_ld_val_4 | ~_GEN_1158;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1202 = dis_ld_val_4 | ~_GEN_1160;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1203 = dis_ld_val_4 | ~_GEN_1162;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1204 = dis_ld_val_4 | ~_GEN_1164;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1205 = dis_ld_val_4 | ~_GEN_1166;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1206 = dis_ld_val_4 | ~_GEN_1168;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1207 = dis_ld_val_4 | ~_GEN_1170;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1208 = dis_ld_val_4 | ~_GEN_1172;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1209 = dis_ld_val_4 | ~_GEN_1174;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1210 = dis_ld_val_4 | ~_GEN_1176;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1211 = dis_ld_val_4 | ~_GEN_1178;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1212 = dis_ld_val_4 | ~_GEN_1180;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1213 = dis_ld_val_4 | ~_GEN_1182;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1214 = dis_ld_val_4 | ~_GEN_1184;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1215 = dis_ld_val_4 | ~_GEN_1186;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1216 = dis_ld_val_4 | ~_GEN_1188;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1217 = dis_ld_val_4 | ~_GEN_1190;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1218 = dis_ld_val_4 | ~_GEN_1192;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1219 = dis_ld_val_4 | ~_GEN_1194;	// @[lsu.scala:301:85, :304:5, :321:5, :322:39]
  wire              _GEN_1220 = _GEN_1196 & _GEN_1027 & _GEN_906 & _GEN_833 & _GEN_544 & stq_0_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1221 = _GEN_1197 & _GEN_1028 & _GEN_907 & _GEN_834 & _GEN_545 & stq_1_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1222 = _GEN_1198 & _GEN_1029 & _GEN_908 & _GEN_835 & _GEN_546 & stq_2_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1223 = _GEN_1199 & _GEN_1030 & _GEN_909 & _GEN_836 & _GEN_547 & stq_3_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1224 = _GEN_1200 & _GEN_1031 & _GEN_910 & _GEN_837 & _GEN_548 & stq_4_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1225 = _GEN_1201 & _GEN_1032 & _GEN_911 & _GEN_838 & _GEN_549 & stq_5_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1226 = _GEN_1202 & _GEN_1033 & _GEN_912 & _GEN_839 & _GEN_550 & stq_6_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1227 = _GEN_1203 & _GEN_1034 & _GEN_913 & _GEN_840 & _GEN_551 & stq_7_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1228 = _GEN_1204 & _GEN_1035 & _GEN_914 & _GEN_841 & _GEN_552 & stq_8_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1229 = _GEN_1205 & _GEN_1036 & _GEN_915 & _GEN_842 & _GEN_553 & stq_9_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1230 = _GEN_1206 & _GEN_1037 & _GEN_916 & _GEN_843 & _GEN_554 & stq_10_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1231 = _GEN_1207 & _GEN_1038 & _GEN_917 & _GEN_844 & _GEN_555 & stq_11_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1232 = _GEN_1208 & _GEN_1039 & _GEN_918 & _GEN_845 & _GEN_556 & stq_12_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1233 = _GEN_1209 & _GEN_1040 & _GEN_919 & _GEN_846 & _GEN_557 & stq_13_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1234 = _GEN_1210 & _GEN_1041 & _GEN_920 & _GEN_847 & _GEN_558 & stq_14_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1235 = _GEN_1211 & _GEN_1042 & _GEN_921 & _GEN_848 & _GEN_559 & stq_15_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1236 = _GEN_1212 & _GEN_1043 & _GEN_922 & _GEN_849 & _GEN_560 & stq_16_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1237 = _GEN_1213 & _GEN_1044 & _GEN_923 & _GEN_850 & _GEN_561 & stq_17_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1238 = _GEN_1214 & _GEN_1045 & _GEN_924 & _GEN_851 & _GEN_562 & stq_18_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1239 = _GEN_1215 & _GEN_1046 & _GEN_925 & _GEN_852 & _GEN_563 & stq_19_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1240 = _GEN_1216 & _GEN_1047 & _GEN_926 & _GEN_853 & _GEN_564 & stq_20_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1241 = _GEN_1217 & _GEN_1048 & _GEN_927 & _GEN_854 & _GEN_565 & stq_21_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1242 = _GEN_1218 & _GEN_1049 & _GEN_928 & _GEN_855 & _GEN_566 & stq_22_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire              _GEN_1243 = _GEN_1219 & _GEN_1050 & _GEN_929 & _GEN_856 & _GEN_567 & stq_23_bits_committed;	// @[lsu.scala:210:16, :304:5, :321:5]
  wire [15:0]       stq_incoming_e_0_bits_uop_br_mask = _GEN_27[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49]
  wire              ldq_retry_idx_block = (will_fire_load_wakeup_0_will_fire ? _GEN_200 : will_fire_load_incoming_0_will_fire ? _GEN_224 : _GEN_249) | p1_block_load_mask_0;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_2 = ldq_0_bits_addr_valid & ldq_0_bits_addr_is_virtual & ~ldq_retry_idx_block;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_1 = (will_fire_load_wakeup_0_will_fire ? _GEN_201 : will_fire_load_incoming_0_will_fire ? _GEN_225 : _GEN_251) | p1_block_load_mask_1;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_5 = ldq_1_bits_addr_valid & ldq_1_bits_addr_is_virtual & ~ldq_retry_idx_block_1;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_2 = (will_fire_load_wakeup_0_will_fire ? _GEN_202 : will_fire_load_incoming_0_will_fire ? _GEN_226 : _GEN_253) | p1_block_load_mask_2;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_8 = ldq_2_bits_addr_valid & ldq_2_bits_addr_is_virtual & ~ldq_retry_idx_block_2;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_3 = (will_fire_load_wakeup_0_will_fire ? _GEN_203 : will_fire_load_incoming_0_will_fire ? _GEN_227 : _GEN_255) | p1_block_load_mask_3;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_11 = ldq_3_bits_addr_valid & ldq_3_bits_addr_is_virtual & ~ldq_retry_idx_block_3;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_4 = (will_fire_load_wakeup_0_will_fire ? _GEN_204 : will_fire_load_incoming_0_will_fire ? _GEN_228 : _GEN_257) | p1_block_load_mask_4;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_14 = ldq_4_bits_addr_valid & ldq_4_bits_addr_is_virtual & ~ldq_retry_idx_block_4;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_5 = (will_fire_load_wakeup_0_will_fire ? _GEN_205 : will_fire_load_incoming_0_will_fire ? _GEN_229 : _GEN_259) | p1_block_load_mask_5;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_17 = ldq_5_bits_addr_valid & ldq_5_bits_addr_is_virtual & ~ldq_retry_idx_block_5;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_6 = (will_fire_load_wakeup_0_will_fire ? _GEN_206 : will_fire_load_incoming_0_will_fire ? _GEN_230 : _GEN_261) | p1_block_load_mask_6;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_20 = ldq_6_bits_addr_valid & ldq_6_bits_addr_is_virtual & ~ldq_retry_idx_block_6;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_7 = (will_fire_load_wakeup_0_will_fire ? _GEN_207 : will_fire_load_incoming_0_will_fire ? _GEN_231 : _GEN_263) | p1_block_load_mask_7;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_23 = ldq_7_bits_addr_valid & ldq_7_bits_addr_is_virtual & ~ldq_retry_idx_block_7;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_8 = (will_fire_load_wakeup_0_will_fire ? _GEN_208 : will_fire_load_incoming_0_will_fire ? _GEN_232 : _GEN_265) | p1_block_load_mask_8;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_26 = ldq_8_bits_addr_valid & ldq_8_bits_addr_is_virtual & ~ldq_retry_idx_block_8;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_9 = (will_fire_load_wakeup_0_will_fire ? _GEN_209 : will_fire_load_incoming_0_will_fire ? _GEN_233 : _GEN_267) | p1_block_load_mask_9;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_29 = ldq_9_bits_addr_valid & ldq_9_bits_addr_is_virtual & ~ldq_retry_idx_block_9;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_10 = (will_fire_load_wakeup_0_will_fire ? _GEN_210 : will_fire_load_incoming_0_will_fire ? _GEN_234 : _GEN_269) | p1_block_load_mask_10;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_32 = ldq_10_bits_addr_valid & ldq_10_bits_addr_is_virtual & ~ldq_retry_idx_block_10;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_11 = (will_fire_load_wakeup_0_will_fire ? _GEN_211 : will_fire_load_incoming_0_will_fire ? _GEN_235 : _GEN_271) | p1_block_load_mask_11;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_35 = ldq_11_bits_addr_valid & ldq_11_bits_addr_is_virtual & ~ldq_retry_idx_block_11;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_12 = (will_fire_load_wakeup_0_will_fire ? _GEN_212 : will_fire_load_incoming_0_will_fire ? _GEN_236 : _GEN_273) | p1_block_load_mask_12;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_38 = ldq_12_bits_addr_valid & ldq_12_bits_addr_is_virtual & ~ldq_retry_idx_block_12;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_13 = (will_fire_load_wakeup_0_will_fire ? _GEN_213 : will_fire_load_incoming_0_will_fire ? _GEN_237 : _GEN_275) | p1_block_load_mask_13;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_41 = ldq_13_bits_addr_valid & ldq_13_bits_addr_is_virtual & ~ldq_retry_idx_block_13;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_14 = (will_fire_load_wakeup_0_will_fire ? _GEN_214 : will_fire_load_incoming_0_will_fire ? _GEN_238 : _GEN_277) | p1_block_load_mask_14;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_44 = ldq_14_bits_addr_valid & ldq_14_bits_addr_is_virtual & ~ldq_retry_idx_block_14;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_15 = (will_fire_load_wakeup_0_will_fire ? _GEN_215 : will_fire_load_incoming_0_will_fire ? _GEN_239 : _GEN_279) | p1_block_load_mask_15;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_47 = ldq_15_bits_addr_valid & ldq_15_bits_addr_is_virtual & ~ldq_retry_idx_block_15;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_16 = (will_fire_load_wakeup_0_will_fire ? _GEN_216 : will_fire_load_incoming_0_will_fire ? _GEN_240 : _GEN_281) | p1_block_load_mask_16;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_50 = ldq_16_bits_addr_valid & ldq_16_bits_addr_is_virtual & ~ldq_retry_idx_block_16;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_17 = (will_fire_load_wakeup_0_will_fire ? _GEN_217 : will_fire_load_incoming_0_will_fire ? _GEN_241 : _GEN_283) | p1_block_load_mask_17;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_53 = ldq_17_bits_addr_valid & ldq_17_bits_addr_is_virtual & ~ldq_retry_idx_block_17;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_18 = (will_fire_load_wakeup_0_will_fire ? _GEN_218 : will_fire_load_incoming_0_will_fire ? _GEN_242 : _GEN_285) | p1_block_load_mask_18;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_56 = ldq_18_bits_addr_valid & ldq_18_bits_addr_is_virtual & ~ldq_retry_idx_block_18;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_19 = (will_fire_load_wakeup_0_will_fire ? _GEN_219 : will_fire_load_incoming_0_will_fire ? _GEN_243 : _GEN_287) | p1_block_load_mask_19;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_59 = ldq_19_bits_addr_valid & ldq_19_bits_addr_is_virtual & ~ldq_retry_idx_block_19;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_20 = (will_fire_load_wakeup_0_will_fire ? _GEN_220 : will_fire_load_incoming_0_will_fire ? _GEN_244 : _GEN_289) | p1_block_load_mask_20;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_62 = ldq_20_bits_addr_valid & ldq_20_bits_addr_is_virtual & ~ldq_retry_idx_block_20;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_21 = (will_fire_load_wakeup_0_will_fire ? _GEN_221 : will_fire_load_incoming_0_will_fire ? _GEN_245 : _GEN_291) | p1_block_load_mask_21;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_65 = ldq_21_bits_addr_valid & ldq_21_bits_addr_is_virtual & ~ldq_retry_idx_block_21;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_22 = (will_fire_load_wakeup_0_will_fire ? _GEN_222 : will_fire_load_incoming_0_will_fire ? _GEN_246 : _GEN_293) | p1_block_load_mask_22;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _ldq_retry_idx_T_68 = ldq_22_bits_addr_valid & ldq_22_bits_addr_is_virtual & ~ldq_retry_idx_block_22;	// @[lsu.scala:209:16, :417:36, :418:{39,42}]
  wire              ldq_retry_idx_block_23 = (will_fire_load_wakeup_0_will_fire ? _GEN_223 : will_fire_load_incoming_0_will_fire ? _GEN_247 : _GEN_295) | p1_block_load_mask_23;	// @[lsu.scala:397:36, :398:35, :417:36, :536:61, :569:37, :570:49, :571:46, :572:52, :573:43, :574:49]
  wire              _temp_bits_T = ldq_head == 5'h0;	// @[lsu.scala:214:29, util.scala:351:72]
  wire              _temp_bits_T_2 = ldq_head < 5'h2;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_4 = ldq_head < 5'h3;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_6 = ldq_head < 5'h4;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_8 = ldq_head < 5'h5;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_10 = ldq_head < 5'h6;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_12 = ldq_head < 5'h7;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_14 = ldq_head < 5'h8;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_16 = ldq_head < 5'h9;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_18 = ldq_head < 5'hA;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_20 = ldq_head < 5'hB;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_22 = ldq_head < 5'hC;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_24 = ldq_head < 5'hD;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_26 = ldq_head < 5'hE;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_28 = ldq_head < 5'hF;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_32 = ldq_head < 5'h11;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_34 = ldq_head < 5'h12;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_36 = ldq_head < 5'h13;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_38 = ldq_head < 5'h14;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_40 = ldq_head < 5'h15;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_42 = ldq_head < 5'h16;	// @[lsu.scala:214:29, :305:44, util.scala:351:72]
  wire              _temp_bits_T_44 = ldq_head < 5'h17;	// @[lsu.scala:214:29, util.scala:205:25, :351:72]
  wire              _temp_bits_T_46 = ldq_head[4:3] != 2'h3;	// @[lsu.scala:214:29, util.scala:351:72]
  wire              _stq_retry_idx_T = stq_0_bits_addr_valid & stq_0_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_1 = stq_1_bits_addr_valid & stq_1_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_2 = stq_2_bits_addr_valid & stq_2_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_3 = stq_3_bits_addr_valid & stq_3_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_4 = stq_4_bits_addr_valid & stq_4_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_5 = stq_5_bits_addr_valid & stq_5_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_6 = stq_6_bits_addr_valid & stq_6_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_7 = stq_7_bits_addr_valid & stq_7_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_8 = stq_8_bits_addr_valid & stq_8_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_9 = stq_9_bits_addr_valid & stq_9_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_10 = stq_10_bits_addr_valid & stq_10_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_11 = stq_11_bits_addr_valid & stq_11_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_12 = stq_12_bits_addr_valid & stq_12_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_13 = stq_13_bits_addr_valid & stq_13_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_14 = stq_14_bits_addr_valid & stq_14_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_15 = stq_15_bits_addr_valid & stq_15_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_16 = stq_16_bits_addr_valid & stq_16_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_17 = stq_17_bits_addr_valid & stq_17_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_18 = stq_18_bits_addr_valid & stq_18_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_19 = stq_19_bits_addr_valid & stq_19_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_20 = stq_20_bits_addr_valid & stq_20_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_21 = stq_21_bits_addr_valid & stq_21_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _stq_retry_idx_T_22 = stq_22_bits_addr_valid & stq_22_bits_addr_is_virtual;	// @[lsu.scala:210:16, :424:18]
  wire              _ldq_wakeup_idx_T_7 = ldq_0_bits_addr_valid & ~ldq_0_bits_executed & ~ldq_0_bits_succeeded & ~ldq_0_bits_addr_is_virtual & ~ldq_retry_idx_block;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_15 = ldq_1_bits_addr_valid & ~ldq_1_bits_executed & ~ldq_1_bits_succeeded & ~ldq_1_bits_addr_is_virtual & ~ldq_retry_idx_block_1;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_23 = ldq_2_bits_addr_valid & ~ldq_2_bits_executed & ~ldq_2_bits_succeeded & ~ldq_2_bits_addr_is_virtual & ~ldq_retry_idx_block_2;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_31 = ldq_3_bits_addr_valid & ~ldq_3_bits_executed & ~ldq_3_bits_succeeded & ~ldq_3_bits_addr_is_virtual & ~ldq_retry_idx_block_3;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_39 = ldq_4_bits_addr_valid & ~ldq_4_bits_executed & ~ldq_4_bits_succeeded & ~ldq_4_bits_addr_is_virtual & ~ldq_retry_idx_block_4;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_47 = ldq_5_bits_addr_valid & ~ldq_5_bits_executed & ~ldq_5_bits_succeeded & ~ldq_5_bits_addr_is_virtual & ~ldq_retry_idx_block_5;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_55 = ldq_6_bits_addr_valid & ~ldq_6_bits_executed & ~ldq_6_bits_succeeded & ~ldq_6_bits_addr_is_virtual & ~ldq_retry_idx_block_6;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_63 = ldq_7_bits_addr_valid & ~ldq_7_bits_executed & ~ldq_7_bits_succeeded & ~ldq_7_bits_addr_is_virtual & ~ldq_retry_idx_block_7;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_71 = ldq_8_bits_addr_valid & ~ldq_8_bits_executed & ~ldq_8_bits_succeeded & ~ldq_8_bits_addr_is_virtual & ~ldq_retry_idx_block_8;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_79 = ldq_9_bits_addr_valid & ~ldq_9_bits_executed & ~ldq_9_bits_succeeded & ~ldq_9_bits_addr_is_virtual & ~ldq_retry_idx_block_9;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_87 = ldq_10_bits_addr_valid & ~ldq_10_bits_executed & ~ldq_10_bits_succeeded & ~ldq_10_bits_addr_is_virtual & ~ldq_retry_idx_block_10;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_95 = ldq_11_bits_addr_valid & ~ldq_11_bits_executed & ~ldq_11_bits_succeeded & ~ldq_11_bits_addr_is_virtual & ~ldq_retry_idx_block_11;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_103 = ldq_12_bits_addr_valid & ~ldq_12_bits_executed & ~ldq_12_bits_succeeded & ~ldq_12_bits_addr_is_virtual & ~ldq_retry_idx_block_12;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_111 = ldq_13_bits_addr_valid & ~ldq_13_bits_executed & ~ldq_13_bits_succeeded & ~ldq_13_bits_addr_is_virtual & ~ldq_retry_idx_block_13;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_119 = ldq_14_bits_addr_valid & ~ldq_14_bits_executed & ~ldq_14_bits_succeeded & ~ldq_14_bits_addr_is_virtual & ~ldq_retry_idx_block_14;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_127 = ldq_15_bits_addr_valid & ~ldq_15_bits_executed & ~ldq_15_bits_succeeded & ~ldq_15_bits_addr_is_virtual & ~ldq_retry_idx_block_15;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_135 = ldq_16_bits_addr_valid & ~ldq_16_bits_executed & ~ldq_16_bits_succeeded & ~ldq_16_bits_addr_is_virtual & ~ldq_retry_idx_block_16;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_143 = ldq_17_bits_addr_valid & ~ldq_17_bits_executed & ~ldq_17_bits_succeeded & ~ldq_17_bits_addr_is_virtual & ~ldq_retry_idx_block_17;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_151 = ldq_18_bits_addr_valid & ~ldq_18_bits_executed & ~ldq_18_bits_succeeded & ~ldq_18_bits_addr_is_virtual & ~ldq_retry_idx_block_18;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_159 = ldq_19_bits_addr_valid & ~ldq_19_bits_executed & ~ldq_19_bits_succeeded & ~ldq_19_bits_addr_is_virtual & ~ldq_retry_idx_block_19;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_167 = ldq_20_bits_addr_valid & ~ldq_20_bits_executed & ~ldq_20_bits_succeeded & ~ldq_20_bits_addr_is_virtual & ~ldq_retry_idx_block_20;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_175 = ldq_21_bits_addr_valid & ~ldq_21_bits_executed & ~ldq_21_bits_succeeded & ~ldq_21_bits_addr_is_virtual & ~ldq_retry_idx_block_21;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              _ldq_wakeup_idx_T_183 = ldq_22_bits_addr_valid & ~ldq_22_bits_executed & ~ldq_22_bits_succeeded & ~ldq_22_bits_addr_is_virtual & ~ldq_retry_idx_block_22;	// @[lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}]
  wire              ma_ld_0 = will_fire_load_incoming_0_will_fire & io_core_exe_0_req_bits_mxcpt_valid;	// @[lsu.scala:536:61, :661:56]
  wire              ma_st_0 = _stq_idx_T & io_core_exe_0_req_bits_mxcpt_valid;	// @[lsu.scala:662:{56,87}]
  wire              pf_ld_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_pf_ld & _mem_xcpt_uops_WIRE_0_uses_ldq;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :663:75]
  wire              pf_st_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_pf_st & _mem_xcpt_uops_WIRE_0_uses_stq;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :664:75]
  wire              ae_ld_0 = ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_ae_ld & _mem_xcpt_uops_WIRE_0_uses_ldq;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :665:75]
  wire              dmem_req_fire_0 = dmem_req_0_valid & io_dmem_req_ready;	// @[lsu.scala:754:55, :768:39, :769:30, :775:43]
  wire [4:0]        ldq_idx = will_fire_load_incoming_0_will_fire ? io_core_exe_0_req_bits_uop_ldq_idx : ldq_retry_idx;	// @[lsu.scala:415:30, :536:61, :839:24]
  wire              _GEN_1244 = _T_301 & ldq_idx == 5'h0;	// @[lsu.scala:304:5, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1245 = _GEN_1244 | ~_GEN_1052 & (dis_ld_val_3 ? ~_GEN_932 & _GEN_665 : ~_GEN_858 & _GEN_665);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1246 = _T_301 & ldq_idx == 5'h1;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1247 = _GEN_1246 | ~_GEN_1054 & (dis_ld_val_3 ? ~_GEN_934 & _GEN_666 : ~_GEN_859 & _GEN_666);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1248 = _T_301 & ldq_idx == 5'h2;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1249 = _GEN_1248 | ~_GEN_1056 & (dis_ld_val_3 ? ~_GEN_936 & _GEN_667 : ~_GEN_860 & _GEN_667);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1250 = _T_301 & ldq_idx == 5'h3;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1251 = _GEN_1250 | ~_GEN_1058 & (dis_ld_val_3 ? ~_GEN_938 & _GEN_668 : ~_GEN_861 & _GEN_668);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1252 = _T_301 & ldq_idx == 5'h4;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1253 = _GEN_1252 | ~_GEN_1060 & (dis_ld_val_3 ? ~_GEN_940 & _GEN_669 : ~_GEN_862 & _GEN_669);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1254 = _T_301 & ldq_idx == 5'h5;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1255 = _GEN_1254 | ~_GEN_1062 & (dis_ld_val_3 ? ~_GEN_942 & _GEN_670 : ~_GEN_863 & _GEN_670);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1256 = _T_301 & ldq_idx == 5'h6;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1257 = _GEN_1256 | ~_GEN_1064 & (dis_ld_val_3 ? ~_GEN_944 & _GEN_671 : ~_GEN_864 & _GEN_671);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1258 = _T_301 & ldq_idx == 5'h7;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1259 = _GEN_1258 | ~_GEN_1066 & (dis_ld_val_3 ? ~_GEN_946 & _GEN_672 : ~_GEN_865 & _GEN_672);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1260 = _T_301 & ldq_idx == 5'h8;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1261 = _GEN_1260 | ~_GEN_1068 & (dis_ld_val_3 ? ~_GEN_948 & _GEN_673 : ~_GEN_866 & _GEN_673);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1262 = _T_301 & ldq_idx == 5'h9;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1263 = _GEN_1262 | ~_GEN_1070 & (dis_ld_val_3 ? ~_GEN_950 & _GEN_674 : ~_GEN_867 & _GEN_674);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1264 = _T_301 & ldq_idx == 5'hA;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1265 = _GEN_1264 | ~_GEN_1072 & (dis_ld_val_3 ? ~_GEN_952 & _GEN_675 : ~_GEN_868 & _GEN_675);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1266 = _T_301 & ldq_idx == 5'hB;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1267 = _GEN_1266 | ~_GEN_1074 & (dis_ld_val_3 ? ~_GEN_954 & _GEN_676 : ~_GEN_869 & _GEN_676);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1268 = _T_301 & ldq_idx == 5'hC;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1269 = _GEN_1268 | ~_GEN_1076 & (dis_ld_val_3 ? ~_GEN_956 & _GEN_677 : ~_GEN_870 & _GEN_677);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1270 = _T_301 & ldq_idx == 5'hD;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1271 = _GEN_1270 | ~_GEN_1078 & (dis_ld_val_3 ? ~_GEN_958 & _GEN_678 : ~_GEN_871 & _GEN_678);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1272 = _T_301 & ldq_idx == 5'hE;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1273 = _GEN_1272 | ~_GEN_1080 & (dis_ld_val_3 ? ~_GEN_960 & _GEN_679 : ~_GEN_872 & _GEN_679);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1274 = _T_301 & ldq_idx == 5'hF;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1275 = _GEN_1274 | ~_GEN_1082 & (dis_ld_val_3 ? ~_GEN_962 & _GEN_680 : ~_GEN_873 & _GEN_680);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1276 = _T_301 & ldq_idx == 5'h10;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1277 = _GEN_1276 | ~_GEN_1084 & (dis_ld_val_3 ? ~_GEN_964 & _GEN_681 : ~_GEN_874 & _GEN_681);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1278 = _T_301 & ldq_idx == 5'h11;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1279 = _GEN_1278 | ~_GEN_1086 & (dis_ld_val_3 ? ~_GEN_966 & _GEN_682 : ~_GEN_875 & _GEN_682);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1280 = _T_301 & ldq_idx == 5'h12;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1281 = _GEN_1280 | ~_GEN_1088 & (dis_ld_val_3 ? ~_GEN_968 & _GEN_683 : ~_GEN_876 & _GEN_683);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1282 = _T_301 & ldq_idx == 5'h13;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1283 = _GEN_1282 | ~_GEN_1090 & (dis_ld_val_3 ? ~_GEN_970 & _GEN_684 : ~_GEN_877 & _GEN_684);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1284 = _T_301 & ldq_idx == 5'h14;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1285 = _GEN_1284 | ~_GEN_1092 & (dis_ld_val_3 ? ~_GEN_972 & _GEN_685 : ~_GEN_878 & _GEN_685);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1286 = _T_301 & ldq_idx == 5'h15;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1287 = _GEN_1286 | ~_GEN_1094 & (dis_ld_val_3 ? ~_GEN_974 & _GEN_686 : ~_GEN_879 & _GEN_686);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1288 = _T_301 & ldq_idx == 5'h16;	// @[lsu.scala:304:5, :305:44, :837:38, :838:5, :839:24, :840:45]
  wire              _GEN_1289 = _GEN_1288 | ~_GEN_1096 & (dis_ld_val_3 ? ~_GEN_976 & _GEN_687 : ~_GEN_880 & _GEN_687);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _GEN_1290 = _T_301 & ldq_idx == 5'h17;	// @[lsu.scala:304:5, :837:38, :838:5, :839:24, :840:45, util.scala:205:25]
  wire              _GEN_1291 = _GEN_1290 | ~_GEN_1098 & (dis_ld_val_3 ? ~_GEN_978 & _GEN_688 : ~_GEN_881 & _GEN_688);	// @[lsu.scala:301:85, :304:5, :305:44, :310:44, :838:5, :840:45]
  wire              _ldq_bits_addr_is_uncacheable_T_1 = ~_dtlb_io_resp_0_cacheable & ~exe_tlb_miss_0;	// @[lsu.scala:248:20, :710:58, :713:43, :844:{71,74}]
  wire [4:0]        stq_idx = _stq_idx_T ? io_core_exe_0_req_bits_uop_stq_idx : stq_retry_idx;	// @[lsu.scala:422:30, :662:56, :852:24]
  wire              _GEN_1292 = _T_318 & stq_idx == 5'h0;	// @[lsu.scala:304:5, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1293 = _GEN_1292 ? ~pf_st_0 : _GEN_1196 & _GEN_1027 & _GEN_906 & _GEN_833 & _GEN_544 & stq_0_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1294 = _T_318 & stq_idx == 5'h1;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1295 = _GEN_1294 ? ~pf_st_0 : _GEN_1197 & _GEN_1028 & _GEN_907 & _GEN_834 & _GEN_545 & stq_1_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1296 = _T_318 & stq_idx == 5'h2;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1297 = _GEN_1296 ? ~pf_st_0 : _GEN_1198 & _GEN_1029 & _GEN_908 & _GEN_835 & _GEN_546 & stq_2_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1298 = _T_318 & stq_idx == 5'h3;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1299 = _GEN_1298 ? ~pf_st_0 : _GEN_1199 & _GEN_1030 & _GEN_909 & _GEN_836 & _GEN_547 & stq_3_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1300 = _T_318 & stq_idx == 5'h4;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1301 = _GEN_1300 ? ~pf_st_0 : _GEN_1200 & _GEN_1031 & _GEN_910 & _GEN_837 & _GEN_548 & stq_4_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1302 = _T_318 & stq_idx == 5'h5;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1303 = _GEN_1302 ? ~pf_st_0 : _GEN_1201 & _GEN_1032 & _GEN_911 & _GEN_838 & _GEN_549 & stq_5_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1304 = _T_318 & stq_idx == 5'h6;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1305 = _GEN_1304 ? ~pf_st_0 : _GEN_1202 & _GEN_1033 & _GEN_912 & _GEN_839 & _GEN_550 & stq_6_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1306 = _T_318 & stq_idx == 5'h7;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1307 = _GEN_1306 ? ~pf_st_0 : _GEN_1203 & _GEN_1034 & _GEN_913 & _GEN_840 & _GEN_551 & stq_7_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1308 = _T_318 & stq_idx == 5'h8;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1309 = _GEN_1308 ? ~pf_st_0 : _GEN_1204 & _GEN_1035 & _GEN_914 & _GEN_841 & _GEN_552 & stq_8_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1310 = _T_318 & stq_idx == 5'h9;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1311 = _GEN_1310 ? ~pf_st_0 : _GEN_1205 & _GEN_1036 & _GEN_915 & _GEN_842 & _GEN_553 & stq_9_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1312 = _T_318 & stq_idx == 5'hA;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1313 = _GEN_1312 ? ~pf_st_0 : _GEN_1206 & _GEN_1037 & _GEN_916 & _GEN_843 & _GEN_554 & stq_10_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1314 = _T_318 & stq_idx == 5'hB;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1315 = _GEN_1314 ? ~pf_st_0 : _GEN_1207 & _GEN_1038 & _GEN_917 & _GEN_844 & _GEN_555 & stq_11_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1316 = _T_318 & stq_idx == 5'hC;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1317 = _GEN_1316 ? ~pf_st_0 : _GEN_1208 & _GEN_1039 & _GEN_918 & _GEN_845 & _GEN_556 & stq_12_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1318 = _T_318 & stq_idx == 5'hD;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1319 = _GEN_1318 ? ~pf_st_0 : _GEN_1209 & _GEN_1040 & _GEN_919 & _GEN_846 & _GEN_557 & stq_13_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1320 = _T_318 & stq_idx == 5'hE;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1321 = _GEN_1320 ? ~pf_st_0 : _GEN_1210 & _GEN_1041 & _GEN_920 & _GEN_847 & _GEN_558 & stq_14_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1322 = _T_318 & stq_idx == 5'hF;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1323 = _GEN_1322 ? ~pf_st_0 : _GEN_1211 & _GEN_1042 & _GEN_921 & _GEN_848 & _GEN_559 & stq_15_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1324 = _T_318 & stq_idx == 5'h10;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1325 = _GEN_1324 ? ~pf_st_0 : _GEN_1212 & _GEN_1043 & _GEN_922 & _GEN_849 & _GEN_560 & stq_16_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1326 = _T_318 & stq_idx == 5'h11;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1327 = _GEN_1326 ? ~pf_st_0 : _GEN_1213 & _GEN_1044 & _GEN_923 & _GEN_850 & _GEN_561 & stq_17_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1328 = _T_318 & stq_idx == 5'h12;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1329 = _GEN_1328 ? ~pf_st_0 : _GEN_1214 & _GEN_1045 & _GEN_924 & _GEN_851 & _GEN_562 & stq_18_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1330 = _T_318 & stq_idx == 5'h13;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1331 = _GEN_1330 ? ~pf_st_0 : _GEN_1215 & _GEN_1046 & _GEN_925 & _GEN_852 & _GEN_563 & stq_19_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1332 = _T_318 & stq_idx == 5'h14;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1333 = _GEN_1332 ? ~pf_st_0 : _GEN_1216 & _GEN_1047 & _GEN_926 & _GEN_853 & _GEN_564 & stq_20_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1334 = _T_318 & stq_idx == 5'h15;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1335 = _GEN_1334 ? ~pf_st_0 : _GEN_1217 & _GEN_1048 & _GEN_927 & _GEN_854 & _GEN_565 & stq_21_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1336 = _T_318 & stq_idx == 5'h16;	// @[lsu.scala:304:5, :305:44, :850:67, :851:5, :852:24, :855:36]
  wire              _GEN_1337 = _GEN_1336 ? ~pf_st_0 : _GEN_1218 & _GEN_1049 & _GEN_928 & _GEN_855 & _GEN_566 & stq_22_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1338 = _T_318 & stq_idx == 5'h17;	// @[lsu.scala:304:5, :850:67, :851:5, :852:24, :855:36, util.scala:205:25]
  wire              _GEN_1339 = _GEN_1338 ? ~pf_st_0 : _GEN_1219 & _GEN_1050 & _GEN_929 & _GEN_856 & _GEN_567 & stq_23_bits_addr_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :664:75, :851:5, :855:{36,39}]
  wire              _GEN_1340 = _T_333 & sidx == 5'h0;	// @[lsu.scala:304:5, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1341 = _GEN_1340 | _GEN_1196 & _GEN_1027 & _GEN_906 & _GEN_833 & _GEN_544 & stq_0_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1342 = _T_333 & sidx == 5'h1;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1343 = _GEN_1342 | _GEN_1197 & _GEN_1028 & _GEN_907 & _GEN_834 & _GEN_545 & stq_1_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1344 = _T_333 & sidx == 5'h2;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1345 = _GEN_1344 | _GEN_1198 & _GEN_1029 & _GEN_908 & _GEN_835 & _GEN_546 & stq_2_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1346 = _T_333 & sidx == 5'h3;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1347 = _GEN_1346 | _GEN_1199 & _GEN_1030 & _GEN_909 & _GEN_836 & _GEN_547 & stq_3_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1348 = _T_333 & sidx == 5'h4;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1349 = _GEN_1348 | _GEN_1200 & _GEN_1031 & _GEN_910 & _GEN_837 & _GEN_548 & stq_4_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1350 = _T_333 & sidx == 5'h5;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1351 = _GEN_1350 | _GEN_1201 & _GEN_1032 & _GEN_911 & _GEN_838 & _GEN_549 & stq_5_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1352 = _T_333 & sidx == 5'h6;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1353 = _GEN_1352 | _GEN_1202 & _GEN_1033 & _GEN_912 & _GEN_839 & _GEN_550 & stq_6_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1354 = _T_333 & sidx == 5'h7;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1355 = _GEN_1354 | _GEN_1203 & _GEN_1034 & _GEN_913 & _GEN_840 & _GEN_551 & stq_7_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1356 = _T_333 & sidx == 5'h8;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1357 = _GEN_1356 | _GEN_1204 & _GEN_1035 & _GEN_914 & _GEN_841 & _GEN_552 & stq_8_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1358 = _T_333 & sidx == 5'h9;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1359 = _GEN_1358 | _GEN_1205 & _GEN_1036 & _GEN_915 & _GEN_842 & _GEN_553 & stq_9_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1360 = _T_333 & sidx == 5'hA;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1361 = _GEN_1360 | _GEN_1206 & _GEN_1037 & _GEN_916 & _GEN_843 & _GEN_554 & stq_10_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1362 = _T_333 & sidx == 5'hB;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1363 = _GEN_1362 | _GEN_1207 & _GEN_1038 & _GEN_917 & _GEN_844 & _GEN_555 & stq_11_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1364 = _T_333 & sidx == 5'hC;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1365 = _GEN_1364 | _GEN_1208 & _GEN_1039 & _GEN_918 & _GEN_845 & _GEN_556 & stq_12_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1366 = _T_333 & sidx == 5'hD;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1367 = _GEN_1366 | _GEN_1209 & _GEN_1040 & _GEN_919 & _GEN_846 & _GEN_557 & stq_13_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1368 = _T_333 & sidx == 5'hE;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1369 = _GEN_1368 | _GEN_1210 & _GEN_1041 & _GEN_920 & _GEN_847 & _GEN_558 & stq_14_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1370 = _T_333 & sidx == 5'hF;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1371 = _GEN_1370 | _GEN_1211 & _GEN_1042 & _GEN_921 & _GEN_848 & _GEN_559 & stq_15_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1372 = _T_333 & sidx == 5'h10;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1373 = _GEN_1372 | _GEN_1212 & _GEN_1043 & _GEN_922 & _GEN_849 & _GEN_560 & stq_16_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1374 = _T_333 & sidx == 5'h11;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1375 = _GEN_1374 | _GEN_1213 & _GEN_1044 & _GEN_923 & _GEN_850 & _GEN_561 & stq_17_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1376 = _T_333 & sidx == 5'h12;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1377 = _GEN_1376 | _GEN_1214 & _GEN_1045 & _GEN_924 & _GEN_851 & _GEN_562 & stq_18_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1378 = _T_333 & sidx == 5'h13;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1379 = _GEN_1378 | _GEN_1215 & _GEN_1046 & _GEN_925 & _GEN_852 & _GEN_563 & stq_19_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1380 = _T_333 & sidx == 5'h14;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1381 = _GEN_1380 | _GEN_1216 & _GEN_1047 & _GEN_926 & _GEN_853 & _GEN_564 & stq_20_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1382 = _T_333 & sidx == 5'h15;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1383 = _GEN_1382 | _GEN_1217 & _GEN_1048 & _GEN_927 & _GEN_854 & _GEN_565 & stq_21_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1384 = _T_333 & sidx == 5'h16;	// @[lsu.scala:304:5, :305:44, :870:67, :871:5, :872:21, :875:33]
  wire              _GEN_1385 = _GEN_1384 | _GEN_1218 & _GEN_1049 & _GEN_928 & _GEN_855 & _GEN_566 & stq_22_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _GEN_1386 = _T_333 & sidx == 5'h17;	// @[lsu.scala:304:5, :870:67, :871:5, :872:21, :875:33, util.scala:205:25]
  wire              _GEN_1387 = _GEN_1386 | _GEN_1219 & _GEN_1050 & _GEN_929 & _GEN_856 & _GEN_567 & stq_23_bits_data_valid;	// @[lsu.scala:210:16, :304:5, :321:5, :871:5, :875:33]
  wire              _fired_std_incoming_T = (io_core_brupdate_b1_mispredict_mask & io_core_exe_0_req_bits_uop_br_mask) == 16'h0;	// @[util.scala:118:{51,59}]
  wire [15:0]       _mem_stq_retry_e_out_valid_T = io_core_brupdate_b1_mispredict_mask & _GEN_190;	// @[lsu.scala:478:79, util.scala:118:51]
  wire [4:0]        l_forward_stq_idx = l_forwarders_0 ? wb_forward_stq_idx_0 : ldq_0_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_356 = ~ldq_0_bits_forward_std_val | l_forward_stq_idx != lcam_stq_idx_0 & (l_forward_stq_idx < lcam_stq_idx_0 ^ l_forward_stq_idx < ldq_0_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_0_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1388 = _T_362 & searcher_is_older & (_T_369 | l_forwarders_0) & ~s1_executing_loads_0 & ldq_0_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_24 = ~_T_340 & (_T_352 ? _T_356 : _GEN_1388);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire              _GEN_1389 = lcam_ldq_idx_0 == 5'h0;	// @[lsu.scala:1038:26, :1132:48]
  wire              _GEN_1390 = lcam_ldq_idx_0 == 5'h1;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1391 = lcam_ldq_idx_0 == 5'h2;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1392 = lcam_ldq_idx_0 == 5'h3;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1393 = lcam_ldq_idx_0 == 5'h4;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1394 = lcam_ldq_idx_0 == 5'h5;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1395 = lcam_ldq_idx_0 == 5'h6;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1396 = lcam_ldq_idx_0 == 5'h7;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1397 = lcam_ldq_idx_0 == 5'h8;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1398 = lcam_ldq_idx_0 == 5'h9;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1399 = lcam_ldq_idx_0 == 5'hA;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1400 = lcam_ldq_idx_0 == 5'hB;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1401 = lcam_ldq_idx_0 == 5'hC;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1402 = lcam_ldq_idx_0 == 5'hD;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1403 = lcam_ldq_idx_0 == 5'hE;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1404 = lcam_ldq_idx_0 == 5'hF;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1405 = lcam_ldq_idx_0 == 5'h10;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1406 = lcam_ldq_idx_0 == 5'h11;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1407 = lcam_ldq_idx_0 == 5'h12;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1408 = lcam_ldq_idx_0 == 5'h13;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1409 = lcam_ldq_idx_0 == 5'h14;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1410 = lcam_ldq_idx_0 == 5'h15;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1411 = lcam_ldq_idx_0 == 5'h16;	// @[lsu.scala:305:44, :1038:26, :1132:48]
  wire              _GEN_1412 = lcam_ldq_idx_0 == 5'h17;	// @[lsu.scala:1038:26, :1132:48, util.scala:205:25]
  wire [4:0]        l_forward_stq_idx_1 = l_forwarders_1_0 ? wb_forward_stq_idx_0 : ldq_1_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_392 = ~ldq_1_bits_forward_std_val | l_forward_stq_idx_1 != lcam_stq_idx_0 & (l_forward_stq_idx_1 < lcam_stq_idx_0 ^ l_forward_stq_idx_1 < ldq_1_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_1_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1413 = _T_398 & searcher_is_older_1 & (_T_405 | l_forwarders_1_0) & ~s1_executing_loads_1 & ldq_1_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_25 = ~_T_376 & (_T_388 ? _T_392 : _GEN_1413);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_2 = l_forwarders_2_0 ? wb_forward_stq_idx_0 : ldq_2_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_428 = ~ldq_2_bits_forward_std_val | l_forward_stq_idx_2 != lcam_stq_idx_0 & (l_forward_stq_idx_2 < lcam_stq_idx_0 ^ l_forward_stq_idx_2 < ldq_2_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_2_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1414 = _T_434 & searcher_is_older_2 & (_T_441 | l_forwarders_2_0) & ~s1_executing_loads_2 & ldq_2_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_26 = ~_T_412 & (_T_424 ? _T_428 : _GEN_1414);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_3 = l_forwarders_3_0 ? wb_forward_stq_idx_0 : ldq_3_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_464 = ~ldq_3_bits_forward_std_val | l_forward_stq_idx_3 != lcam_stq_idx_0 & (l_forward_stq_idx_3 < lcam_stq_idx_0 ^ l_forward_stq_idx_3 < ldq_3_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_3_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1415 = _T_470 & searcher_is_older_3 & (_T_477 | l_forwarders_3_0) & ~s1_executing_loads_3 & ldq_3_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_27 = ~_T_448 & (_T_460 ? _T_464 : _GEN_1415);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_4 = l_forwarders_4_0 ? wb_forward_stq_idx_0 : ldq_4_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_500 = ~ldq_4_bits_forward_std_val | l_forward_stq_idx_4 != lcam_stq_idx_0 & (l_forward_stq_idx_4 < lcam_stq_idx_0 ^ l_forward_stq_idx_4 < ldq_4_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_4_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1416 = _T_506 & searcher_is_older_4 & (_T_513 | l_forwarders_4_0) & ~s1_executing_loads_4 & ldq_4_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_28 = ~_T_484 & (_T_496 ? _T_500 : _GEN_1416);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_5 = l_forwarders_5_0 ? wb_forward_stq_idx_0 : ldq_5_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_536 = ~ldq_5_bits_forward_std_val | l_forward_stq_idx_5 != lcam_stq_idx_0 & (l_forward_stq_idx_5 < lcam_stq_idx_0 ^ l_forward_stq_idx_5 < ldq_5_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_5_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1417 = _T_542 & searcher_is_older_5 & (_T_549 | l_forwarders_5_0) & ~s1_executing_loads_5 & ldq_5_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_29 = ~_T_520 & (_T_532 ? _T_536 : _GEN_1417);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_6 = l_forwarders_6_0 ? wb_forward_stq_idx_0 : ldq_6_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_572 = ~ldq_6_bits_forward_std_val | l_forward_stq_idx_6 != lcam_stq_idx_0 & (l_forward_stq_idx_6 < lcam_stq_idx_0 ^ l_forward_stq_idx_6 < ldq_6_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_6_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1418 = _T_578 & searcher_is_older_6 & (_T_585 | l_forwarders_6_0) & ~s1_executing_loads_6 & ldq_6_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_30 = ~_T_556 & (_T_568 ? _T_572 : _GEN_1418);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_7 = l_forwarders_7_0 ? wb_forward_stq_idx_0 : ldq_7_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_608 = ~ldq_7_bits_forward_std_val | l_forward_stq_idx_7 != lcam_stq_idx_0 & (l_forward_stq_idx_7 < lcam_stq_idx_0 ^ l_forward_stq_idx_7 < ldq_7_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_7_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1419 = _T_614 & searcher_is_older_7 & (_T_621 | l_forwarders_7_0) & ~s1_executing_loads_7 & ldq_7_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_31 = ~_T_592 & (_T_604 ? _T_608 : _GEN_1419);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_8 = l_forwarders_8_0 ? wb_forward_stq_idx_0 : ldq_8_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_644 = ~ldq_8_bits_forward_std_val | l_forward_stq_idx_8 != lcam_stq_idx_0 & (l_forward_stq_idx_8 < lcam_stq_idx_0 ^ l_forward_stq_idx_8 < ldq_8_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_8_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1420 = _T_650 & searcher_is_older_8 & (_T_657 | l_forwarders_8_0) & ~s1_executing_loads_8 & ldq_8_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_32 = ~_T_628 & (_T_640 ? _T_644 : _GEN_1420);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_9 = l_forwarders_9_0 ? wb_forward_stq_idx_0 : ldq_9_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_680 = ~ldq_9_bits_forward_std_val | l_forward_stq_idx_9 != lcam_stq_idx_0 & (l_forward_stq_idx_9 < lcam_stq_idx_0 ^ l_forward_stq_idx_9 < ldq_9_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_9_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1421 = _T_686 & searcher_is_older_9 & (_T_693 | l_forwarders_9_0) & ~s1_executing_loads_9 & ldq_9_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_33 = ~_T_664 & (_T_676 ? _T_680 : _GEN_1421);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_10 = l_forwarders_10_0 ? wb_forward_stq_idx_0 : ldq_10_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_716 = ~ldq_10_bits_forward_std_val | l_forward_stq_idx_10 != lcam_stq_idx_0 & (l_forward_stq_idx_10 < lcam_stq_idx_0 ^ l_forward_stq_idx_10 < ldq_10_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_10_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1422 = _T_722 & searcher_is_older_10 & (_T_729 | l_forwarders_10_0) & ~s1_executing_loads_10 & ldq_10_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_34 = ~_T_700 & (_T_712 ? _T_716 : _GEN_1422);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_11 = l_forwarders_11_0 ? wb_forward_stq_idx_0 : ldq_11_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_752 = ~ldq_11_bits_forward_std_val | l_forward_stq_idx_11 != lcam_stq_idx_0 & (l_forward_stq_idx_11 < lcam_stq_idx_0 ^ l_forward_stq_idx_11 < ldq_11_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_11_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1423 = _T_758 & searcher_is_older_11 & (_T_765 | l_forwarders_11_0) & ~s1_executing_loads_11 & ldq_11_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_35 = ~_T_736 & (_T_748 ? _T_752 : _GEN_1423);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_12 = l_forwarders_12_0 ? wb_forward_stq_idx_0 : ldq_12_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_788 = ~ldq_12_bits_forward_std_val | l_forward_stq_idx_12 != lcam_stq_idx_0 & (l_forward_stq_idx_12 < lcam_stq_idx_0 ^ l_forward_stq_idx_12 < ldq_12_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_12_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1424 = _T_794 & searcher_is_older_12 & (_T_801 | l_forwarders_12_0) & ~s1_executing_loads_12 & ldq_12_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_36 = ~_T_772 & (_T_784 ? _T_788 : _GEN_1424);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_13 = l_forwarders_13_0 ? wb_forward_stq_idx_0 : ldq_13_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_824 = ~ldq_13_bits_forward_std_val | l_forward_stq_idx_13 != lcam_stq_idx_0 & (l_forward_stq_idx_13 < lcam_stq_idx_0 ^ l_forward_stq_idx_13 < ldq_13_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_13_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1425 = _T_830 & searcher_is_older_13 & (_T_837 | l_forwarders_13_0) & ~s1_executing_loads_13 & ldq_13_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_37 = ~_T_808 & (_T_820 ? _T_824 : _GEN_1425);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_14 = l_forwarders_14_0 ? wb_forward_stq_idx_0 : ldq_14_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_860 = ~ldq_14_bits_forward_std_val | l_forward_stq_idx_14 != lcam_stq_idx_0 & (l_forward_stq_idx_14 < lcam_stq_idx_0 ^ l_forward_stq_idx_14 < ldq_14_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_14_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1426 = _T_866 & searcher_is_older_14 & (_T_873 | l_forwarders_14_0) & ~s1_executing_loads_14 & ldq_14_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_38 = ~_T_844 & (_T_856 ? _T_860 : _GEN_1426);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_15 = l_forwarders_15_0 ? wb_forward_stq_idx_0 : ldq_15_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_896 = ~ldq_15_bits_forward_std_val | l_forward_stq_idx_15 != lcam_stq_idx_0 & (l_forward_stq_idx_15 < lcam_stq_idx_0 ^ l_forward_stq_idx_15 < ldq_15_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_15_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1427 = _T_902 & searcher_is_older_15 & (_T_909 | l_forwarders_15_0) & ~s1_executing_loads_15 & ldq_15_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_39 = ~_T_880 & (_T_892 ? _T_896 : _GEN_1427);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_16 = l_forwarders_16_0 ? wb_forward_stq_idx_0 : ldq_16_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_932 = ~ldq_16_bits_forward_std_val | l_forward_stq_idx_16 != lcam_stq_idx_0 & (l_forward_stq_idx_16 < lcam_stq_idx_0 ^ l_forward_stq_idx_16 < ldq_16_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_16_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1428 = _T_938 & searcher_is_older_16 & (_T_945 | l_forwarders_16_0) & ~s1_executing_loads_16 & ldq_16_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_40 = ~_T_916 & (_T_928 ? _T_932 : _GEN_1428);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_17 = l_forwarders_17_0 ? wb_forward_stq_idx_0 : ldq_17_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_968 = ~ldq_17_bits_forward_std_val | l_forward_stq_idx_17 != lcam_stq_idx_0 & (l_forward_stq_idx_17 < lcam_stq_idx_0 ^ l_forward_stq_idx_17 < ldq_17_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_17_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1429 = _T_974 & searcher_is_older_17 & (_T_981 | l_forwarders_17_0) & ~s1_executing_loads_17 & ldq_17_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_41 = ~_T_952 & (_T_964 ? _T_968 : _GEN_1429);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_18 = l_forwarders_18_0 ? wb_forward_stq_idx_0 : ldq_18_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_1004 = ~ldq_18_bits_forward_std_val | l_forward_stq_idx_18 != lcam_stq_idx_0 & (l_forward_stq_idx_18 < lcam_stq_idx_0 ^ l_forward_stq_idx_18 < ldq_18_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_18_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1430 = _T_1010 & searcher_is_older_18 & (_T_1017 | l_forwarders_18_0) & ~s1_executing_loads_18 & ldq_18_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_42 = ~_T_988 & (_T_1000 ? _T_1004 : _GEN_1430);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_19 = l_forwarders_19_0 ? wb_forward_stq_idx_0 : ldq_19_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_1040 = ~ldq_19_bits_forward_std_val | l_forward_stq_idx_19 != lcam_stq_idx_0 & (l_forward_stq_idx_19 < lcam_stq_idx_0 ^ l_forward_stq_idx_19 < ldq_19_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_19_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1431 = _T_1046 & searcher_is_older_19 & (_T_1053 | l_forwarders_19_0) & ~s1_executing_loads_19 & ldq_19_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_43 = ~_T_1024 & (_T_1036 ? _T_1040 : _GEN_1431);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_20 = l_forwarders_20_0 ? wb_forward_stq_idx_0 : ldq_20_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_1076 = ~ldq_20_bits_forward_std_val | l_forward_stq_idx_20 != lcam_stq_idx_0 & (l_forward_stq_idx_20 < lcam_stq_idx_0 ^ l_forward_stq_idx_20 < ldq_20_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_20_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1432 = _T_1082 & searcher_is_older_20 & (_T_1089 | l_forwarders_20_0) & ~s1_executing_loads_20 & ldq_20_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_44 = ~_T_1060 & (_T_1072 ? _T_1076 : _GEN_1432);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_21 = l_forwarders_21_0 ? wb_forward_stq_idx_0 : ldq_21_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_1112 = ~ldq_21_bits_forward_std_val | l_forward_stq_idx_21 != lcam_stq_idx_0 & (l_forward_stq_idx_21 < lcam_stq_idx_0 ^ l_forward_stq_idx_21 < ldq_21_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_21_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1433 = _T_1118 & searcher_is_older_21 & (_T_1125 | l_forwarders_21_0) & ~s1_executing_loads_21 & ldq_21_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_45 = ~_T_1096 & (_T_1108 ? _T_1112 : _GEN_1433);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_22 = l_forwarders_22_0 ? wb_forward_stq_idx_0 : ldq_22_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_1148 = ~ldq_22_bits_forward_std_val | l_forward_stq_idx_22 != lcam_stq_idx_0 & (l_forward_stq_idx_22 < lcam_stq_idx_0 ^ l_forward_stq_idx_22 < ldq_22_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_22_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1434 = _T_1154 & searcher_is_older_22 & (_T_1161 | l_forwarders_22_0) & ~s1_executing_loads_22 & ldq_22_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_46 = ~_T_1132 & (_T_1144 ? _T_1148 : _GEN_1434);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire [4:0]        l_forward_stq_idx_23 = l_forwarders_23_0 ? wb_forward_stq_idx_0 : ldq_23_bits_forward_stq_idx;	// @[lsu.scala:209:16, :1069:36, :1077:63, :1079:32]
  wire              _T_1184 = ~ldq_23_bits_forward_std_val | l_forward_stq_idx_23 != lcam_stq_idx_0 & (l_forward_stq_idx_23 < lcam_stq_idx_0 ^ l_forward_stq_idx_23 < ldq_23_bits_youngest_stq_idx ^ lcam_stq_idx_0 < ldq_23_bits_youngest_stq_idx);	// @[lsu.scala:209:16, :1042:26, :1079:32, :1108:{15,39}, :1109:{31,52}, util.scala:363:{52,64,72,78}]
  wire              _GEN_1435 = _T_1190 & searcher_is_older_23 & (_T_1197 | l_forwarders_23_0) & ~s1_executing_loads_23 & ldq_23_bits_observed;	// @[lsu.scala:209:16, :304:5, :1058:35, :1077:63, :1100:37, :1117:47, :1118:37, :1120:34, :1121:54, :1122:17, :1123:34, :1124:36, util.scala:363:72]
  wire              _temp_bits_WIRE_1_47 = ~_T_1168 & (_T_1180 ? _T_1184 : _GEN_1435);	// @[lsu.scala:304:5, :1055:34, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1118:37, :1120:34, :1123:34, :1124:36]
  wire              _GEN_1436 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1389)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1389)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1389)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1389)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1389)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1389)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1389)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1389)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1389)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1389)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1389)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1389)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1389)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1389)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1389)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1389)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1389)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1389)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1389)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1389)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1389)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1389)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1389)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1389)) & s1_executing_loads_0;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1437 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1390)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1390)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1390)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1390)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1390)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1390)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1390)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1390)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1390)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1390)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1390)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1390)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1390)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1390)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1390)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1390)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1390)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1390)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1390)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1390)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1390)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1390)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1390)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1390)) & s1_executing_loads_1;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1438 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1391)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1391)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1391)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1391)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1391)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1391)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1391)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1391)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1391)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1391)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1391)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1391)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1391)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1391)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1391)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1391)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1391)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1391)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1391)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1391)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1391)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1391)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1391)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1391)) & s1_executing_loads_2;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1439 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1392)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1392)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1392)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1392)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1392)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1392)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1392)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1392)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1392)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1392)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1392)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1392)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1392)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1392)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1392)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1392)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1392)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1392)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1392)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1392)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1392)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1392)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1392)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1392)) & s1_executing_loads_3;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1440 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1393)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1393)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1393)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1393)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1393)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1393)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1393)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1393)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1393)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1393)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1393)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1393)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1393)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1393)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1393)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1393)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1393)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1393)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1393)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1393)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1393)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1393)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1393)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1393)) & s1_executing_loads_4;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1441 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1394)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1394)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1394)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1394)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1394)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1394)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1394)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1394)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1394)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1394)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1394)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1394)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1394)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1394)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1394)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1394)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1394)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1394)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1394)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1394)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1394)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1394)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1394)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1394)) & s1_executing_loads_5;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1442 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1395)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1395)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1395)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1395)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1395)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1395)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1395)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1395)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1395)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1395)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1395)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1395)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1395)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1395)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1395)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1395)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1395)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1395)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1395)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1395)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1395)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1395)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1395)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1395)) & s1_executing_loads_6;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1443 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1396)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1396)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1396)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1396)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1396)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1396)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1396)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1396)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1396)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1396)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1396)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1396)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1396)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1396)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1396)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1396)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1396)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1396)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1396)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1396)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1396)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1396)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1396)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1396)) & s1_executing_loads_7;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1444 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1397)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1397)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1397)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1397)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1397)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1397)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1397)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1397)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1397)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1397)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1397)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1397)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1397)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1397)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1397)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1397)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1397)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1397)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1397)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1397)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1397)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1397)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1397)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1397)) & s1_executing_loads_8;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1445 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1398)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1398)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1398)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1398)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1398)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1398)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1398)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1398)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1398)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1398)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1398)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1398)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1398)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1398)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1398)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1398)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1398)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1398)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1398)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1398)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1398)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1398)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1398)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1398)) & s1_executing_loads_9;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1446 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1399)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1399)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1399)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1399)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1399)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1399)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1399)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1399)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1399)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1399)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1399)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1399)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1399)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1399)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1399)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1399)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1399)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1399)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1399)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1399)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1399)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1399)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1399)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1399)) & s1_executing_loads_10;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1447 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1400)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1400)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1400)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1400)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1400)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1400)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1400)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1400)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1400)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1400)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1400)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1400)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1400)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1400)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1400)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1400)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1400)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1400)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1400)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1400)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1400)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1400)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1400)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1400)) & s1_executing_loads_11;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1448 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1401)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1401)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1401)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1401)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1401)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1401)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1401)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1401)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1401)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1401)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1401)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1401)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1401)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1401)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1401)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1401)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1401)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1401)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1401)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1401)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1401)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1401)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1401)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1401)) & s1_executing_loads_12;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1449 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1402)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1402)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1402)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1402)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1402)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1402)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1402)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1402)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1402)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1402)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1402)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1402)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1402)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1402)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1402)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1402)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1402)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1402)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1402)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1402)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1402)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1402)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1402)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1402)) & s1_executing_loads_13;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1450 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1403)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1403)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1403)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1403)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1403)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1403)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1403)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1403)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1403)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1403)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1403)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1403)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1403)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1403)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1403)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1403)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1403)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1403)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1403)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1403)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1403)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1403)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1403)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1403)) & s1_executing_loads_14;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1451 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1404)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1404)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1404)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1404)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1404)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1404)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1404)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1404)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1404)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1404)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1404)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1404)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1404)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1404)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1404)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1404)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1404)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1404)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1404)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1404)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1404)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1404)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1404)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1404)) & s1_executing_loads_15;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1452 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1405)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1405)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1405)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1405)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1405)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1405)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1405)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1405)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1405)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1405)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1405)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1405)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1405)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1405)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1405)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1405)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1405)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1405)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1405)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1405)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1405)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1405)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1405)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1405)) & s1_executing_loads_16;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1453 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1406)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1406)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1406)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1406)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1406)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1406)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1406)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1406)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1406)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1406)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1406)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1406)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1406)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1406)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1406)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1406)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1406)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1406)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1406)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1406)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1406)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1406)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1406)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1406)) & s1_executing_loads_17;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1454 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1407)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1407)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1407)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1407)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1407)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1407)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1407)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1407)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1407)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1407)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1407)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1407)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1407)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1407)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1407)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1407)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1407)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1407)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1407)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1407)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1407)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1407)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1407)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1407)) & s1_executing_loads_18;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1455 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1408)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1408)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1408)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1408)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1408)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1408)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1408)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1408)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1408)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1408)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1408)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1408)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1408)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1408)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1408)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1408)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1408)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1408)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1408)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1408)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1408)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1408)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1408)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1408)) & s1_executing_loads_19;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1456 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1409)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1409)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1409)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1409)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1409)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1409)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1409)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1409)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1409)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1409)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1409)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1409)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1409)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1409)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1409)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1409)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1409)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1409)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1409)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1409)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1409)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1409)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1409)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1409)) & s1_executing_loads_20;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1457 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1410)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1410)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1410)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1410)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1410)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1410)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1410)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1410)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1410)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1410)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1410)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1410)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1410)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1410)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1410)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1410)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1410)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1410)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1410)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1410)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1410)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1410)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1410)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1410)) & s1_executing_loads_21;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1458 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1411)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1411)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1411)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1411)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1411)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1411)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1411)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1411)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1411)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1411)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1411)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1411)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1411)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1411)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1411)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1411)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1411)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1411)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1411)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1411)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1411)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1411)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1411)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1411)) & s1_executing_loads_22;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              _GEN_1459 = (_GEN_380 | ~_T_1190 | searcher_is_older_23 | ~(_T_1196 & _T_1199 & _GEN_1412)) & (_GEN_377 | ~_T_1154 | searcher_is_older_22 | ~(_T_1160 & _T_1163 & _GEN_1412)) & (_GEN_374 | ~_T_1118 | searcher_is_older_21 | ~(_T_1124 & _T_1127 & _GEN_1412)) & (_GEN_371 | ~_T_1082 | searcher_is_older_20 | ~(_T_1088 & _T_1091 & _GEN_1412)) & (_GEN_368 | ~_T_1046 | searcher_is_older_19 | ~(_T_1052 & _T_1055 & _GEN_1412)) & (_GEN_365 | ~_T_1010 | searcher_is_older_18 | ~(_T_1016 & _T_1019 & _GEN_1412)) & (_GEN_362 | ~_T_974 | searcher_is_older_17 | ~(_T_980 & _T_983 & _GEN_1412)) & (_GEN_359 | ~_T_938 | searcher_is_older_16 | ~(_T_944 & _T_947 & _GEN_1412)) & (_GEN_356 | ~_T_902 | searcher_is_older_15 | ~(_T_908 & _T_911 & _GEN_1412)) & (_GEN_353 | ~_T_866 | searcher_is_older_14 | ~(_T_872 & _T_875 & _GEN_1412)) & (_GEN_350 | ~_T_830 | searcher_is_older_13 | ~(_T_836 & _T_839 & _GEN_1412)) & (_GEN_347 | ~_T_794 | searcher_is_older_12 | ~(_T_800 & _T_803 & _GEN_1412)) & (_GEN_344 | ~_T_758 | searcher_is_older_11 | ~(_T_764 & _T_767 & _GEN_1412)) & (_GEN_341 | ~_T_722 | searcher_is_older_10 | ~(_T_728 & _T_731 & _GEN_1412)) & (_GEN_338 | ~_T_686 | searcher_is_older_9 | ~(_T_692 & _T_695 & _GEN_1412)) & (_GEN_335 | ~_T_650 | searcher_is_older_8 | ~(_T_656 & _T_659 & _GEN_1412)) & (_GEN_332 | ~_T_614 | searcher_is_older_7 | ~(_T_620 & _T_623 & _GEN_1412)) & (_GEN_329 | ~_T_578 | searcher_is_older_6 | ~(_T_584 & _T_587 & _GEN_1412)) & (_GEN_326 | ~_T_542 | searcher_is_older_5 | ~(_T_548 & _T_551 & _GEN_1412)) & (_GEN_323 | ~_T_506 | searcher_is_older_4 | ~(_T_512 & _T_515 & _GEN_1412)) & (_GEN_320 | ~_T_470 | searcher_is_older_3 | ~(_T_476 & _T_479 & _GEN_1412)) & (_GEN_317 | ~_T_434 | searcher_is_older_2 | ~(_T_440 & _T_443 & _GEN_1412)) & (_GEN_314 | ~_T_398 | searcher_is_older_1 | ~(_T_404 & _T_407 & _GEN_1412)) & (_GEN_311 | ~_T_362 | searcher_is_older | ~((|lcam_ldq_idx_0) & _T_371 & _GEN_1412)) & s1_executing_loads_23;	// @[lsu.scala:1038:26, :1058:35, :1059:36, :1093:36, :1104:37, :1117:47, :1118:37, :1120:34, :1127:{38,47}, :1131:{56,73}, :1132:48, util.scala:363:72]
  wire              ldst_forward_matches_0_0 = _T_1204 & _T_1210;	// @[lsu.scala:1053:38, :1150:{45,72}, :1151:106, :1152:9]
  wire              _GEN_1460 = _T_1210 | _T_1215;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1461 = _T_1204 ? (_GEN_1460 ? ~_GEN_1389 & _GEN_1436 : ~(_T_1218 & _GEN_1389) & _GEN_1436) : _GEN_1436;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1462 = _T_1204 ? (_GEN_1460 ? ~_GEN_1390 & _GEN_1437 : ~(_T_1218 & _GEN_1390) & _GEN_1437) : _GEN_1437;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1463 = _T_1204 ? (_GEN_1460 ? ~_GEN_1391 & _GEN_1438 : ~(_T_1218 & _GEN_1391) & _GEN_1438) : _GEN_1438;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1464 = _T_1204 ? (_GEN_1460 ? ~_GEN_1392 & _GEN_1439 : ~(_T_1218 & _GEN_1392) & _GEN_1439) : _GEN_1439;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1465 = _T_1204 ? (_GEN_1460 ? ~_GEN_1393 & _GEN_1440 : ~(_T_1218 & _GEN_1393) & _GEN_1440) : _GEN_1440;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1466 = _T_1204 ? (_GEN_1460 ? ~_GEN_1394 & _GEN_1441 : ~(_T_1218 & _GEN_1394) & _GEN_1441) : _GEN_1441;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1467 = _T_1204 ? (_GEN_1460 ? ~_GEN_1395 & _GEN_1442 : ~(_T_1218 & _GEN_1395) & _GEN_1442) : _GEN_1442;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1468 = _T_1204 ? (_GEN_1460 ? ~_GEN_1396 & _GEN_1443 : ~(_T_1218 & _GEN_1396) & _GEN_1443) : _GEN_1443;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1469 = _T_1204 ? (_GEN_1460 ? ~_GEN_1397 & _GEN_1444 : ~(_T_1218 & _GEN_1397) & _GEN_1444) : _GEN_1444;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1470 = _T_1204 ? (_GEN_1460 ? ~_GEN_1398 & _GEN_1445 : ~(_T_1218 & _GEN_1398) & _GEN_1445) : _GEN_1445;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1471 = _T_1204 ? (_GEN_1460 ? ~_GEN_1399 & _GEN_1446 : ~(_T_1218 & _GEN_1399) & _GEN_1446) : _GEN_1446;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1472 = _T_1204 ? (_GEN_1460 ? ~_GEN_1400 & _GEN_1447 : ~(_T_1218 & _GEN_1400) & _GEN_1447) : _GEN_1447;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1473 = _T_1204 ? (_GEN_1460 ? ~_GEN_1401 & _GEN_1448 : ~(_T_1218 & _GEN_1401) & _GEN_1448) : _GEN_1448;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1474 = _T_1204 ? (_GEN_1460 ? ~_GEN_1402 & _GEN_1449 : ~(_T_1218 & _GEN_1402) & _GEN_1449) : _GEN_1449;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1475 = _T_1204 ? (_GEN_1460 ? ~_GEN_1403 & _GEN_1450 : ~(_T_1218 & _GEN_1403) & _GEN_1450) : _GEN_1450;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1476 = _T_1204 ? (_GEN_1460 ? ~_GEN_1404 & _GEN_1451 : ~(_T_1218 & _GEN_1404) & _GEN_1451) : _GEN_1451;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1477 = _T_1204 ? (_GEN_1460 ? ~_GEN_1405 & _GEN_1452 : ~(_T_1218 & _GEN_1405) & _GEN_1452) : _GEN_1452;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1478 = _T_1204 ? (_GEN_1460 ? ~_GEN_1406 & _GEN_1453 : ~(_T_1218 & _GEN_1406) & _GEN_1453) : _GEN_1453;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1479 = _T_1204 ? (_GEN_1460 ? ~_GEN_1407 & _GEN_1454 : ~(_T_1218 & _GEN_1407) & _GEN_1454) : _GEN_1454;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1480 = _T_1204 ? (_GEN_1460 ? ~_GEN_1408 & _GEN_1455 : ~(_T_1218 & _GEN_1408) & _GEN_1455) : _GEN_1455;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1481 = _T_1204 ? (_GEN_1460 ? ~_GEN_1409 & _GEN_1456 : ~(_T_1218 & _GEN_1409) & _GEN_1456) : _GEN_1456;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1482 = _T_1204 ? (_GEN_1460 ? ~_GEN_1410 & _GEN_1457 : ~(_T_1218 & _GEN_1410) & _GEN_1457) : _GEN_1457;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1483 = _T_1204 ? (_GEN_1460 ? ~_GEN_1411 & _GEN_1458 : ~(_T_1218 & _GEN_1411) & _GEN_1458) : _GEN_1458;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1484 = _T_1204 ? (_GEN_1460 ? ~_GEN_1412 & _GEN_1459 : ~(_T_1218 & _GEN_1412) & _GEN_1459) : _GEN_1459;	// @[lsu.scala:1093:36, :1104:37, :1118:37, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1485 = _T_1229 | _T_1234;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1486 = _T_1223 ? (_GEN_1485 ? ~_GEN_1389 & _GEN_1461 : ~(_T_1237 & _GEN_1389) & _GEN_1461) : _GEN_1461;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1487 = _T_1223 ? (_GEN_1485 ? ~_GEN_1390 & _GEN_1462 : ~(_T_1237 & _GEN_1390) & _GEN_1462) : _GEN_1462;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1488 = _T_1223 ? (_GEN_1485 ? ~_GEN_1391 & _GEN_1463 : ~(_T_1237 & _GEN_1391) & _GEN_1463) : _GEN_1463;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1489 = _T_1223 ? (_GEN_1485 ? ~_GEN_1392 & _GEN_1464 : ~(_T_1237 & _GEN_1392) & _GEN_1464) : _GEN_1464;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1490 = _T_1223 ? (_GEN_1485 ? ~_GEN_1393 & _GEN_1465 : ~(_T_1237 & _GEN_1393) & _GEN_1465) : _GEN_1465;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1491 = _T_1223 ? (_GEN_1485 ? ~_GEN_1394 & _GEN_1466 : ~(_T_1237 & _GEN_1394) & _GEN_1466) : _GEN_1466;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1492 = _T_1223 ? (_GEN_1485 ? ~_GEN_1395 & _GEN_1467 : ~(_T_1237 & _GEN_1395) & _GEN_1467) : _GEN_1467;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1493 = _T_1223 ? (_GEN_1485 ? ~_GEN_1396 & _GEN_1468 : ~(_T_1237 & _GEN_1396) & _GEN_1468) : _GEN_1468;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1494 = _T_1223 ? (_GEN_1485 ? ~_GEN_1397 & _GEN_1469 : ~(_T_1237 & _GEN_1397) & _GEN_1469) : _GEN_1469;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1495 = _T_1223 ? (_GEN_1485 ? ~_GEN_1398 & _GEN_1470 : ~(_T_1237 & _GEN_1398) & _GEN_1470) : _GEN_1470;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1496 = _T_1223 ? (_GEN_1485 ? ~_GEN_1399 & _GEN_1471 : ~(_T_1237 & _GEN_1399) & _GEN_1471) : _GEN_1471;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1497 = _T_1223 ? (_GEN_1485 ? ~_GEN_1400 & _GEN_1472 : ~(_T_1237 & _GEN_1400) & _GEN_1472) : _GEN_1472;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1498 = _T_1223 ? (_GEN_1485 ? ~_GEN_1401 & _GEN_1473 : ~(_T_1237 & _GEN_1401) & _GEN_1473) : _GEN_1473;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1499 = _T_1223 ? (_GEN_1485 ? ~_GEN_1402 & _GEN_1474 : ~(_T_1237 & _GEN_1402) & _GEN_1474) : _GEN_1474;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1500 = _T_1223 ? (_GEN_1485 ? ~_GEN_1403 & _GEN_1475 : ~(_T_1237 & _GEN_1403) & _GEN_1475) : _GEN_1475;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1501 = _T_1223 ? (_GEN_1485 ? ~_GEN_1404 & _GEN_1476 : ~(_T_1237 & _GEN_1404) & _GEN_1476) : _GEN_1476;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1502 = _T_1223 ? (_GEN_1485 ? ~_GEN_1405 & _GEN_1477 : ~(_T_1237 & _GEN_1405) & _GEN_1477) : _GEN_1477;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1503 = _T_1223 ? (_GEN_1485 ? ~_GEN_1406 & _GEN_1478 : ~(_T_1237 & _GEN_1406) & _GEN_1478) : _GEN_1478;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1504 = _T_1223 ? (_GEN_1485 ? ~_GEN_1407 & _GEN_1479 : ~(_T_1237 & _GEN_1407) & _GEN_1479) : _GEN_1479;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1505 = _T_1223 ? (_GEN_1485 ? ~_GEN_1408 & _GEN_1480 : ~(_T_1237 & _GEN_1408) & _GEN_1480) : _GEN_1480;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1506 = _T_1223 ? (_GEN_1485 ? ~_GEN_1409 & _GEN_1481 : ~(_T_1237 & _GEN_1409) & _GEN_1481) : _GEN_1481;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1507 = _T_1223 ? (_GEN_1485 ? ~_GEN_1410 & _GEN_1482 : ~(_T_1237 & _GEN_1410) & _GEN_1482) : _GEN_1482;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1508 = _T_1223 ? (_GEN_1485 ? ~_GEN_1411 & _GEN_1483 : ~(_T_1237 & _GEN_1411) & _GEN_1483) : _GEN_1483;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1509 = _T_1223 ? (_GEN_1485 ? ~_GEN_1412 & _GEN_1484 : ~(_T_1237 & _GEN_1412) & _GEN_1484) : _GEN_1484;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1510 = _T_1248 | _T_1253;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1511 = _T_1242 ? (_GEN_1510 ? ~_GEN_1389 & _GEN_1486 : ~(_T_1256 & _GEN_1389) & _GEN_1486) : _GEN_1486;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1512 = _T_1242 ? (_GEN_1510 ? ~_GEN_1390 & _GEN_1487 : ~(_T_1256 & _GEN_1390) & _GEN_1487) : _GEN_1487;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1513 = _T_1242 ? (_GEN_1510 ? ~_GEN_1391 & _GEN_1488 : ~(_T_1256 & _GEN_1391) & _GEN_1488) : _GEN_1488;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1514 = _T_1242 ? (_GEN_1510 ? ~_GEN_1392 & _GEN_1489 : ~(_T_1256 & _GEN_1392) & _GEN_1489) : _GEN_1489;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1515 = _T_1242 ? (_GEN_1510 ? ~_GEN_1393 & _GEN_1490 : ~(_T_1256 & _GEN_1393) & _GEN_1490) : _GEN_1490;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1516 = _T_1242 ? (_GEN_1510 ? ~_GEN_1394 & _GEN_1491 : ~(_T_1256 & _GEN_1394) & _GEN_1491) : _GEN_1491;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1517 = _T_1242 ? (_GEN_1510 ? ~_GEN_1395 & _GEN_1492 : ~(_T_1256 & _GEN_1395) & _GEN_1492) : _GEN_1492;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1518 = _T_1242 ? (_GEN_1510 ? ~_GEN_1396 & _GEN_1493 : ~(_T_1256 & _GEN_1396) & _GEN_1493) : _GEN_1493;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1519 = _T_1242 ? (_GEN_1510 ? ~_GEN_1397 & _GEN_1494 : ~(_T_1256 & _GEN_1397) & _GEN_1494) : _GEN_1494;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1520 = _T_1242 ? (_GEN_1510 ? ~_GEN_1398 & _GEN_1495 : ~(_T_1256 & _GEN_1398) & _GEN_1495) : _GEN_1495;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1521 = _T_1242 ? (_GEN_1510 ? ~_GEN_1399 & _GEN_1496 : ~(_T_1256 & _GEN_1399) & _GEN_1496) : _GEN_1496;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1522 = _T_1242 ? (_GEN_1510 ? ~_GEN_1400 & _GEN_1497 : ~(_T_1256 & _GEN_1400) & _GEN_1497) : _GEN_1497;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1523 = _T_1242 ? (_GEN_1510 ? ~_GEN_1401 & _GEN_1498 : ~(_T_1256 & _GEN_1401) & _GEN_1498) : _GEN_1498;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1524 = _T_1242 ? (_GEN_1510 ? ~_GEN_1402 & _GEN_1499 : ~(_T_1256 & _GEN_1402) & _GEN_1499) : _GEN_1499;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1525 = _T_1242 ? (_GEN_1510 ? ~_GEN_1403 & _GEN_1500 : ~(_T_1256 & _GEN_1403) & _GEN_1500) : _GEN_1500;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1526 = _T_1242 ? (_GEN_1510 ? ~_GEN_1404 & _GEN_1501 : ~(_T_1256 & _GEN_1404) & _GEN_1501) : _GEN_1501;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1527 = _T_1242 ? (_GEN_1510 ? ~_GEN_1405 & _GEN_1502 : ~(_T_1256 & _GEN_1405) & _GEN_1502) : _GEN_1502;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1528 = _T_1242 ? (_GEN_1510 ? ~_GEN_1406 & _GEN_1503 : ~(_T_1256 & _GEN_1406) & _GEN_1503) : _GEN_1503;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1529 = _T_1242 ? (_GEN_1510 ? ~_GEN_1407 & _GEN_1504 : ~(_T_1256 & _GEN_1407) & _GEN_1504) : _GEN_1504;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1530 = _T_1242 ? (_GEN_1510 ? ~_GEN_1408 & _GEN_1505 : ~(_T_1256 & _GEN_1408) & _GEN_1505) : _GEN_1505;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1531 = _T_1242 ? (_GEN_1510 ? ~_GEN_1409 & _GEN_1506 : ~(_T_1256 & _GEN_1409) & _GEN_1506) : _GEN_1506;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1532 = _T_1242 ? (_GEN_1510 ? ~_GEN_1410 & _GEN_1507 : ~(_T_1256 & _GEN_1410) & _GEN_1507) : _GEN_1507;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1533 = _T_1242 ? (_GEN_1510 ? ~_GEN_1411 & _GEN_1508 : ~(_T_1256 & _GEN_1411) & _GEN_1508) : _GEN_1508;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1534 = _T_1242 ? (_GEN_1510 ? ~_GEN_1412 & _GEN_1509 : ~(_T_1256 & _GEN_1412) & _GEN_1509) : _GEN_1509;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1535 = _T_1267 | _T_1272;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1536 = _T_1261 ? (_GEN_1535 ? ~_GEN_1389 & _GEN_1511 : ~(_T_1275 & _GEN_1389) & _GEN_1511) : _GEN_1511;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1537 = _T_1261 ? (_GEN_1535 ? ~_GEN_1390 & _GEN_1512 : ~(_T_1275 & _GEN_1390) & _GEN_1512) : _GEN_1512;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1538 = _T_1261 ? (_GEN_1535 ? ~_GEN_1391 & _GEN_1513 : ~(_T_1275 & _GEN_1391) & _GEN_1513) : _GEN_1513;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1539 = _T_1261 ? (_GEN_1535 ? ~_GEN_1392 & _GEN_1514 : ~(_T_1275 & _GEN_1392) & _GEN_1514) : _GEN_1514;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1540 = _T_1261 ? (_GEN_1535 ? ~_GEN_1393 & _GEN_1515 : ~(_T_1275 & _GEN_1393) & _GEN_1515) : _GEN_1515;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1541 = _T_1261 ? (_GEN_1535 ? ~_GEN_1394 & _GEN_1516 : ~(_T_1275 & _GEN_1394) & _GEN_1516) : _GEN_1516;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1542 = _T_1261 ? (_GEN_1535 ? ~_GEN_1395 & _GEN_1517 : ~(_T_1275 & _GEN_1395) & _GEN_1517) : _GEN_1517;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1543 = _T_1261 ? (_GEN_1535 ? ~_GEN_1396 & _GEN_1518 : ~(_T_1275 & _GEN_1396) & _GEN_1518) : _GEN_1518;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1544 = _T_1261 ? (_GEN_1535 ? ~_GEN_1397 & _GEN_1519 : ~(_T_1275 & _GEN_1397) & _GEN_1519) : _GEN_1519;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1545 = _T_1261 ? (_GEN_1535 ? ~_GEN_1398 & _GEN_1520 : ~(_T_1275 & _GEN_1398) & _GEN_1520) : _GEN_1520;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1546 = _T_1261 ? (_GEN_1535 ? ~_GEN_1399 & _GEN_1521 : ~(_T_1275 & _GEN_1399) & _GEN_1521) : _GEN_1521;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1547 = _T_1261 ? (_GEN_1535 ? ~_GEN_1400 & _GEN_1522 : ~(_T_1275 & _GEN_1400) & _GEN_1522) : _GEN_1522;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1548 = _T_1261 ? (_GEN_1535 ? ~_GEN_1401 & _GEN_1523 : ~(_T_1275 & _GEN_1401) & _GEN_1523) : _GEN_1523;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1549 = _T_1261 ? (_GEN_1535 ? ~_GEN_1402 & _GEN_1524 : ~(_T_1275 & _GEN_1402) & _GEN_1524) : _GEN_1524;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1550 = _T_1261 ? (_GEN_1535 ? ~_GEN_1403 & _GEN_1525 : ~(_T_1275 & _GEN_1403) & _GEN_1525) : _GEN_1525;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1551 = _T_1261 ? (_GEN_1535 ? ~_GEN_1404 & _GEN_1526 : ~(_T_1275 & _GEN_1404) & _GEN_1526) : _GEN_1526;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1552 = _T_1261 ? (_GEN_1535 ? ~_GEN_1405 & _GEN_1527 : ~(_T_1275 & _GEN_1405) & _GEN_1527) : _GEN_1527;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1553 = _T_1261 ? (_GEN_1535 ? ~_GEN_1406 & _GEN_1528 : ~(_T_1275 & _GEN_1406) & _GEN_1528) : _GEN_1528;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1554 = _T_1261 ? (_GEN_1535 ? ~_GEN_1407 & _GEN_1529 : ~(_T_1275 & _GEN_1407) & _GEN_1529) : _GEN_1529;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1555 = _T_1261 ? (_GEN_1535 ? ~_GEN_1408 & _GEN_1530 : ~(_T_1275 & _GEN_1408) & _GEN_1530) : _GEN_1530;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1556 = _T_1261 ? (_GEN_1535 ? ~_GEN_1409 & _GEN_1531 : ~(_T_1275 & _GEN_1409) & _GEN_1531) : _GEN_1531;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1557 = _T_1261 ? (_GEN_1535 ? ~_GEN_1410 & _GEN_1532 : ~(_T_1275 & _GEN_1410) & _GEN_1532) : _GEN_1532;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1558 = _T_1261 ? (_GEN_1535 ? ~_GEN_1411 & _GEN_1533 : ~(_T_1275 & _GEN_1411) & _GEN_1533) : _GEN_1533;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1559 = _T_1261 ? (_GEN_1535 ? ~_GEN_1412 & _GEN_1534 : ~(_T_1275 & _GEN_1412) & _GEN_1534) : _GEN_1534;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1560 = _T_1286 | _T_1291;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1561 = _T_1280 ? (_GEN_1560 ? ~_GEN_1389 & _GEN_1536 : ~(_T_1294 & _GEN_1389) & _GEN_1536) : _GEN_1536;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1562 = _T_1280 ? (_GEN_1560 ? ~_GEN_1390 & _GEN_1537 : ~(_T_1294 & _GEN_1390) & _GEN_1537) : _GEN_1537;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1563 = _T_1280 ? (_GEN_1560 ? ~_GEN_1391 & _GEN_1538 : ~(_T_1294 & _GEN_1391) & _GEN_1538) : _GEN_1538;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1564 = _T_1280 ? (_GEN_1560 ? ~_GEN_1392 & _GEN_1539 : ~(_T_1294 & _GEN_1392) & _GEN_1539) : _GEN_1539;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1565 = _T_1280 ? (_GEN_1560 ? ~_GEN_1393 & _GEN_1540 : ~(_T_1294 & _GEN_1393) & _GEN_1540) : _GEN_1540;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1566 = _T_1280 ? (_GEN_1560 ? ~_GEN_1394 & _GEN_1541 : ~(_T_1294 & _GEN_1394) & _GEN_1541) : _GEN_1541;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1567 = _T_1280 ? (_GEN_1560 ? ~_GEN_1395 & _GEN_1542 : ~(_T_1294 & _GEN_1395) & _GEN_1542) : _GEN_1542;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1568 = _T_1280 ? (_GEN_1560 ? ~_GEN_1396 & _GEN_1543 : ~(_T_1294 & _GEN_1396) & _GEN_1543) : _GEN_1543;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1569 = _T_1280 ? (_GEN_1560 ? ~_GEN_1397 & _GEN_1544 : ~(_T_1294 & _GEN_1397) & _GEN_1544) : _GEN_1544;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1570 = _T_1280 ? (_GEN_1560 ? ~_GEN_1398 & _GEN_1545 : ~(_T_1294 & _GEN_1398) & _GEN_1545) : _GEN_1545;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1571 = _T_1280 ? (_GEN_1560 ? ~_GEN_1399 & _GEN_1546 : ~(_T_1294 & _GEN_1399) & _GEN_1546) : _GEN_1546;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1572 = _T_1280 ? (_GEN_1560 ? ~_GEN_1400 & _GEN_1547 : ~(_T_1294 & _GEN_1400) & _GEN_1547) : _GEN_1547;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1573 = _T_1280 ? (_GEN_1560 ? ~_GEN_1401 & _GEN_1548 : ~(_T_1294 & _GEN_1401) & _GEN_1548) : _GEN_1548;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1574 = _T_1280 ? (_GEN_1560 ? ~_GEN_1402 & _GEN_1549 : ~(_T_1294 & _GEN_1402) & _GEN_1549) : _GEN_1549;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1575 = _T_1280 ? (_GEN_1560 ? ~_GEN_1403 & _GEN_1550 : ~(_T_1294 & _GEN_1403) & _GEN_1550) : _GEN_1550;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1576 = _T_1280 ? (_GEN_1560 ? ~_GEN_1404 & _GEN_1551 : ~(_T_1294 & _GEN_1404) & _GEN_1551) : _GEN_1551;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1577 = _T_1280 ? (_GEN_1560 ? ~_GEN_1405 & _GEN_1552 : ~(_T_1294 & _GEN_1405) & _GEN_1552) : _GEN_1552;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1578 = _T_1280 ? (_GEN_1560 ? ~_GEN_1406 & _GEN_1553 : ~(_T_1294 & _GEN_1406) & _GEN_1553) : _GEN_1553;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1579 = _T_1280 ? (_GEN_1560 ? ~_GEN_1407 & _GEN_1554 : ~(_T_1294 & _GEN_1407) & _GEN_1554) : _GEN_1554;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1580 = _T_1280 ? (_GEN_1560 ? ~_GEN_1408 & _GEN_1555 : ~(_T_1294 & _GEN_1408) & _GEN_1555) : _GEN_1555;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1581 = _T_1280 ? (_GEN_1560 ? ~_GEN_1409 & _GEN_1556 : ~(_T_1294 & _GEN_1409) & _GEN_1556) : _GEN_1556;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1582 = _T_1280 ? (_GEN_1560 ? ~_GEN_1410 & _GEN_1557 : ~(_T_1294 & _GEN_1410) & _GEN_1557) : _GEN_1557;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1583 = _T_1280 ? (_GEN_1560 ? ~_GEN_1411 & _GEN_1558 : ~(_T_1294 & _GEN_1411) & _GEN_1558) : _GEN_1558;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1584 = _T_1280 ? (_GEN_1560 ? ~_GEN_1412 & _GEN_1559 : ~(_T_1294 & _GEN_1412) & _GEN_1559) : _GEN_1559;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1585 = _T_1305 | _T_1310;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1586 = _T_1299 ? (_GEN_1585 ? ~_GEN_1389 & _GEN_1561 : ~(_T_1313 & _GEN_1389) & _GEN_1561) : _GEN_1561;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1587 = _T_1299 ? (_GEN_1585 ? ~_GEN_1390 & _GEN_1562 : ~(_T_1313 & _GEN_1390) & _GEN_1562) : _GEN_1562;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1588 = _T_1299 ? (_GEN_1585 ? ~_GEN_1391 & _GEN_1563 : ~(_T_1313 & _GEN_1391) & _GEN_1563) : _GEN_1563;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1589 = _T_1299 ? (_GEN_1585 ? ~_GEN_1392 & _GEN_1564 : ~(_T_1313 & _GEN_1392) & _GEN_1564) : _GEN_1564;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1590 = _T_1299 ? (_GEN_1585 ? ~_GEN_1393 & _GEN_1565 : ~(_T_1313 & _GEN_1393) & _GEN_1565) : _GEN_1565;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1591 = _T_1299 ? (_GEN_1585 ? ~_GEN_1394 & _GEN_1566 : ~(_T_1313 & _GEN_1394) & _GEN_1566) : _GEN_1566;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1592 = _T_1299 ? (_GEN_1585 ? ~_GEN_1395 & _GEN_1567 : ~(_T_1313 & _GEN_1395) & _GEN_1567) : _GEN_1567;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1593 = _T_1299 ? (_GEN_1585 ? ~_GEN_1396 & _GEN_1568 : ~(_T_1313 & _GEN_1396) & _GEN_1568) : _GEN_1568;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1594 = _T_1299 ? (_GEN_1585 ? ~_GEN_1397 & _GEN_1569 : ~(_T_1313 & _GEN_1397) & _GEN_1569) : _GEN_1569;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1595 = _T_1299 ? (_GEN_1585 ? ~_GEN_1398 & _GEN_1570 : ~(_T_1313 & _GEN_1398) & _GEN_1570) : _GEN_1570;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1596 = _T_1299 ? (_GEN_1585 ? ~_GEN_1399 & _GEN_1571 : ~(_T_1313 & _GEN_1399) & _GEN_1571) : _GEN_1571;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1597 = _T_1299 ? (_GEN_1585 ? ~_GEN_1400 & _GEN_1572 : ~(_T_1313 & _GEN_1400) & _GEN_1572) : _GEN_1572;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1598 = _T_1299 ? (_GEN_1585 ? ~_GEN_1401 & _GEN_1573 : ~(_T_1313 & _GEN_1401) & _GEN_1573) : _GEN_1573;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1599 = _T_1299 ? (_GEN_1585 ? ~_GEN_1402 & _GEN_1574 : ~(_T_1313 & _GEN_1402) & _GEN_1574) : _GEN_1574;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1600 = _T_1299 ? (_GEN_1585 ? ~_GEN_1403 & _GEN_1575 : ~(_T_1313 & _GEN_1403) & _GEN_1575) : _GEN_1575;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1601 = _T_1299 ? (_GEN_1585 ? ~_GEN_1404 & _GEN_1576 : ~(_T_1313 & _GEN_1404) & _GEN_1576) : _GEN_1576;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1602 = _T_1299 ? (_GEN_1585 ? ~_GEN_1405 & _GEN_1577 : ~(_T_1313 & _GEN_1405) & _GEN_1577) : _GEN_1577;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1603 = _T_1299 ? (_GEN_1585 ? ~_GEN_1406 & _GEN_1578 : ~(_T_1313 & _GEN_1406) & _GEN_1578) : _GEN_1578;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1604 = _T_1299 ? (_GEN_1585 ? ~_GEN_1407 & _GEN_1579 : ~(_T_1313 & _GEN_1407) & _GEN_1579) : _GEN_1579;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1605 = _T_1299 ? (_GEN_1585 ? ~_GEN_1408 & _GEN_1580 : ~(_T_1313 & _GEN_1408) & _GEN_1580) : _GEN_1580;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1606 = _T_1299 ? (_GEN_1585 ? ~_GEN_1409 & _GEN_1581 : ~(_T_1313 & _GEN_1409) & _GEN_1581) : _GEN_1581;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1607 = _T_1299 ? (_GEN_1585 ? ~_GEN_1410 & _GEN_1582 : ~(_T_1313 & _GEN_1410) & _GEN_1582) : _GEN_1582;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1608 = _T_1299 ? (_GEN_1585 ? ~_GEN_1411 & _GEN_1583 : ~(_T_1313 & _GEN_1411) & _GEN_1583) : _GEN_1583;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1609 = _T_1299 ? (_GEN_1585 ? ~_GEN_1412 & _GEN_1584 : ~(_T_1313 & _GEN_1412) & _GEN_1584) : _GEN_1584;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1610 = _T_1324 | _T_1329;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1611 = _T_1318 ? (_GEN_1610 ? ~_GEN_1389 & _GEN_1586 : ~(_T_1332 & _GEN_1389) & _GEN_1586) : _GEN_1586;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1612 = _T_1318 ? (_GEN_1610 ? ~_GEN_1390 & _GEN_1587 : ~(_T_1332 & _GEN_1390) & _GEN_1587) : _GEN_1587;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1613 = _T_1318 ? (_GEN_1610 ? ~_GEN_1391 & _GEN_1588 : ~(_T_1332 & _GEN_1391) & _GEN_1588) : _GEN_1588;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1614 = _T_1318 ? (_GEN_1610 ? ~_GEN_1392 & _GEN_1589 : ~(_T_1332 & _GEN_1392) & _GEN_1589) : _GEN_1589;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1615 = _T_1318 ? (_GEN_1610 ? ~_GEN_1393 & _GEN_1590 : ~(_T_1332 & _GEN_1393) & _GEN_1590) : _GEN_1590;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1616 = _T_1318 ? (_GEN_1610 ? ~_GEN_1394 & _GEN_1591 : ~(_T_1332 & _GEN_1394) & _GEN_1591) : _GEN_1591;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1617 = _T_1318 ? (_GEN_1610 ? ~_GEN_1395 & _GEN_1592 : ~(_T_1332 & _GEN_1395) & _GEN_1592) : _GEN_1592;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1618 = _T_1318 ? (_GEN_1610 ? ~_GEN_1396 & _GEN_1593 : ~(_T_1332 & _GEN_1396) & _GEN_1593) : _GEN_1593;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1619 = _T_1318 ? (_GEN_1610 ? ~_GEN_1397 & _GEN_1594 : ~(_T_1332 & _GEN_1397) & _GEN_1594) : _GEN_1594;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1620 = _T_1318 ? (_GEN_1610 ? ~_GEN_1398 & _GEN_1595 : ~(_T_1332 & _GEN_1398) & _GEN_1595) : _GEN_1595;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1621 = _T_1318 ? (_GEN_1610 ? ~_GEN_1399 & _GEN_1596 : ~(_T_1332 & _GEN_1399) & _GEN_1596) : _GEN_1596;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1622 = _T_1318 ? (_GEN_1610 ? ~_GEN_1400 & _GEN_1597 : ~(_T_1332 & _GEN_1400) & _GEN_1597) : _GEN_1597;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1623 = _T_1318 ? (_GEN_1610 ? ~_GEN_1401 & _GEN_1598 : ~(_T_1332 & _GEN_1401) & _GEN_1598) : _GEN_1598;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1624 = _T_1318 ? (_GEN_1610 ? ~_GEN_1402 & _GEN_1599 : ~(_T_1332 & _GEN_1402) & _GEN_1599) : _GEN_1599;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1625 = _T_1318 ? (_GEN_1610 ? ~_GEN_1403 & _GEN_1600 : ~(_T_1332 & _GEN_1403) & _GEN_1600) : _GEN_1600;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1626 = _T_1318 ? (_GEN_1610 ? ~_GEN_1404 & _GEN_1601 : ~(_T_1332 & _GEN_1404) & _GEN_1601) : _GEN_1601;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1627 = _T_1318 ? (_GEN_1610 ? ~_GEN_1405 & _GEN_1602 : ~(_T_1332 & _GEN_1405) & _GEN_1602) : _GEN_1602;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1628 = _T_1318 ? (_GEN_1610 ? ~_GEN_1406 & _GEN_1603 : ~(_T_1332 & _GEN_1406) & _GEN_1603) : _GEN_1603;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1629 = _T_1318 ? (_GEN_1610 ? ~_GEN_1407 & _GEN_1604 : ~(_T_1332 & _GEN_1407) & _GEN_1604) : _GEN_1604;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1630 = _T_1318 ? (_GEN_1610 ? ~_GEN_1408 & _GEN_1605 : ~(_T_1332 & _GEN_1408) & _GEN_1605) : _GEN_1605;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1631 = _T_1318 ? (_GEN_1610 ? ~_GEN_1409 & _GEN_1606 : ~(_T_1332 & _GEN_1409) & _GEN_1606) : _GEN_1606;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1632 = _T_1318 ? (_GEN_1610 ? ~_GEN_1410 & _GEN_1607 : ~(_T_1332 & _GEN_1410) & _GEN_1607) : _GEN_1607;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1633 = _T_1318 ? (_GEN_1610 ? ~_GEN_1411 & _GEN_1608 : ~(_T_1332 & _GEN_1411) & _GEN_1608) : _GEN_1608;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1634 = _T_1318 ? (_GEN_1610 ? ~_GEN_1412 & _GEN_1609 : ~(_T_1332 & _GEN_1412) & _GEN_1609) : _GEN_1609;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1635 = _T_1343 | _T_1348;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1636 = _T_1337 ? (_GEN_1635 ? ~_GEN_1389 & _GEN_1611 : ~(_T_1351 & _GEN_1389) & _GEN_1611) : _GEN_1611;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1637 = _T_1337 ? (_GEN_1635 ? ~_GEN_1390 & _GEN_1612 : ~(_T_1351 & _GEN_1390) & _GEN_1612) : _GEN_1612;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1638 = _T_1337 ? (_GEN_1635 ? ~_GEN_1391 & _GEN_1613 : ~(_T_1351 & _GEN_1391) & _GEN_1613) : _GEN_1613;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1639 = _T_1337 ? (_GEN_1635 ? ~_GEN_1392 & _GEN_1614 : ~(_T_1351 & _GEN_1392) & _GEN_1614) : _GEN_1614;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1640 = _T_1337 ? (_GEN_1635 ? ~_GEN_1393 & _GEN_1615 : ~(_T_1351 & _GEN_1393) & _GEN_1615) : _GEN_1615;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1641 = _T_1337 ? (_GEN_1635 ? ~_GEN_1394 & _GEN_1616 : ~(_T_1351 & _GEN_1394) & _GEN_1616) : _GEN_1616;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1642 = _T_1337 ? (_GEN_1635 ? ~_GEN_1395 & _GEN_1617 : ~(_T_1351 & _GEN_1395) & _GEN_1617) : _GEN_1617;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1643 = _T_1337 ? (_GEN_1635 ? ~_GEN_1396 & _GEN_1618 : ~(_T_1351 & _GEN_1396) & _GEN_1618) : _GEN_1618;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1644 = _T_1337 ? (_GEN_1635 ? ~_GEN_1397 & _GEN_1619 : ~(_T_1351 & _GEN_1397) & _GEN_1619) : _GEN_1619;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1645 = _T_1337 ? (_GEN_1635 ? ~_GEN_1398 & _GEN_1620 : ~(_T_1351 & _GEN_1398) & _GEN_1620) : _GEN_1620;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1646 = _T_1337 ? (_GEN_1635 ? ~_GEN_1399 & _GEN_1621 : ~(_T_1351 & _GEN_1399) & _GEN_1621) : _GEN_1621;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1647 = _T_1337 ? (_GEN_1635 ? ~_GEN_1400 & _GEN_1622 : ~(_T_1351 & _GEN_1400) & _GEN_1622) : _GEN_1622;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1648 = _T_1337 ? (_GEN_1635 ? ~_GEN_1401 & _GEN_1623 : ~(_T_1351 & _GEN_1401) & _GEN_1623) : _GEN_1623;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1649 = _T_1337 ? (_GEN_1635 ? ~_GEN_1402 & _GEN_1624 : ~(_T_1351 & _GEN_1402) & _GEN_1624) : _GEN_1624;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1650 = _T_1337 ? (_GEN_1635 ? ~_GEN_1403 & _GEN_1625 : ~(_T_1351 & _GEN_1403) & _GEN_1625) : _GEN_1625;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1651 = _T_1337 ? (_GEN_1635 ? ~_GEN_1404 & _GEN_1626 : ~(_T_1351 & _GEN_1404) & _GEN_1626) : _GEN_1626;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1652 = _T_1337 ? (_GEN_1635 ? ~_GEN_1405 & _GEN_1627 : ~(_T_1351 & _GEN_1405) & _GEN_1627) : _GEN_1627;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1653 = _T_1337 ? (_GEN_1635 ? ~_GEN_1406 & _GEN_1628 : ~(_T_1351 & _GEN_1406) & _GEN_1628) : _GEN_1628;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1654 = _T_1337 ? (_GEN_1635 ? ~_GEN_1407 & _GEN_1629 : ~(_T_1351 & _GEN_1407) & _GEN_1629) : _GEN_1629;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1655 = _T_1337 ? (_GEN_1635 ? ~_GEN_1408 & _GEN_1630 : ~(_T_1351 & _GEN_1408) & _GEN_1630) : _GEN_1630;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1656 = _T_1337 ? (_GEN_1635 ? ~_GEN_1409 & _GEN_1631 : ~(_T_1351 & _GEN_1409) & _GEN_1631) : _GEN_1631;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1657 = _T_1337 ? (_GEN_1635 ? ~_GEN_1410 & _GEN_1632 : ~(_T_1351 & _GEN_1410) & _GEN_1632) : _GEN_1632;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1658 = _T_1337 ? (_GEN_1635 ? ~_GEN_1411 & _GEN_1633 : ~(_T_1351 & _GEN_1411) & _GEN_1633) : _GEN_1633;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1659 = _T_1337 ? (_GEN_1635 ? ~_GEN_1412 & _GEN_1634 : ~(_T_1351 & _GEN_1412) & _GEN_1634) : _GEN_1634;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1660 = _T_1362 | _T_1367;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1661 = _T_1356 ? (_GEN_1660 ? ~_GEN_1389 & _GEN_1636 : ~(_T_1370 & _GEN_1389) & _GEN_1636) : _GEN_1636;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1662 = _T_1356 ? (_GEN_1660 ? ~_GEN_1390 & _GEN_1637 : ~(_T_1370 & _GEN_1390) & _GEN_1637) : _GEN_1637;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1663 = _T_1356 ? (_GEN_1660 ? ~_GEN_1391 & _GEN_1638 : ~(_T_1370 & _GEN_1391) & _GEN_1638) : _GEN_1638;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1664 = _T_1356 ? (_GEN_1660 ? ~_GEN_1392 & _GEN_1639 : ~(_T_1370 & _GEN_1392) & _GEN_1639) : _GEN_1639;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1665 = _T_1356 ? (_GEN_1660 ? ~_GEN_1393 & _GEN_1640 : ~(_T_1370 & _GEN_1393) & _GEN_1640) : _GEN_1640;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1666 = _T_1356 ? (_GEN_1660 ? ~_GEN_1394 & _GEN_1641 : ~(_T_1370 & _GEN_1394) & _GEN_1641) : _GEN_1641;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1667 = _T_1356 ? (_GEN_1660 ? ~_GEN_1395 & _GEN_1642 : ~(_T_1370 & _GEN_1395) & _GEN_1642) : _GEN_1642;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1668 = _T_1356 ? (_GEN_1660 ? ~_GEN_1396 & _GEN_1643 : ~(_T_1370 & _GEN_1396) & _GEN_1643) : _GEN_1643;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1669 = _T_1356 ? (_GEN_1660 ? ~_GEN_1397 & _GEN_1644 : ~(_T_1370 & _GEN_1397) & _GEN_1644) : _GEN_1644;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1670 = _T_1356 ? (_GEN_1660 ? ~_GEN_1398 & _GEN_1645 : ~(_T_1370 & _GEN_1398) & _GEN_1645) : _GEN_1645;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1671 = _T_1356 ? (_GEN_1660 ? ~_GEN_1399 & _GEN_1646 : ~(_T_1370 & _GEN_1399) & _GEN_1646) : _GEN_1646;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1672 = _T_1356 ? (_GEN_1660 ? ~_GEN_1400 & _GEN_1647 : ~(_T_1370 & _GEN_1400) & _GEN_1647) : _GEN_1647;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1673 = _T_1356 ? (_GEN_1660 ? ~_GEN_1401 & _GEN_1648 : ~(_T_1370 & _GEN_1401) & _GEN_1648) : _GEN_1648;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1674 = _T_1356 ? (_GEN_1660 ? ~_GEN_1402 & _GEN_1649 : ~(_T_1370 & _GEN_1402) & _GEN_1649) : _GEN_1649;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1675 = _T_1356 ? (_GEN_1660 ? ~_GEN_1403 & _GEN_1650 : ~(_T_1370 & _GEN_1403) & _GEN_1650) : _GEN_1650;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1676 = _T_1356 ? (_GEN_1660 ? ~_GEN_1404 & _GEN_1651 : ~(_T_1370 & _GEN_1404) & _GEN_1651) : _GEN_1651;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1677 = _T_1356 ? (_GEN_1660 ? ~_GEN_1405 & _GEN_1652 : ~(_T_1370 & _GEN_1405) & _GEN_1652) : _GEN_1652;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1678 = _T_1356 ? (_GEN_1660 ? ~_GEN_1406 & _GEN_1653 : ~(_T_1370 & _GEN_1406) & _GEN_1653) : _GEN_1653;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1679 = _T_1356 ? (_GEN_1660 ? ~_GEN_1407 & _GEN_1654 : ~(_T_1370 & _GEN_1407) & _GEN_1654) : _GEN_1654;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1680 = _T_1356 ? (_GEN_1660 ? ~_GEN_1408 & _GEN_1655 : ~(_T_1370 & _GEN_1408) & _GEN_1655) : _GEN_1655;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1681 = _T_1356 ? (_GEN_1660 ? ~_GEN_1409 & _GEN_1656 : ~(_T_1370 & _GEN_1409) & _GEN_1656) : _GEN_1656;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1682 = _T_1356 ? (_GEN_1660 ? ~_GEN_1410 & _GEN_1657 : ~(_T_1370 & _GEN_1410) & _GEN_1657) : _GEN_1657;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1683 = _T_1356 ? (_GEN_1660 ? ~_GEN_1411 & _GEN_1658 : ~(_T_1370 & _GEN_1411) & _GEN_1658) : _GEN_1658;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1684 = _T_1356 ? (_GEN_1660 ? ~_GEN_1412 & _GEN_1659 : ~(_T_1370 & _GEN_1412) & _GEN_1659) : _GEN_1659;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1685 = _T_1381 | _T_1386;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1686 = _T_1375 ? (_GEN_1685 ? ~_GEN_1389 & _GEN_1661 : ~(_T_1389 & _GEN_1389) & _GEN_1661) : _GEN_1661;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1687 = _T_1375 ? (_GEN_1685 ? ~_GEN_1390 & _GEN_1662 : ~(_T_1389 & _GEN_1390) & _GEN_1662) : _GEN_1662;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1688 = _T_1375 ? (_GEN_1685 ? ~_GEN_1391 & _GEN_1663 : ~(_T_1389 & _GEN_1391) & _GEN_1663) : _GEN_1663;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1689 = _T_1375 ? (_GEN_1685 ? ~_GEN_1392 & _GEN_1664 : ~(_T_1389 & _GEN_1392) & _GEN_1664) : _GEN_1664;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1690 = _T_1375 ? (_GEN_1685 ? ~_GEN_1393 & _GEN_1665 : ~(_T_1389 & _GEN_1393) & _GEN_1665) : _GEN_1665;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1691 = _T_1375 ? (_GEN_1685 ? ~_GEN_1394 & _GEN_1666 : ~(_T_1389 & _GEN_1394) & _GEN_1666) : _GEN_1666;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1692 = _T_1375 ? (_GEN_1685 ? ~_GEN_1395 & _GEN_1667 : ~(_T_1389 & _GEN_1395) & _GEN_1667) : _GEN_1667;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1693 = _T_1375 ? (_GEN_1685 ? ~_GEN_1396 & _GEN_1668 : ~(_T_1389 & _GEN_1396) & _GEN_1668) : _GEN_1668;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1694 = _T_1375 ? (_GEN_1685 ? ~_GEN_1397 & _GEN_1669 : ~(_T_1389 & _GEN_1397) & _GEN_1669) : _GEN_1669;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1695 = _T_1375 ? (_GEN_1685 ? ~_GEN_1398 & _GEN_1670 : ~(_T_1389 & _GEN_1398) & _GEN_1670) : _GEN_1670;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1696 = _T_1375 ? (_GEN_1685 ? ~_GEN_1399 & _GEN_1671 : ~(_T_1389 & _GEN_1399) & _GEN_1671) : _GEN_1671;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1697 = _T_1375 ? (_GEN_1685 ? ~_GEN_1400 & _GEN_1672 : ~(_T_1389 & _GEN_1400) & _GEN_1672) : _GEN_1672;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1698 = _T_1375 ? (_GEN_1685 ? ~_GEN_1401 & _GEN_1673 : ~(_T_1389 & _GEN_1401) & _GEN_1673) : _GEN_1673;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1699 = _T_1375 ? (_GEN_1685 ? ~_GEN_1402 & _GEN_1674 : ~(_T_1389 & _GEN_1402) & _GEN_1674) : _GEN_1674;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1700 = _T_1375 ? (_GEN_1685 ? ~_GEN_1403 & _GEN_1675 : ~(_T_1389 & _GEN_1403) & _GEN_1675) : _GEN_1675;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1701 = _T_1375 ? (_GEN_1685 ? ~_GEN_1404 & _GEN_1676 : ~(_T_1389 & _GEN_1404) & _GEN_1676) : _GEN_1676;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1702 = _T_1375 ? (_GEN_1685 ? ~_GEN_1405 & _GEN_1677 : ~(_T_1389 & _GEN_1405) & _GEN_1677) : _GEN_1677;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1703 = _T_1375 ? (_GEN_1685 ? ~_GEN_1406 & _GEN_1678 : ~(_T_1389 & _GEN_1406) & _GEN_1678) : _GEN_1678;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1704 = _T_1375 ? (_GEN_1685 ? ~_GEN_1407 & _GEN_1679 : ~(_T_1389 & _GEN_1407) & _GEN_1679) : _GEN_1679;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1705 = _T_1375 ? (_GEN_1685 ? ~_GEN_1408 & _GEN_1680 : ~(_T_1389 & _GEN_1408) & _GEN_1680) : _GEN_1680;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1706 = _T_1375 ? (_GEN_1685 ? ~_GEN_1409 & _GEN_1681 : ~(_T_1389 & _GEN_1409) & _GEN_1681) : _GEN_1681;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1707 = _T_1375 ? (_GEN_1685 ? ~_GEN_1410 & _GEN_1682 : ~(_T_1389 & _GEN_1410) & _GEN_1682) : _GEN_1682;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1708 = _T_1375 ? (_GEN_1685 ? ~_GEN_1411 & _GEN_1683 : ~(_T_1389 & _GEN_1411) & _GEN_1683) : _GEN_1683;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1709 = _T_1375 ? (_GEN_1685 ? ~_GEN_1412 & _GEN_1684 : ~(_T_1389 & _GEN_1412) & _GEN_1684) : _GEN_1684;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1710 = _T_1400 | _T_1405;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1711 = _T_1394 ? (_GEN_1710 ? ~_GEN_1389 & _GEN_1686 : ~(_T_1408 & _GEN_1389) & _GEN_1686) : _GEN_1686;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1712 = _T_1394 ? (_GEN_1710 ? ~_GEN_1390 & _GEN_1687 : ~(_T_1408 & _GEN_1390) & _GEN_1687) : _GEN_1687;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1713 = _T_1394 ? (_GEN_1710 ? ~_GEN_1391 & _GEN_1688 : ~(_T_1408 & _GEN_1391) & _GEN_1688) : _GEN_1688;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1714 = _T_1394 ? (_GEN_1710 ? ~_GEN_1392 & _GEN_1689 : ~(_T_1408 & _GEN_1392) & _GEN_1689) : _GEN_1689;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1715 = _T_1394 ? (_GEN_1710 ? ~_GEN_1393 & _GEN_1690 : ~(_T_1408 & _GEN_1393) & _GEN_1690) : _GEN_1690;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1716 = _T_1394 ? (_GEN_1710 ? ~_GEN_1394 & _GEN_1691 : ~(_T_1408 & _GEN_1394) & _GEN_1691) : _GEN_1691;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1717 = _T_1394 ? (_GEN_1710 ? ~_GEN_1395 & _GEN_1692 : ~(_T_1408 & _GEN_1395) & _GEN_1692) : _GEN_1692;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1718 = _T_1394 ? (_GEN_1710 ? ~_GEN_1396 & _GEN_1693 : ~(_T_1408 & _GEN_1396) & _GEN_1693) : _GEN_1693;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1719 = _T_1394 ? (_GEN_1710 ? ~_GEN_1397 & _GEN_1694 : ~(_T_1408 & _GEN_1397) & _GEN_1694) : _GEN_1694;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1720 = _T_1394 ? (_GEN_1710 ? ~_GEN_1398 & _GEN_1695 : ~(_T_1408 & _GEN_1398) & _GEN_1695) : _GEN_1695;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1721 = _T_1394 ? (_GEN_1710 ? ~_GEN_1399 & _GEN_1696 : ~(_T_1408 & _GEN_1399) & _GEN_1696) : _GEN_1696;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1722 = _T_1394 ? (_GEN_1710 ? ~_GEN_1400 & _GEN_1697 : ~(_T_1408 & _GEN_1400) & _GEN_1697) : _GEN_1697;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1723 = _T_1394 ? (_GEN_1710 ? ~_GEN_1401 & _GEN_1698 : ~(_T_1408 & _GEN_1401) & _GEN_1698) : _GEN_1698;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1724 = _T_1394 ? (_GEN_1710 ? ~_GEN_1402 & _GEN_1699 : ~(_T_1408 & _GEN_1402) & _GEN_1699) : _GEN_1699;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1725 = _T_1394 ? (_GEN_1710 ? ~_GEN_1403 & _GEN_1700 : ~(_T_1408 & _GEN_1403) & _GEN_1700) : _GEN_1700;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1726 = _T_1394 ? (_GEN_1710 ? ~_GEN_1404 & _GEN_1701 : ~(_T_1408 & _GEN_1404) & _GEN_1701) : _GEN_1701;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1727 = _T_1394 ? (_GEN_1710 ? ~_GEN_1405 & _GEN_1702 : ~(_T_1408 & _GEN_1405) & _GEN_1702) : _GEN_1702;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1728 = _T_1394 ? (_GEN_1710 ? ~_GEN_1406 & _GEN_1703 : ~(_T_1408 & _GEN_1406) & _GEN_1703) : _GEN_1703;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1729 = _T_1394 ? (_GEN_1710 ? ~_GEN_1407 & _GEN_1704 : ~(_T_1408 & _GEN_1407) & _GEN_1704) : _GEN_1704;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1730 = _T_1394 ? (_GEN_1710 ? ~_GEN_1408 & _GEN_1705 : ~(_T_1408 & _GEN_1408) & _GEN_1705) : _GEN_1705;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1731 = _T_1394 ? (_GEN_1710 ? ~_GEN_1409 & _GEN_1706 : ~(_T_1408 & _GEN_1409) & _GEN_1706) : _GEN_1706;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1732 = _T_1394 ? (_GEN_1710 ? ~_GEN_1410 & _GEN_1707 : ~(_T_1408 & _GEN_1410) & _GEN_1707) : _GEN_1707;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1733 = _T_1394 ? (_GEN_1710 ? ~_GEN_1411 & _GEN_1708 : ~(_T_1408 & _GEN_1411) & _GEN_1708) : _GEN_1708;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1734 = _T_1394 ? (_GEN_1710 ? ~_GEN_1412 & _GEN_1709 : ~(_T_1408 & _GEN_1412) & _GEN_1709) : _GEN_1709;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1735 = _T_1419 | _T_1424;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1736 = _T_1413 ? (_GEN_1735 ? ~_GEN_1389 & _GEN_1711 : ~(_T_1427 & _GEN_1389) & _GEN_1711) : _GEN_1711;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1737 = _T_1413 ? (_GEN_1735 ? ~_GEN_1390 & _GEN_1712 : ~(_T_1427 & _GEN_1390) & _GEN_1712) : _GEN_1712;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1738 = _T_1413 ? (_GEN_1735 ? ~_GEN_1391 & _GEN_1713 : ~(_T_1427 & _GEN_1391) & _GEN_1713) : _GEN_1713;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1739 = _T_1413 ? (_GEN_1735 ? ~_GEN_1392 & _GEN_1714 : ~(_T_1427 & _GEN_1392) & _GEN_1714) : _GEN_1714;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1740 = _T_1413 ? (_GEN_1735 ? ~_GEN_1393 & _GEN_1715 : ~(_T_1427 & _GEN_1393) & _GEN_1715) : _GEN_1715;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1741 = _T_1413 ? (_GEN_1735 ? ~_GEN_1394 & _GEN_1716 : ~(_T_1427 & _GEN_1394) & _GEN_1716) : _GEN_1716;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1742 = _T_1413 ? (_GEN_1735 ? ~_GEN_1395 & _GEN_1717 : ~(_T_1427 & _GEN_1395) & _GEN_1717) : _GEN_1717;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1743 = _T_1413 ? (_GEN_1735 ? ~_GEN_1396 & _GEN_1718 : ~(_T_1427 & _GEN_1396) & _GEN_1718) : _GEN_1718;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1744 = _T_1413 ? (_GEN_1735 ? ~_GEN_1397 & _GEN_1719 : ~(_T_1427 & _GEN_1397) & _GEN_1719) : _GEN_1719;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1745 = _T_1413 ? (_GEN_1735 ? ~_GEN_1398 & _GEN_1720 : ~(_T_1427 & _GEN_1398) & _GEN_1720) : _GEN_1720;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1746 = _T_1413 ? (_GEN_1735 ? ~_GEN_1399 & _GEN_1721 : ~(_T_1427 & _GEN_1399) & _GEN_1721) : _GEN_1721;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1747 = _T_1413 ? (_GEN_1735 ? ~_GEN_1400 & _GEN_1722 : ~(_T_1427 & _GEN_1400) & _GEN_1722) : _GEN_1722;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1748 = _T_1413 ? (_GEN_1735 ? ~_GEN_1401 & _GEN_1723 : ~(_T_1427 & _GEN_1401) & _GEN_1723) : _GEN_1723;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1749 = _T_1413 ? (_GEN_1735 ? ~_GEN_1402 & _GEN_1724 : ~(_T_1427 & _GEN_1402) & _GEN_1724) : _GEN_1724;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1750 = _T_1413 ? (_GEN_1735 ? ~_GEN_1403 & _GEN_1725 : ~(_T_1427 & _GEN_1403) & _GEN_1725) : _GEN_1725;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1751 = _T_1413 ? (_GEN_1735 ? ~_GEN_1404 & _GEN_1726 : ~(_T_1427 & _GEN_1404) & _GEN_1726) : _GEN_1726;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1752 = _T_1413 ? (_GEN_1735 ? ~_GEN_1405 & _GEN_1727 : ~(_T_1427 & _GEN_1405) & _GEN_1727) : _GEN_1727;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1753 = _T_1413 ? (_GEN_1735 ? ~_GEN_1406 & _GEN_1728 : ~(_T_1427 & _GEN_1406) & _GEN_1728) : _GEN_1728;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1754 = _T_1413 ? (_GEN_1735 ? ~_GEN_1407 & _GEN_1729 : ~(_T_1427 & _GEN_1407) & _GEN_1729) : _GEN_1729;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1755 = _T_1413 ? (_GEN_1735 ? ~_GEN_1408 & _GEN_1730 : ~(_T_1427 & _GEN_1408) & _GEN_1730) : _GEN_1730;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1756 = _T_1413 ? (_GEN_1735 ? ~_GEN_1409 & _GEN_1731 : ~(_T_1427 & _GEN_1409) & _GEN_1731) : _GEN_1731;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1757 = _T_1413 ? (_GEN_1735 ? ~_GEN_1410 & _GEN_1732 : ~(_T_1427 & _GEN_1410) & _GEN_1732) : _GEN_1732;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1758 = _T_1413 ? (_GEN_1735 ? ~_GEN_1411 & _GEN_1733 : ~(_T_1427 & _GEN_1411) & _GEN_1733) : _GEN_1733;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1759 = _T_1413 ? (_GEN_1735 ? ~_GEN_1412 & _GEN_1734 : ~(_T_1427 & _GEN_1412) & _GEN_1734) : _GEN_1734;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1760 = _T_1438 | _T_1443;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1761 = _T_1432 ? (_GEN_1760 ? ~_GEN_1389 & _GEN_1736 : ~(_T_1446 & _GEN_1389) & _GEN_1736) : _GEN_1736;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1762 = _T_1432 ? (_GEN_1760 ? ~_GEN_1390 & _GEN_1737 : ~(_T_1446 & _GEN_1390) & _GEN_1737) : _GEN_1737;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1763 = _T_1432 ? (_GEN_1760 ? ~_GEN_1391 & _GEN_1738 : ~(_T_1446 & _GEN_1391) & _GEN_1738) : _GEN_1738;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1764 = _T_1432 ? (_GEN_1760 ? ~_GEN_1392 & _GEN_1739 : ~(_T_1446 & _GEN_1392) & _GEN_1739) : _GEN_1739;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1765 = _T_1432 ? (_GEN_1760 ? ~_GEN_1393 & _GEN_1740 : ~(_T_1446 & _GEN_1393) & _GEN_1740) : _GEN_1740;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1766 = _T_1432 ? (_GEN_1760 ? ~_GEN_1394 & _GEN_1741 : ~(_T_1446 & _GEN_1394) & _GEN_1741) : _GEN_1741;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1767 = _T_1432 ? (_GEN_1760 ? ~_GEN_1395 & _GEN_1742 : ~(_T_1446 & _GEN_1395) & _GEN_1742) : _GEN_1742;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1768 = _T_1432 ? (_GEN_1760 ? ~_GEN_1396 & _GEN_1743 : ~(_T_1446 & _GEN_1396) & _GEN_1743) : _GEN_1743;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1769 = _T_1432 ? (_GEN_1760 ? ~_GEN_1397 & _GEN_1744 : ~(_T_1446 & _GEN_1397) & _GEN_1744) : _GEN_1744;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1770 = _T_1432 ? (_GEN_1760 ? ~_GEN_1398 & _GEN_1745 : ~(_T_1446 & _GEN_1398) & _GEN_1745) : _GEN_1745;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1771 = _T_1432 ? (_GEN_1760 ? ~_GEN_1399 & _GEN_1746 : ~(_T_1446 & _GEN_1399) & _GEN_1746) : _GEN_1746;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1772 = _T_1432 ? (_GEN_1760 ? ~_GEN_1400 & _GEN_1747 : ~(_T_1446 & _GEN_1400) & _GEN_1747) : _GEN_1747;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1773 = _T_1432 ? (_GEN_1760 ? ~_GEN_1401 & _GEN_1748 : ~(_T_1446 & _GEN_1401) & _GEN_1748) : _GEN_1748;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1774 = _T_1432 ? (_GEN_1760 ? ~_GEN_1402 & _GEN_1749 : ~(_T_1446 & _GEN_1402) & _GEN_1749) : _GEN_1749;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1775 = _T_1432 ? (_GEN_1760 ? ~_GEN_1403 & _GEN_1750 : ~(_T_1446 & _GEN_1403) & _GEN_1750) : _GEN_1750;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1776 = _T_1432 ? (_GEN_1760 ? ~_GEN_1404 & _GEN_1751 : ~(_T_1446 & _GEN_1404) & _GEN_1751) : _GEN_1751;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1777 = _T_1432 ? (_GEN_1760 ? ~_GEN_1405 & _GEN_1752 : ~(_T_1446 & _GEN_1405) & _GEN_1752) : _GEN_1752;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1778 = _T_1432 ? (_GEN_1760 ? ~_GEN_1406 & _GEN_1753 : ~(_T_1446 & _GEN_1406) & _GEN_1753) : _GEN_1753;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1779 = _T_1432 ? (_GEN_1760 ? ~_GEN_1407 & _GEN_1754 : ~(_T_1446 & _GEN_1407) & _GEN_1754) : _GEN_1754;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1780 = _T_1432 ? (_GEN_1760 ? ~_GEN_1408 & _GEN_1755 : ~(_T_1446 & _GEN_1408) & _GEN_1755) : _GEN_1755;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1781 = _T_1432 ? (_GEN_1760 ? ~_GEN_1409 & _GEN_1756 : ~(_T_1446 & _GEN_1409) & _GEN_1756) : _GEN_1756;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1782 = _T_1432 ? (_GEN_1760 ? ~_GEN_1410 & _GEN_1757 : ~(_T_1446 & _GEN_1410) & _GEN_1757) : _GEN_1757;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1783 = _T_1432 ? (_GEN_1760 ? ~_GEN_1411 & _GEN_1758 : ~(_T_1446 & _GEN_1411) & _GEN_1758) : _GEN_1758;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1784 = _T_1432 ? (_GEN_1760 ? ~_GEN_1412 & _GEN_1759 : ~(_T_1446 & _GEN_1412) & _GEN_1759) : _GEN_1759;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1785 = _T_1457 | _T_1462;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1786 = _T_1451 ? (_GEN_1785 ? ~_GEN_1389 & _GEN_1761 : ~(_T_1465 & _GEN_1389) & _GEN_1761) : _GEN_1761;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1787 = _T_1451 ? (_GEN_1785 ? ~_GEN_1390 & _GEN_1762 : ~(_T_1465 & _GEN_1390) & _GEN_1762) : _GEN_1762;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1788 = _T_1451 ? (_GEN_1785 ? ~_GEN_1391 & _GEN_1763 : ~(_T_1465 & _GEN_1391) & _GEN_1763) : _GEN_1763;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1789 = _T_1451 ? (_GEN_1785 ? ~_GEN_1392 & _GEN_1764 : ~(_T_1465 & _GEN_1392) & _GEN_1764) : _GEN_1764;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1790 = _T_1451 ? (_GEN_1785 ? ~_GEN_1393 & _GEN_1765 : ~(_T_1465 & _GEN_1393) & _GEN_1765) : _GEN_1765;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1791 = _T_1451 ? (_GEN_1785 ? ~_GEN_1394 & _GEN_1766 : ~(_T_1465 & _GEN_1394) & _GEN_1766) : _GEN_1766;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1792 = _T_1451 ? (_GEN_1785 ? ~_GEN_1395 & _GEN_1767 : ~(_T_1465 & _GEN_1395) & _GEN_1767) : _GEN_1767;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1793 = _T_1451 ? (_GEN_1785 ? ~_GEN_1396 & _GEN_1768 : ~(_T_1465 & _GEN_1396) & _GEN_1768) : _GEN_1768;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1794 = _T_1451 ? (_GEN_1785 ? ~_GEN_1397 & _GEN_1769 : ~(_T_1465 & _GEN_1397) & _GEN_1769) : _GEN_1769;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1795 = _T_1451 ? (_GEN_1785 ? ~_GEN_1398 & _GEN_1770 : ~(_T_1465 & _GEN_1398) & _GEN_1770) : _GEN_1770;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1796 = _T_1451 ? (_GEN_1785 ? ~_GEN_1399 & _GEN_1771 : ~(_T_1465 & _GEN_1399) & _GEN_1771) : _GEN_1771;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1797 = _T_1451 ? (_GEN_1785 ? ~_GEN_1400 & _GEN_1772 : ~(_T_1465 & _GEN_1400) & _GEN_1772) : _GEN_1772;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1798 = _T_1451 ? (_GEN_1785 ? ~_GEN_1401 & _GEN_1773 : ~(_T_1465 & _GEN_1401) & _GEN_1773) : _GEN_1773;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1799 = _T_1451 ? (_GEN_1785 ? ~_GEN_1402 & _GEN_1774 : ~(_T_1465 & _GEN_1402) & _GEN_1774) : _GEN_1774;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1800 = _T_1451 ? (_GEN_1785 ? ~_GEN_1403 & _GEN_1775 : ~(_T_1465 & _GEN_1403) & _GEN_1775) : _GEN_1775;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1801 = _T_1451 ? (_GEN_1785 ? ~_GEN_1404 & _GEN_1776 : ~(_T_1465 & _GEN_1404) & _GEN_1776) : _GEN_1776;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1802 = _T_1451 ? (_GEN_1785 ? ~_GEN_1405 & _GEN_1777 : ~(_T_1465 & _GEN_1405) & _GEN_1777) : _GEN_1777;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1803 = _T_1451 ? (_GEN_1785 ? ~_GEN_1406 & _GEN_1778 : ~(_T_1465 & _GEN_1406) & _GEN_1778) : _GEN_1778;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1804 = _T_1451 ? (_GEN_1785 ? ~_GEN_1407 & _GEN_1779 : ~(_T_1465 & _GEN_1407) & _GEN_1779) : _GEN_1779;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1805 = _T_1451 ? (_GEN_1785 ? ~_GEN_1408 & _GEN_1780 : ~(_T_1465 & _GEN_1408) & _GEN_1780) : _GEN_1780;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1806 = _T_1451 ? (_GEN_1785 ? ~_GEN_1409 & _GEN_1781 : ~(_T_1465 & _GEN_1409) & _GEN_1781) : _GEN_1781;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1807 = _T_1451 ? (_GEN_1785 ? ~_GEN_1410 & _GEN_1782 : ~(_T_1465 & _GEN_1410) & _GEN_1782) : _GEN_1782;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1808 = _T_1451 ? (_GEN_1785 ? ~_GEN_1411 & _GEN_1783 : ~(_T_1465 & _GEN_1411) & _GEN_1783) : _GEN_1783;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1809 = _T_1451 ? (_GEN_1785 ? ~_GEN_1412 & _GEN_1784 : ~(_T_1465 & _GEN_1412) & _GEN_1784) : _GEN_1784;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1810 = _T_1476 | _T_1481;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1811 = _T_1470 ? (_GEN_1810 ? ~_GEN_1389 & _GEN_1786 : ~(_T_1484 & _GEN_1389) & _GEN_1786) : _GEN_1786;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1812 = _T_1470 ? (_GEN_1810 ? ~_GEN_1390 & _GEN_1787 : ~(_T_1484 & _GEN_1390) & _GEN_1787) : _GEN_1787;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1813 = _T_1470 ? (_GEN_1810 ? ~_GEN_1391 & _GEN_1788 : ~(_T_1484 & _GEN_1391) & _GEN_1788) : _GEN_1788;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1814 = _T_1470 ? (_GEN_1810 ? ~_GEN_1392 & _GEN_1789 : ~(_T_1484 & _GEN_1392) & _GEN_1789) : _GEN_1789;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1815 = _T_1470 ? (_GEN_1810 ? ~_GEN_1393 & _GEN_1790 : ~(_T_1484 & _GEN_1393) & _GEN_1790) : _GEN_1790;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1816 = _T_1470 ? (_GEN_1810 ? ~_GEN_1394 & _GEN_1791 : ~(_T_1484 & _GEN_1394) & _GEN_1791) : _GEN_1791;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1817 = _T_1470 ? (_GEN_1810 ? ~_GEN_1395 & _GEN_1792 : ~(_T_1484 & _GEN_1395) & _GEN_1792) : _GEN_1792;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1818 = _T_1470 ? (_GEN_1810 ? ~_GEN_1396 & _GEN_1793 : ~(_T_1484 & _GEN_1396) & _GEN_1793) : _GEN_1793;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1819 = _T_1470 ? (_GEN_1810 ? ~_GEN_1397 & _GEN_1794 : ~(_T_1484 & _GEN_1397) & _GEN_1794) : _GEN_1794;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1820 = _T_1470 ? (_GEN_1810 ? ~_GEN_1398 & _GEN_1795 : ~(_T_1484 & _GEN_1398) & _GEN_1795) : _GEN_1795;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1821 = _T_1470 ? (_GEN_1810 ? ~_GEN_1399 & _GEN_1796 : ~(_T_1484 & _GEN_1399) & _GEN_1796) : _GEN_1796;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1822 = _T_1470 ? (_GEN_1810 ? ~_GEN_1400 & _GEN_1797 : ~(_T_1484 & _GEN_1400) & _GEN_1797) : _GEN_1797;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1823 = _T_1470 ? (_GEN_1810 ? ~_GEN_1401 & _GEN_1798 : ~(_T_1484 & _GEN_1401) & _GEN_1798) : _GEN_1798;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1824 = _T_1470 ? (_GEN_1810 ? ~_GEN_1402 & _GEN_1799 : ~(_T_1484 & _GEN_1402) & _GEN_1799) : _GEN_1799;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1825 = _T_1470 ? (_GEN_1810 ? ~_GEN_1403 & _GEN_1800 : ~(_T_1484 & _GEN_1403) & _GEN_1800) : _GEN_1800;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1826 = _T_1470 ? (_GEN_1810 ? ~_GEN_1404 & _GEN_1801 : ~(_T_1484 & _GEN_1404) & _GEN_1801) : _GEN_1801;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1827 = _T_1470 ? (_GEN_1810 ? ~_GEN_1405 & _GEN_1802 : ~(_T_1484 & _GEN_1405) & _GEN_1802) : _GEN_1802;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1828 = _T_1470 ? (_GEN_1810 ? ~_GEN_1406 & _GEN_1803 : ~(_T_1484 & _GEN_1406) & _GEN_1803) : _GEN_1803;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1829 = _T_1470 ? (_GEN_1810 ? ~_GEN_1407 & _GEN_1804 : ~(_T_1484 & _GEN_1407) & _GEN_1804) : _GEN_1804;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1830 = _T_1470 ? (_GEN_1810 ? ~_GEN_1408 & _GEN_1805 : ~(_T_1484 & _GEN_1408) & _GEN_1805) : _GEN_1805;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1831 = _T_1470 ? (_GEN_1810 ? ~_GEN_1409 & _GEN_1806 : ~(_T_1484 & _GEN_1409) & _GEN_1806) : _GEN_1806;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1832 = _T_1470 ? (_GEN_1810 ? ~_GEN_1410 & _GEN_1807 : ~(_T_1484 & _GEN_1410) & _GEN_1807) : _GEN_1807;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1833 = _T_1470 ? (_GEN_1810 ? ~_GEN_1411 & _GEN_1808 : ~(_T_1484 & _GEN_1411) & _GEN_1808) : _GEN_1808;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1834 = _T_1470 ? (_GEN_1810 ? ~_GEN_1412 & _GEN_1809 : ~(_T_1484 & _GEN_1412) & _GEN_1809) : _GEN_1809;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1835 = _T_1495 | _T_1500;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1836 = _T_1489 ? (_GEN_1835 ? ~_GEN_1389 & _GEN_1811 : ~(_T_1503 & _GEN_1389) & _GEN_1811) : _GEN_1811;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1837 = _T_1489 ? (_GEN_1835 ? ~_GEN_1390 & _GEN_1812 : ~(_T_1503 & _GEN_1390) & _GEN_1812) : _GEN_1812;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1838 = _T_1489 ? (_GEN_1835 ? ~_GEN_1391 & _GEN_1813 : ~(_T_1503 & _GEN_1391) & _GEN_1813) : _GEN_1813;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1839 = _T_1489 ? (_GEN_1835 ? ~_GEN_1392 & _GEN_1814 : ~(_T_1503 & _GEN_1392) & _GEN_1814) : _GEN_1814;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1840 = _T_1489 ? (_GEN_1835 ? ~_GEN_1393 & _GEN_1815 : ~(_T_1503 & _GEN_1393) & _GEN_1815) : _GEN_1815;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1841 = _T_1489 ? (_GEN_1835 ? ~_GEN_1394 & _GEN_1816 : ~(_T_1503 & _GEN_1394) & _GEN_1816) : _GEN_1816;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1842 = _T_1489 ? (_GEN_1835 ? ~_GEN_1395 & _GEN_1817 : ~(_T_1503 & _GEN_1395) & _GEN_1817) : _GEN_1817;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1843 = _T_1489 ? (_GEN_1835 ? ~_GEN_1396 & _GEN_1818 : ~(_T_1503 & _GEN_1396) & _GEN_1818) : _GEN_1818;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1844 = _T_1489 ? (_GEN_1835 ? ~_GEN_1397 & _GEN_1819 : ~(_T_1503 & _GEN_1397) & _GEN_1819) : _GEN_1819;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1845 = _T_1489 ? (_GEN_1835 ? ~_GEN_1398 & _GEN_1820 : ~(_T_1503 & _GEN_1398) & _GEN_1820) : _GEN_1820;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1846 = _T_1489 ? (_GEN_1835 ? ~_GEN_1399 & _GEN_1821 : ~(_T_1503 & _GEN_1399) & _GEN_1821) : _GEN_1821;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1847 = _T_1489 ? (_GEN_1835 ? ~_GEN_1400 & _GEN_1822 : ~(_T_1503 & _GEN_1400) & _GEN_1822) : _GEN_1822;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1848 = _T_1489 ? (_GEN_1835 ? ~_GEN_1401 & _GEN_1823 : ~(_T_1503 & _GEN_1401) & _GEN_1823) : _GEN_1823;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1849 = _T_1489 ? (_GEN_1835 ? ~_GEN_1402 & _GEN_1824 : ~(_T_1503 & _GEN_1402) & _GEN_1824) : _GEN_1824;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1850 = _T_1489 ? (_GEN_1835 ? ~_GEN_1403 & _GEN_1825 : ~(_T_1503 & _GEN_1403) & _GEN_1825) : _GEN_1825;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1851 = _T_1489 ? (_GEN_1835 ? ~_GEN_1404 & _GEN_1826 : ~(_T_1503 & _GEN_1404) & _GEN_1826) : _GEN_1826;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1852 = _T_1489 ? (_GEN_1835 ? ~_GEN_1405 & _GEN_1827 : ~(_T_1503 & _GEN_1405) & _GEN_1827) : _GEN_1827;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1853 = _T_1489 ? (_GEN_1835 ? ~_GEN_1406 & _GEN_1828 : ~(_T_1503 & _GEN_1406) & _GEN_1828) : _GEN_1828;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1854 = _T_1489 ? (_GEN_1835 ? ~_GEN_1407 & _GEN_1829 : ~(_T_1503 & _GEN_1407) & _GEN_1829) : _GEN_1829;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1855 = _T_1489 ? (_GEN_1835 ? ~_GEN_1408 & _GEN_1830 : ~(_T_1503 & _GEN_1408) & _GEN_1830) : _GEN_1830;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1856 = _T_1489 ? (_GEN_1835 ? ~_GEN_1409 & _GEN_1831 : ~(_T_1503 & _GEN_1409) & _GEN_1831) : _GEN_1831;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1857 = _T_1489 ? (_GEN_1835 ? ~_GEN_1410 & _GEN_1832 : ~(_T_1503 & _GEN_1410) & _GEN_1832) : _GEN_1832;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1858 = _T_1489 ? (_GEN_1835 ? ~_GEN_1411 & _GEN_1833 : ~(_T_1503 & _GEN_1411) & _GEN_1833) : _GEN_1833;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1859 = _T_1489 ? (_GEN_1835 ? ~_GEN_1412 & _GEN_1834 : ~(_T_1503 & _GEN_1412) & _GEN_1834) : _GEN_1834;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1860 = _T_1514 | _T_1519;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1861 = _T_1508 ? (_GEN_1860 ? ~_GEN_1389 & _GEN_1836 : ~(_T_1522 & _GEN_1389) & _GEN_1836) : _GEN_1836;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1862 = _T_1508 ? (_GEN_1860 ? ~_GEN_1390 & _GEN_1837 : ~(_T_1522 & _GEN_1390) & _GEN_1837) : _GEN_1837;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1863 = _T_1508 ? (_GEN_1860 ? ~_GEN_1391 & _GEN_1838 : ~(_T_1522 & _GEN_1391) & _GEN_1838) : _GEN_1838;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1864 = _T_1508 ? (_GEN_1860 ? ~_GEN_1392 & _GEN_1839 : ~(_T_1522 & _GEN_1392) & _GEN_1839) : _GEN_1839;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1865 = _T_1508 ? (_GEN_1860 ? ~_GEN_1393 & _GEN_1840 : ~(_T_1522 & _GEN_1393) & _GEN_1840) : _GEN_1840;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1866 = _T_1508 ? (_GEN_1860 ? ~_GEN_1394 & _GEN_1841 : ~(_T_1522 & _GEN_1394) & _GEN_1841) : _GEN_1841;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1867 = _T_1508 ? (_GEN_1860 ? ~_GEN_1395 & _GEN_1842 : ~(_T_1522 & _GEN_1395) & _GEN_1842) : _GEN_1842;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1868 = _T_1508 ? (_GEN_1860 ? ~_GEN_1396 & _GEN_1843 : ~(_T_1522 & _GEN_1396) & _GEN_1843) : _GEN_1843;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1869 = _T_1508 ? (_GEN_1860 ? ~_GEN_1397 & _GEN_1844 : ~(_T_1522 & _GEN_1397) & _GEN_1844) : _GEN_1844;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1870 = _T_1508 ? (_GEN_1860 ? ~_GEN_1398 & _GEN_1845 : ~(_T_1522 & _GEN_1398) & _GEN_1845) : _GEN_1845;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1871 = _T_1508 ? (_GEN_1860 ? ~_GEN_1399 & _GEN_1846 : ~(_T_1522 & _GEN_1399) & _GEN_1846) : _GEN_1846;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1872 = _T_1508 ? (_GEN_1860 ? ~_GEN_1400 & _GEN_1847 : ~(_T_1522 & _GEN_1400) & _GEN_1847) : _GEN_1847;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1873 = _T_1508 ? (_GEN_1860 ? ~_GEN_1401 & _GEN_1848 : ~(_T_1522 & _GEN_1401) & _GEN_1848) : _GEN_1848;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1874 = _T_1508 ? (_GEN_1860 ? ~_GEN_1402 & _GEN_1849 : ~(_T_1522 & _GEN_1402) & _GEN_1849) : _GEN_1849;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1875 = _T_1508 ? (_GEN_1860 ? ~_GEN_1403 & _GEN_1850 : ~(_T_1522 & _GEN_1403) & _GEN_1850) : _GEN_1850;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1876 = _T_1508 ? (_GEN_1860 ? ~_GEN_1404 & _GEN_1851 : ~(_T_1522 & _GEN_1404) & _GEN_1851) : _GEN_1851;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1877 = _T_1508 ? (_GEN_1860 ? ~_GEN_1405 & _GEN_1852 : ~(_T_1522 & _GEN_1405) & _GEN_1852) : _GEN_1852;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1878 = _T_1508 ? (_GEN_1860 ? ~_GEN_1406 & _GEN_1853 : ~(_T_1522 & _GEN_1406) & _GEN_1853) : _GEN_1853;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1879 = _T_1508 ? (_GEN_1860 ? ~_GEN_1407 & _GEN_1854 : ~(_T_1522 & _GEN_1407) & _GEN_1854) : _GEN_1854;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1880 = _T_1508 ? (_GEN_1860 ? ~_GEN_1408 & _GEN_1855 : ~(_T_1522 & _GEN_1408) & _GEN_1855) : _GEN_1855;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1881 = _T_1508 ? (_GEN_1860 ? ~_GEN_1409 & _GEN_1856 : ~(_T_1522 & _GEN_1409) & _GEN_1856) : _GEN_1856;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1882 = _T_1508 ? (_GEN_1860 ? ~_GEN_1410 & _GEN_1857 : ~(_T_1522 & _GEN_1410) & _GEN_1857) : _GEN_1857;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1883 = _T_1508 ? (_GEN_1860 ? ~_GEN_1411 & _GEN_1858 : ~(_T_1522 & _GEN_1411) & _GEN_1858) : _GEN_1858;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1884 = _T_1508 ? (_GEN_1860 ? ~_GEN_1412 & _GEN_1859 : ~(_T_1522 & _GEN_1412) & _GEN_1859) : _GEN_1859;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1885 = _T_1533 | _T_1538;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1886 = _T_1527 ? (_GEN_1885 ? ~_GEN_1389 & _GEN_1861 : ~(_T_1541 & _GEN_1389) & _GEN_1861) : _GEN_1861;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1887 = _T_1527 ? (_GEN_1885 ? ~_GEN_1390 & _GEN_1862 : ~(_T_1541 & _GEN_1390) & _GEN_1862) : _GEN_1862;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1888 = _T_1527 ? (_GEN_1885 ? ~_GEN_1391 & _GEN_1863 : ~(_T_1541 & _GEN_1391) & _GEN_1863) : _GEN_1863;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1889 = _T_1527 ? (_GEN_1885 ? ~_GEN_1392 & _GEN_1864 : ~(_T_1541 & _GEN_1392) & _GEN_1864) : _GEN_1864;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1890 = _T_1527 ? (_GEN_1885 ? ~_GEN_1393 & _GEN_1865 : ~(_T_1541 & _GEN_1393) & _GEN_1865) : _GEN_1865;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1891 = _T_1527 ? (_GEN_1885 ? ~_GEN_1394 & _GEN_1866 : ~(_T_1541 & _GEN_1394) & _GEN_1866) : _GEN_1866;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1892 = _T_1527 ? (_GEN_1885 ? ~_GEN_1395 & _GEN_1867 : ~(_T_1541 & _GEN_1395) & _GEN_1867) : _GEN_1867;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1893 = _T_1527 ? (_GEN_1885 ? ~_GEN_1396 & _GEN_1868 : ~(_T_1541 & _GEN_1396) & _GEN_1868) : _GEN_1868;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1894 = _T_1527 ? (_GEN_1885 ? ~_GEN_1397 & _GEN_1869 : ~(_T_1541 & _GEN_1397) & _GEN_1869) : _GEN_1869;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1895 = _T_1527 ? (_GEN_1885 ? ~_GEN_1398 & _GEN_1870 : ~(_T_1541 & _GEN_1398) & _GEN_1870) : _GEN_1870;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1896 = _T_1527 ? (_GEN_1885 ? ~_GEN_1399 & _GEN_1871 : ~(_T_1541 & _GEN_1399) & _GEN_1871) : _GEN_1871;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1897 = _T_1527 ? (_GEN_1885 ? ~_GEN_1400 & _GEN_1872 : ~(_T_1541 & _GEN_1400) & _GEN_1872) : _GEN_1872;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1898 = _T_1527 ? (_GEN_1885 ? ~_GEN_1401 & _GEN_1873 : ~(_T_1541 & _GEN_1401) & _GEN_1873) : _GEN_1873;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1899 = _T_1527 ? (_GEN_1885 ? ~_GEN_1402 & _GEN_1874 : ~(_T_1541 & _GEN_1402) & _GEN_1874) : _GEN_1874;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1900 = _T_1527 ? (_GEN_1885 ? ~_GEN_1403 & _GEN_1875 : ~(_T_1541 & _GEN_1403) & _GEN_1875) : _GEN_1875;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1901 = _T_1527 ? (_GEN_1885 ? ~_GEN_1404 & _GEN_1876 : ~(_T_1541 & _GEN_1404) & _GEN_1876) : _GEN_1876;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1902 = _T_1527 ? (_GEN_1885 ? ~_GEN_1405 & _GEN_1877 : ~(_T_1541 & _GEN_1405) & _GEN_1877) : _GEN_1877;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1903 = _T_1527 ? (_GEN_1885 ? ~_GEN_1406 & _GEN_1878 : ~(_T_1541 & _GEN_1406) & _GEN_1878) : _GEN_1878;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1904 = _T_1527 ? (_GEN_1885 ? ~_GEN_1407 & _GEN_1879 : ~(_T_1541 & _GEN_1407) & _GEN_1879) : _GEN_1879;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1905 = _T_1527 ? (_GEN_1885 ? ~_GEN_1408 & _GEN_1880 : ~(_T_1541 & _GEN_1408) & _GEN_1880) : _GEN_1880;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1906 = _T_1527 ? (_GEN_1885 ? ~_GEN_1409 & _GEN_1881 : ~(_T_1541 & _GEN_1409) & _GEN_1881) : _GEN_1881;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1907 = _T_1527 ? (_GEN_1885 ? ~_GEN_1410 & _GEN_1882 : ~(_T_1541 & _GEN_1410) & _GEN_1882) : _GEN_1882;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1908 = _T_1527 ? (_GEN_1885 ? ~_GEN_1411 & _GEN_1883 : ~(_T_1541 & _GEN_1411) & _GEN_1883) : _GEN_1883;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1909 = _T_1527 ? (_GEN_1885 ? ~_GEN_1412 & _GEN_1884 : ~(_T_1541 & _GEN_1412) & _GEN_1884) : _GEN_1884;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1910 = _T_1552 | _T_1557;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1911 = _T_1546 ? (_GEN_1910 ? ~_GEN_1389 & _GEN_1886 : ~(_T_1560 & _GEN_1389) & _GEN_1886) : _GEN_1886;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1912 = _T_1546 ? (_GEN_1910 ? ~_GEN_1390 & _GEN_1887 : ~(_T_1560 & _GEN_1390) & _GEN_1887) : _GEN_1887;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1913 = _T_1546 ? (_GEN_1910 ? ~_GEN_1391 & _GEN_1888 : ~(_T_1560 & _GEN_1391) & _GEN_1888) : _GEN_1888;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1914 = _T_1546 ? (_GEN_1910 ? ~_GEN_1392 & _GEN_1889 : ~(_T_1560 & _GEN_1392) & _GEN_1889) : _GEN_1889;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1915 = _T_1546 ? (_GEN_1910 ? ~_GEN_1393 & _GEN_1890 : ~(_T_1560 & _GEN_1393) & _GEN_1890) : _GEN_1890;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1916 = _T_1546 ? (_GEN_1910 ? ~_GEN_1394 & _GEN_1891 : ~(_T_1560 & _GEN_1394) & _GEN_1891) : _GEN_1891;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1917 = _T_1546 ? (_GEN_1910 ? ~_GEN_1395 & _GEN_1892 : ~(_T_1560 & _GEN_1395) & _GEN_1892) : _GEN_1892;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1918 = _T_1546 ? (_GEN_1910 ? ~_GEN_1396 & _GEN_1893 : ~(_T_1560 & _GEN_1396) & _GEN_1893) : _GEN_1893;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1919 = _T_1546 ? (_GEN_1910 ? ~_GEN_1397 & _GEN_1894 : ~(_T_1560 & _GEN_1397) & _GEN_1894) : _GEN_1894;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1920 = _T_1546 ? (_GEN_1910 ? ~_GEN_1398 & _GEN_1895 : ~(_T_1560 & _GEN_1398) & _GEN_1895) : _GEN_1895;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1921 = _T_1546 ? (_GEN_1910 ? ~_GEN_1399 & _GEN_1896 : ~(_T_1560 & _GEN_1399) & _GEN_1896) : _GEN_1896;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1922 = _T_1546 ? (_GEN_1910 ? ~_GEN_1400 & _GEN_1897 : ~(_T_1560 & _GEN_1400) & _GEN_1897) : _GEN_1897;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1923 = _T_1546 ? (_GEN_1910 ? ~_GEN_1401 & _GEN_1898 : ~(_T_1560 & _GEN_1401) & _GEN_1898) : _GEN_1898;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1924 = _T_1546 ? (_GEN_1910 ? ~_GEN_1402 & _GEN_1899 : ~(_T_1560 & _GEN_1402) & _GEN_1899) : _GEN_1899;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1925 = _T_1546 ? (_GEN_1910 ? ~_GEN_1403 & _GEN_1900 : ~(_T_1560 & _GEN_1403) & _GEN_1900) : _GEN_1900;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1926 = _T_1546 ? (_GEN_1910 ? ~_GEN_1404 & _GEN_1901 : ~(_T_1560 & _GEN_1404) & _GEN_1901) : _GEN_1901;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1927 = _T_1546 ? (_GEN_1910 ? ~_GEN_1405 & _GEN_1902 : ~(_T_1560 & _GEN_1405) & _GEN_1902) : _GEN_1902;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1928 = _T_1546 ? (_GEN_1910 ? ~_GEN_1406 & _GEN_1903 : ~(_T_1560 & _GEN_1406) & _GEN_1903) : _GEN_1903;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1929 = _T_1546 ? (_GEN_1910 ? ~_GEN_1407 & _GEN_1904 : ~(_T_1560 & _GEN_1407) & _GEN_1904) : _GEN_1904;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1930 = _T_1546 ? (_GEN_1910 ? ~_GEN_1408 & _GEN_1905 : ~(_T_1560 & _GEN_1408) & _GEN_1905) : _GEN_1905;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1931 = _T_1546 ? (_GEN_1910 ? ~_GEN_1409 & _GEN_1906 : ~(_T_1560 & _GEN_1409) & _GEN_1906) : _GEN_1906;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1932 = _T_1546 ? (_GEN_1910 ? ~_GEN_1410 & _GEN_1907 : ~(_T_1560 & _GEN_1410) & _GEN_1907) : _GEN_1907;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1933 = _T_1546 ? (_GEN_1910 ? ~_GEN_1411 & _GEN_1908 : ~(_T_1560 & _GEN_1411) & _GEN_1908) : _GEN_1908;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1934 = _T_1546 ? (_GEN_1910 ? ~_GEN_1412 & _GEN_1909 : ~(_T_1560 & _GEN_1412) & _GEN_1909) : _GEN_1909;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1935 = _T_1571 | _T_1576;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1936 = _T_1565 ? (_GEN_1935 ? ~_GEN_1389 & _GEN_1911 : ~(_T_1579 & _GEN_1389) & _GEN_1911) : _GEN_1911;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1937 = _T_1565 ? (_GEN_1935 ? ~_GEN_1390 & _GEN_1912 : ~(_T_1579 & _GEN_1390) & _GEN_1912) : _GEN_1912;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1938 = _T_1565 ? (_GEN_1935 ? ~_GEN_1391 & _GEN_1913 : ~(_T_1579 & _GEN_1391) & _GEN_1913) : _GEN_1913;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1939 = _T_1565 ? (_GEN_1935 ? ~_GEN_1392 & _GEN_1914 : ~(_T_1579 & _GEN_1392) & _GEN_1914) : _GEN_1914;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1940 = _T_1565 ? (_GEN_1935 ? ~_GEN_1393 & _GEN_1915 : ~(_T_1579 & _GEN_1393) & _GEN_1915) : _GEN_1915;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1941 = _T_1565 ? (_GEN_1935 ? ~_GEN_1394 & _GEN_1916 : ~(_T_1579 & _GEN_1394) & _GEN_1916) : _GEN_1916;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1942 = _T_1565 ? (_GEN_1935 ? ~_GEN_1395 & _GEN_1917 : ~(_T_1579 & _GEN_1395) & _GEN_1917) : _GEN_1917;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1943 = _T_1565 ? (_GEN_1935 ? ~_GEN_1396 & _GEN_1918 : ~(_T_1579 & _GEN_1396) & _GEN_1918) : _GEN_1918;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1944 = _T_1565 ? (_GEN_1935 ? ~_GEN_1397 & _GEN_1919 : ~(_T_1579 & _GEN_1397) & _GEN_1919) : _GEN_1919;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1945 = _T_1565 ? (_GEN_1935 ? ~_GEN_1398 & _GEN_1920 : ~(_T_1579 & _GEN_1398) & _GEN_1920) : _GEN_1920;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1946 = _T_1565 ? (_GEN_1935 ? ~_GEN_1399 & _GEN_1921 : ~(_T_1579 & _GEN_1399) & _GEN_1921) : _GEN_1921;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1947 = _T_1565 ? (_GEN_1935 ? ~_GEN_1400 & _GEN_1922 : ~(_T_1579 & _GEN_1400) & _GEN_1922) : _GEN_1922;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1948 = _T_1565 ? (_GEN_1935 ? ~_GEN_1401 & _GEN_1923 : ~(_T_1579 & _GEN_1401) & _GEN_1923) : _GEN_1923;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1949 = _T_1565 ? (_GEN_1935 ? ~_GEN_1402 & _GEN_1924 : ~(_T_1579 & _GEN_1402) & _GEN_1924) : _GEN_1924;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1950 = _T_1565 ? (_GEN_1935 ? ~_GEN_1403 & _GEN_1925 : ~(_T_1579 & _GEN_1403) & _GEN_1925) : _GEN_1925;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1951 = _T_1565 ? (_GEN_1935 ? ~_GEN_1404 & _GEN_1926 : ~(_T_1579 & _GEN_1404) & _GEN_1926) : _GEN_1926;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1952 = _T_1565 ? (_GEN_1935 ? ~_GEN_1405 & _GEN_1927 : ~(_T_1579 & _GEN_1405) & _GEN_1927) : _GEN_1927;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1953 = _T_1565 ? (_GEN_1935 ? ~_GEN_1406 & _GEN_1928 : ~(_T_1579 & _GEN_1406) & _GEN_1928) : _GEN_1928;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1954 = _T_1565 ? (_GEN_1935 ? ~_GEN_1407 & _GEN_1929 : ~(_T_1579 & _GEN_1407) & _GEN_1929) : _GEN_1929;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1955 = _T_1565 ? (_GEN_1935 ? ~_GEN_1408 & _GEN_1930 : ~(_T_1579 & _GEN_1408) & _GEN_1930) : _GEN_1930;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1956 = _T_1565 ? (_GEN_1935 ? ~_GEN_1409 & _GEN_1931 : ~(_T_1579 & _GEN_1409) & _GEN_1931) : _GEN_1931;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1957 = _T_1565 ? (_GEN_1935 ? ~_GEN_1410 & _GEN_1932 : ~(_T_1579 & _GEN_1410) & _GEN_1932) : _GEN_1932;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1958 = _T_1565 ? (_GEN_1935 ? ~_GEN_1411 & _GEN_1933 : ~(_T_1579 & _GEN_1411) & _GEN_1933) : _GEN_1933;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1959 = _T_1565 ? (_GEN_1935 ? ~_GEN_1412 & _GEN_1934 : ~(_T_1579 & _GEN_1412) & _GEN_1934) : _GEN_1934;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1960 = _T_1590 | _T_1595;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1961 = _T_1584 ? (_GEN_1960 ? ~_GEN_1389 & _GEN_1936 : ~(_T_1598 & _GEN_1389) & _GEN_1936) : _GEN_1936;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1962 = _T_1584 ? (_GEN_1960 ? ~_GEN_1390 & _GEN_1937 : ~(_T_1598 & _GEN_1390) & _GEN_1937) : _GEN_1937;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1963 = _T_1584 ? (_GEN_1960 ? ~_GEN_1391 & _GEN_1938 : ~(_T_1598 & _GEN_1391) & _GEN_1938) : _GEN_1938;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1964 = _T_1584 ? (_GEN_1960 ? ~_GEN_1392 & _GEN_1939 : ~(_T_1598 & _GEN_1392) & _GEN_1939) : _GEN_1939;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1965 = _T_1584 ? (_GEN_1960 ? ~_GEN_1393 & _GEN_1940 : ~(_T_1598 & _GEN_1393) & _GEN_1940) : _GEN_1940;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1966 = _T_1584 ? (_GEN_1960 ? ~_GEN_1394 & _GEN_1941 : ~(_T_1598 & _GEN_1394) & _GEN_1941) : _GEN_1941;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1967 = _T_1584 ? (_GEN_1960 ? ~_GEN_1395 & _GEN_1942 : ~(_T_1598 & _GEN_1395) & _GEN_1942) : _GEN_1942;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1968 = _T_1584 ? (_GEN_1960 ? ~_GEN_1396 & _GEN_1943 : ~(_T_1598 & _GEN_1396) & _GEN_1943) : _GEN_1943;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1969 = _T_1584 ? (_GEN_1960 ? ~_GEN_1397 & _GEN_1944 : ~(_T_1598 & _GEN_1397) & _GEN_1944) : _GEN_1944;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1970 = _T_1584 ? (_GEN_1960 ? ~_GEN_1398 & _GEN_1945 : ~(_T_1598 & _GEN_1398) & _GEN_1945) : _GEN_1945;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1971 = _T_1584 ? (_GEN_1960 ? ~_GEN_1399 & _GEN_1946 : ~(_T_1598 & _GEN_1399) & _GEN_1946) : _GEN_1946;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1972 = _T_1584 ? (_GEN_1960 ? ~_GEN_1400 & _GEN_1947 : ~(_T_1598 & _GEN_1400) & _GEN_1947) : _GEN_1947;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1973 = _T_1584 ? (_GEN_1960 ? ~_GEN_1401 & _GEN_1948 : ~(_T_1598 & _GEN_1401) & _GEN_1948) : _GEN_1948;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1974 = _T_1584 ? (_GEN_1960 ? ~_GEN_1402 & _GEN_1949 : ~(_T_1598 & _GEN_1402) & _GEN_1949) : _GEN_1949;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1975 = _T_1584 ? (_GEN_1960 ? ~_GEN_1403 & _GEN_1950 : ~(_T_1598 & _GEN_1403) & _GEN_1950) : _GEN_1950;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1976 = _T_1584 ? (_GEN_1960 ? ~_GEN_1404 & _GEN_1951 : ~(_T_1598 & _GEN_1404) & _GEN_1951) : _GEN_1951;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1977 = _T_1584 ? (_GEN_1960 ? ~_GEN_1405 & _GEN_1952 : ~(_T_1598 & _GEN_1405) & _GEN_1952) : _GEN_1952;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1978 = _T_1584 ? (_GEN_1960 ? ~_GEN_1406 & _GEN_1953 : ~(_T_1598 & _GEN_1406) & _GEN_1953) : _GEN_1953;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1979 = _T_1584 ? (_GEN_1960 ? ~_GEN_1407 & _GEN_1954 : ~(_T_1598 & _GEN_1407) & _GEN_1954) : _GEN_1954;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1980 = _T_1584 ? (_GEN_1960 ? ~_GEN_1408 & _GEN_1955 : ~(_T_1598 & _GEN_1408) & _GEN_1955) : _GEN_1955;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1981 = _T_1584 ? (_GEN_1960 ? ~_GEN_1409 & _GEN_1956 : ~(_T_1598 & _GEN_1409) & _GEN_1956) : _GEN_1956;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1982 = _T_1584 ? (_GEN_1960 ? ~_GEN_1410 & _GEN_1957 : ~(_T_1598 & _GEN_1410) & _GEN_1957) : _GEN_1957;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1983 = _T_1584 ? (_GEN_1960 ? ~_GEN_1411 & _GEN_1958 : ~(_T_1598 & _GEN_1411) & _GEN_1958) : _GEN_1958;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1984 = _T_1584 ? (_GEN_1960 ? ~_GEN_1412 & _GEN_1959 : ~(_T_1598 & _GEN_1412) & _GEN_1959) : _GEN_1959;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1985 = _T_1609 | _T_1614;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_1986 = _T_1603 ? (_GEN_1985 ? ~_GEN_1389 & _GEN_1961 : ~(_T_1617 & _GEN_1389) & _GEN_1961) : _GEN_1961;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1987 = _T_1603 ? (_GEN_1985 ? ~_GEN_1390 & _GEN_1962 : ~(_T_1617 & _GEN_1390) & _GEN_1962) : _GEN_1962;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1988 = _T_1603 ? (_GEN_1985 ? ~_GEN_1391 & _GEN_1963 : ~(_T_1617 & _GEN_1391) & _GEN_1963) : _GEN_1963;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1989 = _T_1603 ? (_GEN_1985 ? ~_GEN_1392 & _GEN_1964 : ~(_T_1617 & _GEN_1392) & _GEN_1964) : _GEN_1964;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1990 = _T_1603 ? (_GEN_1985 ? ~_GEN_1393 & _GEN_1965 : ~(_T_1617 & _GEN_1393) & _GEN_1965) : _GEN_1965;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1991 = _T_1603 ? (_GEN_1985 ? ~_GEN_1394 & _GEN_1966 : ~(_T_1617 & _GEN_1394) & _GEN_1966) : _GEN_1966;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1992 = _T_1603 ? (_GEN_1985 ? ~_GEN_1395 & _GEN_1967 : ~(_T_1617 & _GEN_1395) & _GEN_1967) : _GEN_1967;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1993 = _T_1603 ? (_GEN_1985 ? ~_GEN_1396 & _GEN_1968 : ~(_T_1617 & _GEN_1396) & _GEN_1968) : _GEN_1968;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1994 = _T_1603 ? (_GEN_1985 ? ~_GEN_1397 & _GEN_1969 : ~(_T_1617 & _GEN_1397) & _GEN_1969) : _GEN_1969;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1995 = _T_1603 ? (_GEN_1985 ? ~_GEN_1398 & _GEN_1970 : ~(_T_1617 & _GEN_1398) & _GEN_1970) : _GEN_1970;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1996 = _T_1603 ? (_GEN_1985 ? ~_GEN_1399 & _GEN_1971 : ~(_T_1617 & _GEN_1399) & _GEN_1971) : _GEN_1971;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1997 = _T_1603 ? (_GEN_1985 ? ~_GEN_1400 & _GEN_1972 : ~(_T_1617 & _GEN_1400) & _GEN_1972) : _GEN_1972;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1998 = _T_1603 ? (_GEN_1985 ? ~_GEN_1401 & _GEN_1973 : ~(_T_1617 & _GEN_1401) & _GEN_1973) : _GEN_1973;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_1999 = _T_1603 ? (_GEN_1985 ? ~_GEN_1402 & _GEN_1974 : ~(_T_1617 & _GEN_1402) & _GEN_1974) : _GEN_1974;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2000 = _T_1603 ? (_GEN_1985 ? ~_GEN_1403 & _GEN_1975 : ~(_T_1617 & _GEN_1403) & _GEN_1975) : _GEN_1975;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2001 = _T_1603 ? (_GEN_1985 ? ~_GEN_1404 & _GEN_1976 : ~(_T_1617 & _GEN_1404) & _GEN_1976) : _GEN_1976;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2002 = _T_1603 ? (_GEN_1985 ? ~_GEN_1405 & _GEN_1977 : ~(_T_1617 & _GEN_1405) & _GEN_1977) : _GEN_1977;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2003 = _T_1603 ? (_GEN_1985 ? ~_GEN_1406 & _GEN_1978 : ~(_T_1617 & _GEN_1406) & _GEN_1978) : _GEN_1978;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2004 = _T_1603 ? (_GEN_1985 ? ~_GEN_1407 & _GEN_1979 : ~(_T_1617 & _GEN_1407) & _GEN_1979) : _GEN_1979;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2005 = _T_1603 ? (_GEN_1985 ? ~_GEN_1408 & _GEN_1980 : ~(_T_1617 & _GEN_1408) & _GEN_1980) : _GEN_1980;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2006 = _T_1603 ? (_GEN_1985 ? ~_GEN_1409 & _GEN_1981 : ~(_T_1617 & _GEN_1409) & _GEN_1981) : _GEN_1981;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2007 = _T_1603 ? (_GEN_1985 ? ~_GEN_1410 & _GEN_1982 : ~(_T_1617 & _GEN_1410) & _GEN_1982) : _GEN_1982;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2008 = _T_1603 ? (_GEN_1985 ? ~_GEN_1411 & _GEN_1983 : ~(_T_1617 & _GEN_1411) & _GEN_1983) : _GEN_1983;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2009 = _T_1603 ? (_GEN_1985 ? ~_GEN_1412 & _GEN_1984 : ~(_T_1617 & _GEN_1412) & _GEN_1984) : _GEN_1984;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2010 = _T_1628 | _T_1633;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire              _GEN_2011 = _T_1622 ? (_GEN_2010 ? ~_GEN_1389 & _GEN_1986 : ~(_T_1636 & _GEN_1389) & _GEN_1986) : _GEN_1986;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2012 = _T_1622 ? (_GEN_2010 ? ~_GEN_1390 & _GEN_1987 : ~(_T_1636 & _GEN_1390) & _GEN_1987) : _GEN_1987;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2013 = _T_1622 ? (_GEN_2010 ? ~_GEN_1391 & _GEN_1988 : ~(_T_1636 & _GEN_1391) & _GEN_1988) : _GEN_1988;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2014 = _T_1622 ? (_GEN_2010 ? ~_GEN_1392 & _GEN_1989 : ~(_T_1636 & _GEN_1392) & _GEN_1989) : _GEN_1989;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2015 = _T_1622 ? (_GEN_2010 ? ~_GEN_1393 & _GEN_1990 : ~(_T_1636 & _GEN_1393) & _GEN_1990) : _GEN_1990;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2016 = _T_1622 ? (_GEN_2010 ? ~_GEN_1394 & _GEN_1991 : ~(_T_1636 & _GEN_1394) & _GEN_1991) : _GEN_1991;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2017 = _T_1622 ? (_GEN_2010 ? ~_GEN_1395 & _GEN_1992 : ~(_T_1636 & _GEN_1395) & _GEN_1992) : _GEN_1992;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2018 = _T_1622 ? (_GEN_2010 ? ~_GEN_1396 & _GEN_1993 : ~(_T_1636 & _GEN_1396) & _GEN_1993) : _GEN_1993;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2019 = _T_1622 ? (_GEN_2010 ? ~_GEN_1397 & _GEN_1994 : ~(_T_1636 & _GEN_1397) & _GEN_1994) : _GEN_1994;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2020 = _T_1622 ? (_GEN_2010 ? ~_GEN_1398 & _GEN_1995 : ~(_T_1636 & _GEN_1398) & _GEN_1995) : _GEN_1995;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2021 = _T_1622 ? (_GEN_2010 ? ~_GEN_1399 & _GEN_1996 : ~(_T_1636 & _GEN_1399) & _GEN_1996) : _GEN_1996;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2022 = _T_1622 ? (_GEN_2010 ? ~_GEN_1400 & _GEN_1997 : ~(_T_1636 & _GEN_1400) & _GEN_1997) : _GEN_1997;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2023 = _T_1622 ? (_GEN_2010 ? ~_GEN_1401 & _GEN_1998 : ~(_T_1636 & _GEN_1401) & _GEN_1998) : _GEN_1998;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2024 = _T_1622 ? (_GEN_2010 ? ~_GEN_1402 & _GEN_1999 : ~(_T_1636 & _GEN_1402) & _GEN_1999) : _GEN_1999;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2025 = _T_1622 ? (_GEN_2010 ? ~_GEN_1403 & _GEN_2000 : ~(_T_1636 & _GEN_1403) & _GEN_2000) : _GEN_2000;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2026 = _T_1622 ? (_GEN_2010 ? ~_GEN_1404 & _GEN_2001 : ~(_T_1636 & _GEN_1404) & _GEN_2001) : _GEN_2001;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2027 = _T_1622 ? (_GEN_2010 ? ~_GEN_1405 & _GEN_2002 : ~(_T_1636 & _GEN_1405) & _GEN_2002) : _GEN_2002;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2028 = _T_1622 ? (_GEN_2010 ? ~_GEN_1406 & _GEN_2003 : ~(_T_1636 & _GEN_1406) & _GEN_2003) : _GEN_2003;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2029 = _T_1622 ? (_GEN_2010 ? ~_GEN_1407 & _GEN_2004 : ~(_T_1636 & _GEN_1407) & _GEN_2004) : _GEN_2004;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2030 = _T_1622 ? (_GEN_2010 ? ~_GEN_1408 & _GEN_2005 : ~(_T_1636 & _GEN_1408) & _GEN_2005) : _GEN_2005;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2031 = _T_1622 ? (_GEN_2010 ? ~_GEN_1409 & _GEN_2006 : ~(_T_1636 & _GEN_1409) & _GEN_2006) : _GEN_2006;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2032 = _T_1622 ? (_GEN_2010 ? ~_GEN_1410 & _GEN_2007 : ~(_T_1636 & _GEN_1410) & _GEN_2007) : _GEN_2007;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2033 = _T_1622 ? (_GEN_2010 ? ~_GEN_1411 & _GEN_2008 : ~(_T_1636 & _GEN_1411) & _GEN_2008) : _GEN_2008;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2034 = _T_1622 ? (_GEN_2010 ? ~_GEN_1412 & _GEN_2009 : ~(_T_1636 & _GEN_1412) & _GEN_2009) : _GEN_2009;	// @[lsu.scala:1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46]
  wire              _GEN_2035 = _T_1647 | _T_1652;	// @[lsu.scala:1151:106, :1152:9, :1156:46, :1158:60, :1159:9]
  wire [31:0]       _GEN_2036 = {{ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {ldst_forward_matches_0_0}, {_T_1641 & _T_1647}, {_T_1622 & _T_1628}, {_T_1603 & _T_1609}, {_T_1584 & _T_1590}, {_T_1565 & _T_1571}, {_T_1546 & _T_1552}, {_T_1527 & _T_1533}, {_T_1508 & _T_1514}, {_T_1489 & _T_1495}, {_T_1470 & _T_1476}, {_T_1451 & _T_1457}, {_T_1432 & _T_1438}, {_T_1413 & _T_1419}, {_T_1394 & _T_1400}, {_T_1375 & _T_1381}, {_T_1356 & _T_1362}, {_T_1337 & _T_1343}, {_T_1318 & _T_1324}, {_T_1299 & _T_1305}, {_T_1280 & _T_1286}, {_T_1261 & _T_1267}, {_T_1242 & _T_1248}, {_T_1223 & _T_1229}, {ldst_forward_matches_0_0}};	// @[lsu.scala:1053:38, :1150:{45,72}, :1151:106, :1152:9, :1189:86]
  wire              _WIRE_1_0 = _GEN_2036[_forwarding_age_logic_0_io_forwarding_idx] & (io_core_brupdate_b1_mispredict_mask & (do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_br_mask : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_br_mask : 16'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_br_mask : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_br_mask : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_br_mask : 16'h0) : 16'h0)) == 16'h0 & ~io_core_exception & ~REG_1;	// @[lsu.scala:671:22, :896:51, :903:51, :904:51, :906:51, :911:37, :912:37, :913:37, :914:37, :915:37, :917:33, :918:33, :919:33, :921:{33,57}, :923:33, :1016:108, :1018:106, :1031:37, :1032:37, :1180:57, :1189:86, :1191:{53,56,64}, util.scala:118:{51,59}]
  wire [5:0]        l_idx = _temp_bits_WIRE_1_24 & _temp_bits_T ? 6'h0 : _temp_bits_WIRE_1_25 & _temp_bits_T_2 ? 6'h1 : _temp_bits_WIRE_1_26 & _temp_bits_T_4 ? 6'h2 : _temp_bits_WIRE_1_27 & _temp_bits_T_6 ? 6'h3 : _temp_bits_WIRE_1_28 & _temp_bits_T_8 ? 6'h4 : _temp_bits_WIRE_1_29 & _temp_bits_T_10 ? 6'h5 : _temp_bits_WIRE_1_30 & _temp_bits_T_12 ? 6'h6 : _temp_bits_WIRE_1_31 & _temp_bits_T_14 ? 6'h7 : _temp_bits_WIRE_1_32 & _temp_bits_T_16 ? 6'h8 : _temp_bits_WIRE_1_33 & _temp_bits_T_18 ? 6'h9 : _temp_bits_WIRE_1_34 & _temp_bits_T_20 ? 6'hA : _temp_bits_WIRE_1_35 & _temp_bits_T_22 ? 6'hB : _temp_bits_WIRE_1_36 & _temp_bits_T_24 ? 6'hC : _temp_bits_WIRE_1_37 & _temp_bits_T_26 ? 6'hD : _temp_bits_WIRE_1_38 & _temp_bits_T_28 ? 6'hE : _temp_bits_WIRE_1_39 & ~(ldq_head[4]) ? 6'hF : _temp_bits_WIRE_1_40 & _temp_bits_T_32 ? 6'h10 : _temp_bits_WIRE_1_41 & _temp_bits_T_34 ? 6'h11 : _temp_bits_WIRE_1_42 & _temp_bits_T_36 ? 6'h12 : _temp_bits_WIRE_1_43 & _temp_bits_T_38 ? 6'h13 : _temp_bits_WIRE_1_44 & _temp_bits_T_40 ? 6'h14 : _temp_bits_WIRE_1_45 & _temp_bits_T_42 ? 6'h15 : _temp_bits_WIRE_1_46 & _temp_bits_T_44 ? 6'h16 : _temp_bits_WIRE_1_47 & _temp_bits_T_46 ? 6'h17 : _temp_bits_WIRE_1_24 ? 6'h18 : _temp_bits_WIRE_1_25 ? 6'h19 : _temp_bits_WIRE_1_26 ? 6'h1A : _temp_bits_WIRE_1_27 ? 6'h1B : _temp_bits_WIRE_1_28 ? 6'h1C : _temp_bits_WIRE_1_29 ? 6'h1D : _temp_bits_WIRE_1_30 ? 6'h1E : _temp_bits_WIRE_1_31 ? 6'h1F : _temp_bits_WIRE_1_32 ? 6'h20 : _temp_bits_WIRE_1_33 ? 6'h21 : _temp_bits_WIRE_1_34 ? 6'h22 : _temp_bits_WIRE_1_35 ? 6'h23 : _temp_bits_WIRE_1_36 ? 6'h24 : _temp_bits_WIRE_1_37 ? 6'h25 : _temp_bits_WIRE_1_38 ? 6'h26 : _temp_bits_WIRE_1_39 ? 6'h27 : _temp_bits_WIRE_1_40 ? 6'h28 : _temp_bits_WIRE_1_41 ? 6'h29 : _temp_bits_WIRE_1_42 ? 6'h2A : _temp_bits_WIRE_1_43 ? 6'h2B : _temp_bits_WIRE_1_44 ? 6'h2C : _temp_bits_WIRE_1_45 ? 6'h2D : {5'h17, ~_temp_bits_WIRE_1_46};	// @[Mux.scala:47:70, lsu.scala:214:29, :1055:34, :1093:36, :1104:37, :1231:21, util.scala:205:25, :351:72]
  wire              ld_xcpt_valid = _temp_bits_WIRE_1_24 | _temp_bits_WIRE_1_25 | _temp_bits_WIRE_1_26 | _temp_bits_WIRE_1_27 | _temp_bits_WIRE_1_28 | _temp_bits_WIRE_1_29 | _temp_bits_WIRE_1_30 | _temp_bits_WIRE_1_31 | _temp_bits_WIRE_1_32 | _temp_bits_WIRE_1_33 | _temp_bits_WIRE_1_34 | _temp_bits_WIRE_1_35 | _temp_bits_WIRE_1_36 | _temp_bits_WIRE_1_37 | _temp_bits_WIRE_1_38 | _temp_bits_WIRE_1_39 | _temp_bits_WIRE_1_40 | _temp_bits_WIRE_1_41 | _temp_bits_WIRE_1_42 | _temp_bits_WIRE_1_43 | _temp_bits_WIRE_1_44 | _temp_bits_WIRE_1_45 | _temp_bits_WIRE_1_46 | _temp_bits_WIRE_1_47;	// @[lsu.scala:1055:34, :1093:36, :1104:37, :1240:44]
  wire [4:0]        _ld_xcpt_uop_T_4 = l_idx > 6'h17 ? l_idx[4:0] + 5'h8 : l_idx[4:0];	// @[Mux.scala:47:70, lsu.scala:305:44, :1241:{30,37,63}]
  wire [7:0]        _GEN_2037 = _GEN_133[_ld_xcpt_uop_T_4];	// @[lsu.scala:465:79, :1241:30, util.scala:363:52]
  wire              use_mem_xcpt = mem_xcpt_valids_0 & (mem_xcpt_uops_0_rob_idx < _GEN_2037 ^ mem_xcpt_uops_0_rob_idx < io_core_rob_head_idx ^ _GEN_2037 < io_core_rob_head_idx) | ~ld_xcpt_valid;	// @[lsu.scala:669:32, :673:32, :1240:44, :1243:{38,115,118}, util.scala:363:{52,64,72,78}]
  wire [15:0]       xcpt_uop_br_mask = use_mem_xcpt ? mem_xcpt_uops_0_br_mask : _GEN_95[_ld_xcpt_uop_T_4];	// @[lsu.scala:264:49, :673:32, :1241:30, :1243:115, :1245:21, util.scala:363:52]
  wire              _ldq_bits_succeeded_T = _io_core_exe_0_iresp_valid_output | _io_core_exe_0_fresp_valid_output;	// @[lsu.scala:1308:5, :1326:72, :1346:5, :1350:5]
  wire              _T_1743 = _GEN_472 & live;	// @[AMOALU.scala:11:17, lsu.scala:1371:24, util.scala:118:59]
  wire              _GEN_2038 = _T_1727 & _T_1743 & ~(|wb_forward_ldq_idx_0);	// @[lsu.scala:1067:36, :1077:88, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2039 = _T_1725 | ~_GEN_2038;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2040 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h1;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2041 = _T_1725 | ~_GEN_2040;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2042 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h2;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2043 = _T_1725 | ~_GEN_2042;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2044 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h3;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2045 = _T_1725 | ~_GEN_2044;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2046 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h4;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2047 = _T_1725 | ~_GEN_2046;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2048 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h5;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2049 = _T_1725 | ~_GEN_2048;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2050 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h6;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2051 = _T_1725 | ~_GEN_2050;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2052 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h7;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2053 = _T_1725 | ~_GEN_2052;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2054 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h8;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2055 = _T_1725 | ~_GEN_2054;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2056 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h9;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2057 = _T_1725 | ~_GEN_2056;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2058 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'hA;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2059 = _T_1725 | ~_GEN_2058;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2060 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'hB;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2061 = _T_1725 | ~_GEN_2060;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2062 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'hC;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2063 = _T_1725 | ~_GEN_2062;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2064 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'hD;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2065 = _T_1725 | ~_GEN_2064;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2066 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'hE;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2067 = _T_1725 | ~_GEN_2066;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2068 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'hF;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2069 = _T_1725 | ~_GEN_2068;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2070 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h10;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2071 = _T_1725 | ~_GEN_2070;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2072 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h11;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2073 = _T_1725 | ~_GEN_2072;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2074 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h12;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2075 = _T_1725 | ~_GEN_2074;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2076 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h13;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2077 = _T_1725 | ~_GEN_2076;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2078 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h14;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2079 = _T_1725 | ~_GEN_2078;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2080 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h15;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2081 = _T_1725 | ~_GEN_2080;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2082 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h16;	// @[lsu.scala:305:44, :1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35]
  wire              _GEN_2083 = _T_1725 | ~_GEN_2082;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire              _GEN_2084 = _T_1727 & _T_1743 & wb_forward_ldq_idx_0 == 5'h17;	// @[lsu.scala:1067:36, :1308:5, :1349:38, :1350:5, :1371:{24,33}, :1372:35, util.scala:205:25]
  wire              _GEN_2085 = _T_1725 | ~_GEN_2084;	// @[lsu.scala:1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35]
  wire [15:0]       _T_1752 = io_core_brupdate_b1_mispredict_mask & stq_0_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2086 = stq_0_valid & (|_T_1752);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1762 = io_core_brupdate_b1_mispredict_mask & stq_1_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2087 = stq_1_valid & (|_T_1762);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1772 = io_core_brupdate_b1_mispredict_mask & stq_2_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2088 = stq_2_valid & (|_T_1772);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1782 = io_core_brupdate_b1_mispredict_mask & stq_3_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2089 = stq_3_valid & (|_T_1782);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1792 = io_core_brupdate_b1_mispredict_mask & stq_4_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2090 = stq_4_valid & (|_T_1792);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1802 = io_core_brupdate_b1_mispredict_mask & stq_5_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2091 = stq_5_valid & (|_T_1802);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1812 = io_core_brupdate_b1_mispredict_mask & stq_6_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2092 = stq_6_valid & (|_T_1812);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1822 = io_core_brupdate_b1_mispredict_mask & stq_7_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2093 = stq_7_valid & (|_T_1822);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1832 = io_core_brupdate_b1_mispredict_mask & stq_8_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2094 = stq_8_valid & (|_T_1832);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1842 = io_core_brupdate_b1_mispredict_mask & stq_9_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2095 = stq_9_valid & (|_T_1842);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1852 = io_core_brupdate_b1_mispredict_mask & stq_10_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2096 = stq_10_valid & (|_T_1852);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1862 = io_core_brupdate_b1_mispredict_mask & stq_11_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2097 = stq_11_valid & (|_T_1862);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1872 = io_core_brupdate_b1_mispredict_mask & stq_12_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2098 = stq_12_valid & (|_T_1872);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1882 = io_core_brupdate_b1_mispredict_mask & stq_13_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2099 = stq_13_valid & (|_T_1882);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1892 = io_core_brupdate_b1_mispredict_mask & stq_14_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2100 = stq_14_valid & (|_T_1892);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1902 = io_core_brupdate_b1_mispredict_mask & stq_15_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2101 = stq_15_valid & (|_T_1902);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1912 = io_core_brupdate_b1_mispredict_mask & stq_16_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2102 = stq_16_valid & (|_T_1912);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1922 = io_core_brupdate_b1_mispredict_mask & stq_17_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2103 = stq_17_valid & (|_T_1922);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1932 = io_core_brupdate_b1_mispredict_mask & stq_18_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2104 = stq_18_valid & (|_T_1932);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1942 = io_core_brupdate_b1_mispredict_mask & stq_19_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2105 = stq_19_valid & (|_T_1942);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1952 = io_core_brupdate_b1_mispredict_mask & stq_20_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2106 = stq_20_valid & (|_T_1952);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1962 = io_core_brupdate_b1_mispredict_mask & stq_21_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2107 = stq_21_valid & (|_T_1962);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1972 = io_core_brupdate_b1_mispredict_mask & stq_22_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2108 = stq_22_valid & (|_T_1972);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire [15:0]       _T_1982 = io_core_brupdate_b1_mispredict_mask & stq_23_bits_uop_br_mask;	// @[lsu.scala:210:16, util.scala:118:51]
  wire              _GEN_2109 = stq_23_valid & (|_T_1982);	// @[lsu.scala:210:16, :304:5, :1406:5, :1410:7, :1411:32, util.scala:118:{51,59}]
  wire              _GEN_2110 = ldq_0_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_0_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2111 = ldq_1_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_1_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2112 = ldq_2_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_2_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2113 = ldq_3_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_3_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2114 = ldq_4_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_4_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2115 = ldq_5_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_5_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2116 = ldq_6_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_6_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2117 = ldq_7_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_7_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2118 = ldq_8_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_8_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2119 = ldq_9_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_9_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2120 = ldq_10_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_10_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2121 = ldq_11_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_11_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2122 = ldq_12_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_12_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2123 = ldq_13_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_13_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2124 = ldq_14_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_14_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2125 = ldq_15_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_15_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2126 = ldq_16_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_16_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2127 = ldq_17_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_17_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2128 = ldq_18_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_18_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2129 = ldq_19_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_19_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2130 = ldq_20_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_20_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2131 = ldq_21_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_21_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2132 = ldq_22_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_22_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2133 = ldq_23_valid & (|(io_core_brupdate_b1_mispredict_mask & ldq_23_bits_uop_br_mask));	// @[lsu.scala:209:16, :304:5, :1426:5, :1429:7, :1430:32, util.scala:118:{51,59}]
  wire              _GEN_2134 = idx == 5'h0;	// @[lsu.scala:1455:18, :1458:31]
  wire              _GEN_2135 = commit_store & _GEN_2134;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2136 = idx == 5'h1;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2137 = commit_store & _GEN_2136;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2138 = idx == 5'h2;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2139 = commit_store & _GEN_2138;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2140 = idx == 5'h3;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2141 = commit_store & _GEN_2140;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2142 = idx == 5'h4;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2143 = commit_store & _GEN_2142;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2144 = idx == 5'h5;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2145 = commit_store & _GEN_2144;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2146 = idx == 5'h6;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2147 = commit_store & _GEN_2146;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2148 = idx == 5'h7;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2149 = commit_store & _GEN_2148;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2150 = idx == 5'h8;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2151 = commit_store & _GEN_2150;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2152 = idx == 5'h9;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2153 = commit_store & _GEN_2152;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2154 = idx == 5'hA;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2155 = commit_store & _GEN_2154;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2156 = idx == 5'hB;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2157 = commit_store & _GEN_2156;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2158 = idx == 5'hC;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2159 = commit_store & _GEN_2158;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2160 = idx == 5'hD;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2161 = commit_store & _GEN_2160;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2162 = idx == 5'hE;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2163 = commit_store & _GEN_2162;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2164 = idx == 5'hF;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2165 = commit_store & _GEN_2164;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2166 = idx == 5'h10;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2167 = commit_store & _GEN_2166;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2168 = idx == 5'h11;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2169 = commit_store & _GEN_2168;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2170 = idx == 5'h12;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2171 = commit_store & _GEN_2170;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2172 = idx == 5'h13;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2173 = commit_store & _GEN_2172;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2174 = idx == 5'h14;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2175 = commit_store & _GEN_2174;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2176 = idx == 5'h15;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2177 = commit_store & _GEN_2176;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2178 = idx == 5'h16;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2179 = commit_store & _GEN_2178;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2180 = idx == 5'h17;	// @[lsu.scala:1455:18, :1458:31, util.scala:205:25]
  wire              _GEN_2181 = commit_store & _GEN_2180;	// @[lsu.scala:304:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2182 = _GEN_2134 | _GEN_2110;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2183 = commit_store | ~commit_load;	// @[lsu.scala:1426:5, :1453:49, :1454:49, :1457:5, :1459:31]
  wire              _GEN_2184 = _GEN_2136 | _GEN_2111;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2185 = _GEN_2138 | _GEN_2112;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2186 = _GEN_2140 | _GEN_2113;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2187 = _GEN_2142 | _GEN_2114;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2188 = _GEN_2144 | _GEN_2115;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2189 = _GEN_2146 | _GEN_2116;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2190 = _GEN_2148 | _GEN_2117;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2191 = _GEN_2150 | _GEN_2118;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2192 = _GEN_2152 | _GEN_2119;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2193 = _GEN_2154 | _GEN_2120;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2194 = _GEN_2156 | _GEN_2121;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2195 = _GEN_2158 | _GEN_2122;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2196 = _GEN_2160 | _GEN_2123;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2197 = _GEN_2162 | _GEN_2124;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2198 = _GEN_2164 | _GEN_2125;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2199 = _GEN_2166 | _GEN_2126;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2200 = _GEN_2168 | _GEN_2127;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2201 = _GEN_2170 | _GEN_2128;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2202 = _GEN_2172 | _GEN_2129;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2203 = _GEN_2174 | _GEN_2130;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2204 = _GEN_2176 | _GEN_2131;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2205 = _GEN_2178 | _GEN_2132;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2206 = _GEN_2180 | _GEN_2133;	// @[lsu.scala:304:5, :1426:5, :1429:7, :1430:32, :1458:31, :1464:38]
  wire              _GEN_2207 = commit_store | ~(commit_load & _GEN_2134);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2208 = commit_store | ~(commit_load & _GEN_2136);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2209 = commit_store | ~(commit_load & _GEN_2138);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2210 = commit_store | ~(commit_load & _GEN_2140);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2211 = commit_store | ~(commit_load & _GEN_2142);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2212 = commit_store | ~(commit_load & _GEN_2144);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2213 = commit_store | ~(commit_load & _GEN_2146);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2214 = commit_store | ~(commit_load & _GEN_2148);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2215 = commit_store | ~(commit_load & _GEN_2150);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2216 = commit_store | ~(commit_load & _GEN_2152);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2217 = commit_store | ~(commit_load & _GEN_2154);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2218 = commit_store | ~(commit_load & _GEN_2156);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2219 = commit_store | ~(commit_load & _GEN_2158);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2220 = commit_store | ~(commit_load & _GEN_2160);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2221 = commit_store | ~(commit_load & _GEN_2162);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2222 = commit_store | ~(commit_load & _GEN_2164);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2223 = commit_store | ~(commit_load & _GEN_2166);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2224 = commit_store | ~(commit_load & _GEN_2168);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2225 = commit_store | ~(commit_load & _GEN_2170);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2226 = commit_store | ~(commit_load & _GEN_2172);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2227 = commit_store | ~(commit_load & _GEN_2174);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2228 = commit_store | ~(commit_load & _GEN_2176);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2229 = commit_store | ~(commit_load & _GEN_2178);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2230 = commit_store | ~(commit_load & _GEN_2180);	// @[lsu.scala:1286:5, :1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1466:38]
  wire              _GEN_2231 = idx_1 == 5'h0;	// @[lsu.scala:1455:18, :1458:31]
  wire              _GEN_2232 = commit_store_1 ? _GEN_2231 | _GEN_2135 | _GEN_1220 : _GEN_2135 | _GEN_1220;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2233 = idx_1 == 5'h1;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2234 = commit_store_1 ? _GEN_2233 | _GEN_2137 | _GEN_1221 : _GEN_2137 | _GEN_1221;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2235 = idx_1 == 5'h2;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2236 = commit_store_1 ? _GEN_2235 | _GEN_2139 | _GEN_1222 : _GEN_2139 | _GEN_1222;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2237 = idx_1 == 5'h3;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2238 = commit_store_1 ? _GEN_2237 | _GEN_2141 | _GEN_1223 : _GEN_2141 | _GEN_1223;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2239 = idx_1 == 5'h4;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2240 = commit_store_1 ? _GEN_2239 | _GEN_2143 | _GEN_1224 : _GEN_2143 | _GEN_1224;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2241 = idx_1 == 5'h5;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2242 = commit_store_1 ? _GEN_2241 | _GEN_2145 | _GEN_1225 : _GEN_2145 | _GEN_1225;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2243 = idx_1 == 5'h6;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2244 = commit_store_1 ? _GEN_2243 | _GEN_2147 | _GEN_1226 : _GEN_2147 | _GEN_1226;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2245 = idx_1 == 5'h7;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2246 = commit_store_1 ? _GEN_2245 | _GEN_2149 | _GEN_1227 : _GEN_2149 | _GEN_1227;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2247 = idx_1 == 5'h8;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2248 = commit_store_1 ? _GEN_2247 | _GEN_2151 | _GEN_1228 : _GEN_2151 | _GEN_1228;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2249 = idx_1 == 5'h9;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2250 = commit_store_1 ? _GEN_2249 | _GEN_2153 | _GEN_1229 : _GEN_2153 | _GEN_1229;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2251 = idx_1 == 5'hA;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2252 = commit_store_1 ? _GEN_2251 | _GEN_2155 | _GEN_1230 : _GEN_2155 | _GEN_1230;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2253 = idx_1 == 5'hB;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2254 = commit_store_1 ? _GEN_2253 | _GEN_2157 | _GEN_1231 : _GEN_2157 | _GEN_1231;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2255 = idx_1 == 5'hC;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2256 = commit_store_1 ? _GEN_2255 | _GEN_2159 | _GEN_1232 : _GEN_2159 | _GEN_1232;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2257 = idx_1 == 5'hD;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2258 = commit_store_1 ? _GEN_2257 | _GEN_2161 | _GEN_1233 : _GEN_2161 | _GEN_1233;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2259 = idx_1 == 5'hE;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2260 = commit_store_1 ? _GEN_2259 | _GEN_2163 | _GEN_1234 : _GEN_2163 | _GEN_1234;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2261 = idx_1 == 5'hF;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2262 = commit_store_1 ? _GEN_2261 | _GEN_2165 | _GEN_1235 : _GEN_2165 | _GEN_1235;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2263 = idx_1 == 5'h10;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2264 = commit_store_1 ? _GEN_2263 | _GEN_2167 | _GEN_1236 : _GEN_2167 | _GEN_1236;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2265 = idx_1 == 5'h11;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2266 = commit_store_1 ? _GEN_2265 | _GEN_2169 | _GEN_1237 : _GEN_2169 | _GEN_1237;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2267 = idx_1 == 5'h12;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2268 = commit_store_1 ? _GEN_2267 | _GEN_2171 | _GEN_1238 : _GEN_2171 | _GEN_1238;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2269 = idx_1 == 5'h13;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2270 = commit_store_1 ? _GEN_2269 | _GEN_2173 | _GEN_1239 : _GEN_2173 | _GEN_1239;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2271 = idx_1 == 5'h14;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2272 = commit_store_1 ? _GEN_2271 | _GEN_2175 | _GEN_1240 : _GEN_2175 | _GEN_1240;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2273 = idx_1 == 5'h15;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2274 = commit_store_1 ? _GEN_2273 | _GEN_2177 | _GEN_1241 : _GEN_2177 | _GEN_1241;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2275 = idx_1 == 5'h16;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2276 = commit_store_1 ? _GEN_2275 | _GEN_2179 | _GEN_1242 : _GEN_2179 | _GEN_1242;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2277 = idx_1 == 5'h17;	// @[lsu.scala:1455:18, :1458:31, util.scala:205:25]
  wire              _GEN_2278 = commit_store_1 ? _GEN_2277 | _GEN_2181 | _GEN_1243 : _GEN_2181 | _GEN_1243;	// @[lsu.scala:304:5, :321:5, :1453:49, :1457:5, :1458:31]
  wire              _GEN_2279 = commit_store_1 | ~(commit_load_1 & _GEN_2231);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2280 = commit_store_1 | ~(commit_load_1 & _GEN_2233);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2281 = commit_store_1 | ~(commit_load_1 & _GEN_2235);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2282 = commit_store_1 | ~(commit_load_1 & _GEN_2237);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2283 = commit_store_1 | ~(commit_load_1 & _GEN_2239);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2284 = commit_store_1 | ~(commit_load_1 & _GEN_2241);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2285 = commit_store_1 | ~(commit_load_1 & _GEN_2243);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2286 = commit_store_1 | ~(commit_load_1 & _GEN_2245);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2287 = commit_store_1 | ~(commit_load_1 & _GEN_2247);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2288 = commit_store_1 | ~(commit_load_1 & _GEN_2249);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2289 = commit_store_1 | ~(commit_load_1 & _GEN_2251);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2290 = commit_store_1 | ~(commit_load_1 & _GEN_2253);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2291 = commit_store_1 | ~(commit_load_1 & _GEN_2255);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2292 = commit_store_1 | ~(commit_load_1 & _GEN_2257);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2293 = commit_store_1 | ~(commit_load_1 & _GEN_2259);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2294 = commit_store_1 | ~(commit_load_1 & _GEN_2261);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2295 = commit_store_1 | ~(commit_load_1 & _GEN_2263);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2296 = commit_store_1 | ~(commit_load_1 & _GEN_2265);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2297 = commit_store_1 | ~(commit_load_1 & _GEN_2267);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2298 = commit_store_1 | ~(commit_load_1 & _GEN_2269);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2299 = commit_store_1 | ~(commit_load_1 & _GEN_2271);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2300 = commit_store_1 | ~(commit_load_1 & _GEN_2273);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2301 = commit_store_1 | ~(commit_load_1 & _GEN_2275);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2302 = commit_store_1 | ~(commit_load_1 & _GEN_2277);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2303 = idx_2 == 5'h0;	// @[lsu.scala:1455:18, :1458:31]
  wire              _GEN_2304 = commit_store_2 & _GEN_2303;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2305 = idx_2 == 5'h1;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2306 = commit_store_2 & _GEN_2305;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2307 = idx_2 == 5'h2;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2308 = commit_store_2 & _GEN_2307;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2309 = idx_2 == 5'h3;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2310 = commit_store_2 & _GEN_2309;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2311 = idx_2 == 5'h4;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2312 = commit_store_2 & _GEN_2311;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2313 = idx_2 == 5'h5;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2314 = commit_store_2 & _GEN_2313;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2315 = idx_2 == 5'h6;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2316 = commit_store_2 & _GEN_2315;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2317 = idx_2 == 5'h7;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2318 = commit_store_2 & _GEN_2317;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2319 = idx_2 == 5'h8;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2320 = commit_store_2 & _GEN_2319;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2321 = idx_2 == 5'h9;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2322 = commit_store_2 & _GEN_2321;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2323 = idx_2 == 5'hA;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2324 = commit_store_2 & _GEN_2323;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2325 = idx_2 == 5'hB;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2326 = commit_store_2 & _GEN_2325;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2327 = idx_2 == 5'hC;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2328 = commit_store_2 & _GEN_2327;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2329 = idx_2 == 5'hD;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2330 = commit_store_2 & _GEN_2329;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2331 = idx_2 == 5'hE;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2332 = commit_store_2 & _GEN_2331;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2333 = idx_2 == 5'hF;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2334 = commit_store_2 & _GEN_2333;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2335 = idx_2 == 5'h10;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2336 = commit_store_2 & _GEN_2335;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2337 = idx_2 == 5'h11;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2338 = commit_store_2 & _GEN_2337;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2339 = idx_2 == 5'h12;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2340 = commit_store_2 & _GEN_2339;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2341 = idx_2 == 5'h13;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2342 = commit_store_2 & _GEN_2341;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2343 = idx_2 == 5'h14;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2344 = commit_store_2 & _GEN_2343;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2345 = idx_2 == 5'h15;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2346 = commit_store_2 & _GEN_2345;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2347 = idx_2 == 5'h16;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2348 = commit_store_2 & _GEN_2347;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2349 = idx_2 == 5'h17;	// @[lsu.scala:1455:18, :1458:31, util.scala:205:25]
  wire              _GEN_2350 = commit_store_2 & _GEN_2349;	// @[lsu.scala:1453:49, :1457:5, :1458:31]
  wire              _GEN_2351 = commit_store_2 | ~(commit_load_2 & _GEN_2303);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2352 = commit_store_2 | ~(commit_load_2 & _GEN_2305);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2353 = commit_store_2 | ~(commit_load_2 & _GEN_2307);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2354 = commit_store_2 | ~(commit_load_2 & _GEN_2309);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2355 = commit_store_2 | ~(commit_load_2 & _GEN_2311);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2356 = commit_store_2 | ~(commit_load_2 & _GEN_2313);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2357 = commit_store_2 | ~(commit_load_2 & _GEN_2315);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2358 = commit_store_2 | ~(commit_load_2 & _GEN_2317);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2359 = commit_store_2 | ~(commit_load_2 & _GEN_2319);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2360 = commit_store_2 | ~(commit_load_2 & _GEN_2321);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2361 = commit_store_2 | ~(commit_load_2 & _GEN_2323);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2362 = commit_store_2 | ~(commit_load_2 & _GEN_2325);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2363 = commit_store_2 | ~(commit_load_2 & _GEN_2327);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2364 = commit_store_2 | ~(commit_load_2 & _GEN_2329);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2365 = commit_store_2 | ~(commit_load_2 & _GEN_2331);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2366 = commit_store_2 | ~(commit_load_2 & _GEN_2333);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2367 = commit_store_2 | ~(commit_load_2 & _GEN_2335);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2368 = commit_store_2 | ~(commit_load_2 & _GEN_2337);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2369 = commit_store_2 | ~(commit_load_2 & _GEN_2339);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2370 = commit_store_2 | ~(commit_load_2 & _GEN_2341);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2371 = commit_store_2 | ~(commit_load_2 & _GEN_2343);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2372 = commit_store_2 | ~(commit_load_2 & _GEN_2345);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2373 = commit_store_2 | ~(commit_load_2 & _GEN_2347);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2374 = commit_store_2 | ~(commit_load_2 & _GEN_2349);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2375 = idx_3 == 5'h0;	// @[lsu.scala:1455:18, :1458:31]
  wire              _GEN_2376 = idx_3 == 5'h1;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2377 = idx_3 == 5'h2;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2378 = idx_3 == 5'h3;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2379 = idx_3 == 5'h4;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2380 = idx_3 == 5'h5;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2381 = idx_3 == 5'h6;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2382 = idx_3 == 5'h7;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2383 = idx_3 == 5'h8;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2384 = idx_3 == 5'h9;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2385 = idx_3 == 5'hA;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2386 = idx_3 == 5'hB;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2387 = idx_3 == 5'hC;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2388 = idx_3 == 5'hD;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2389 = idx_3 == 5'hE;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2390 = idx_3 == 5'hF;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2391 = idx_3 == 5'h10;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2392 = idx_3 == 5'h11;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2393 = idx_3 == 5'h12;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2394 = idx_3 == 5'h13;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2395 = idx_3 == 5'h14;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2396 = idx_3 == 5'h15;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2397 = idx_3 == 5'h16;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2398 = idx_3 == 5'h17;	// @[lsu.scala:1455:18, :1458:31, util.scala:205:25]
  wire              _GEN_2399 = commit_store_3 | ~(commit_load_3 & _GEN_2375);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2400 = commit_store_3 | ~(commit_load_3 & _GEN_2376);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2401 = commit_store_3 | ~(commit_load_3 & _GEN_2377);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2402 = commit_store_3 | ~(commit_load_3 & _GEN_2378);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2403 = commit_store_3 | ~(commit_load_3 & _GEN_2379);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2404 = commit_store_3 | ~(commit_load_3 & _GEN_2380);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2405 = commit_store_3 | ~(commit_load_3 & _GEN_2381);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2406 = commit_store_3 | ~(commit_load_3 & _GEN_2382);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2407 = commit_store_3 | ~(commit_load_3 & _GEN_2383);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2408 = commit_store_3 | ~(commit_load_3 & _GEN_2384);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2409 = commit_store_3 | ~(commit_load_3 & _GEN_2385);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2410 = commit_store_3 | ~(commit_load_3 & _GEN_2386);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2411 = commit_store_3 | ~(commit_load_3 & _GEN_2387);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2412 = commit_store_3 | ~(commit_load_3 & _GEN_2388);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2413 = commit_store_3 | ~(commit_load_3 & _GEN_2389);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2414 = commit_store_3 | ~(commit_load_3 & _GEN_2390);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2415 = commit_store_3 | ~(commit_load_3 & _GEN_2391);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2416 = commit_store_3 | ~(commit_load_3 & _GEN_2392);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2417 = commit_store_3 | ~(commit_load_3 & _GEN_2393);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2418 = commit_store_3 | ~(commit_load_3 & _GEN_2394);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2419 = commit_store_3 | ~(commit_load_3 & _GEN_2395);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2420 = commit_store_3 | ~(commit_load_3 & _GEN_2396);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2421 = commit_store_3 | ~(commit_load_3 & _GEN_2397);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2422 = commit_store_3 | ~(commit_load_3 & _GEN_2398);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2423 = idx_4 == 5'h0;	// @[lsu.scala:1455:18, :1458:31]
  wire              _GEN_2424 = idx_4 == 5'h1;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2425 = idx_4 == 5'h2;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2426 = idx_4 == 5'h3;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2427 = idx_4 == 5'h4;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2428 = idx_4 == 5'h5;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2429 = idx_4 == 5'h6;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2430 = idx_4 == 5'h7;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2431 = idx_4 == 5'h8;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2432 = idx_4 == 5'h9;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2433 = idx_4 == 5'hA;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2434 = idx_4 == 5'hB;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2435 = idx_4 == 5'hC;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2436 = idx_4 == 5'hD;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2437 = idx_4 == 5'hE;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2438 = idx_4 == 5'hF;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2439 = idx_4 == 5'h10;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2440 = idx_4 == 5'h11;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2441 = idx_4 == 5'h12;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2442 = idx_4 == 5'h13;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2443 = idx_4 == 5'h14;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2444 = idx_4 == 5'h15;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2445 = idx_4 == 5'h16;	// @[lsu.scala:305:44, :1455:18, :1458:31]
  wire              _GEN_2446 = idx_4 == 5'h17;	// @[lsu.scala:1455:18, :1458:31, util.scala:205:25]
  wire              _GEN_2447 = commit_store_4 | ~(commit_load_4 & _GEN_2423);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2448 = commit_store_4 | ~(commit_load_4 & _GEN_2424);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2449 = commit_store_4 | ~(commit_load_4 & _GEN_2425);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2450 = commit_store_4 | ~(commit_load_4 & _GEN_2426);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2451 = commit_store_4 | ~(commit_load_4 & _GEN_2427);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2452 = commit_store_4 | ~(commit_load_4 & _GEN_2428);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2453 = commit_store_4 | ~(commit_load_4 & _GEN_2429);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2454 = commit_store_4 | ~(commit_load_4 & _GEN_2430);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2455 = commit_store_4 | ~(commit_load_4 & _GEN_2431);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2456 = commit_store_4 | ~(commit_load_4 & _GEN_2432);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2457 = commit_store_4 | ~(commit_load_4 & _GEN_2433);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2458 = commit_store_4 | ~(commit_load_4 & _GEN_2434);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2459 = commit_store_4 | ~(commit_load_4 & _GEN_2435);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2460 = commit_store_4 | ~(commit_load_4 & _GEN_2436);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2461 = commit_store_4 | ~(commit_load_4 & _GEN_2437);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2462 = commit_store_4 | ~(commit_load_4 & _GEN_2438);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2463 = commit_store_4 | ~(commit_load_4 & _GEN_2439);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2464 = commit_store_4 | ~(commit_load_4 & _GEN_2440);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2465 = commit_store_4 | ~(commit_load_4 & _GEN_2441);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2466 = commit_store_4 | ~(commit_load_4 & _GEN_2442);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2467 = commit_store_4 | ~(commit_load_4 & _GEN_2443);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2468 = commit_store_4 | ~(commit_load_4 & _GEN_2444);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2469 = commit_store_4 | ~(commit_load_4 & _GEN_2445);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2470 = commit_store_4 | ~(commit_load_4 & _GEN_2446);	// @[lsu.scala:1453:49, :1454:49, :1457:5, :1458:31, :1459:31, :1464:38]
  wire              _GEN_2471 = stq_head == 5'h0;	// @[lsu.scala:216:29, :1508:35]
  wire              _GEN_2472 = _GEN_2471 | _GEN_2086;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2473 = stq_head == 5'h1;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2474 = _GEN_2473 | _GEN_2087;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2475 = stq_head == 5'h2;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2476 = _GEN_2475 | _GEN_2088;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2477 = stq_head == 5'h3;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2478 = _GEN_2477 | _GEN_2089;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2479 = stq_head == 5'h4;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2480 = _GEN_2479 | _GEN_2090;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2481 = stq_head == 5'h5;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2482 = _GEN_2481 | _GEN_2091;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2483 = stq_head == 5'h6;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2484 = _GEN_2483 | _GEN_2092;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2485 = stq_head == 5'h7;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2486 = _GEN_2485 | _GEN_2093;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2487 = stq_head == 5'h8;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2488 = _GEN_2487 | _GEN_2094;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2489 = stq_head == 5'h9;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2490 = _GEN_2489 | _GEN_2095;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2491 = stq_head == 5'hA;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2492 = _GEN_2491 | _GEN_2096;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2493 = stq_head == 5'hB;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2494 = _GEN_2493 | _GEN_2097;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2495 = stq_head == 5'hC;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2496 = _GEN_2495 | _GEN_2098;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2497 = stq_head == 5'hD;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2498 = _GEN_2497 | _GEN_2099;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2499 = stq_head == 5'hE;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2500 = _GEN_2499 | _GEN_2100;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2501 = stq_head == 5'hF;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2502 = _GEN_2501 | _GEN_2101;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2503 = stq_head == 5'h10;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2504 = _GEN_2503 | _GEN_2102;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2505 = stq_head == 5'h11;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2506 = _GEN_2505 | _GEN_2103;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2507 = stq_head == 5'h12;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2508 = _GEN_2507 | _GEN_2104;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2509 = stq_head == 5'h13;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2510 = _GEN_2509 | _GEN_2105;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2511 = stq_head == 5'h14;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2512 = _GEN_2511 | _GEN_2106;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2513 = stq_head == 5'h15;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2514 = _GEN_2513 | _GEN_2107;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2515 = stq_head == 5'h16;	// @[lsu.scala:216:29, :305:44, :1508:35]
  wire              _GEN_2516 = _GEN_2515 | _GEN_2108;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2517 = stq_head == 5'h17;	// @[lsu.scala:216:29, :1508:35, util.scala:205:25]
  wire              _GEN_2518 = _GEN_2517 | _GEN_2109;	// @[lsu.scala:304:5, :1406:5, :1410:7, :1411:32, :1508:35]
  wire              _GEN_2519 = clear_store & _GEN_2471;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2520 = clear_store & _GEN_2473;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2521 = clear_store & _GEN_2475;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2522 = clear_store & _GEN_2477;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2523 = clear_store & _GEN_2479;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2524 = clear_store & _GEN_2481;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2525 = clear_store & _GEN_2483;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2526 = clear_store & _GEN_2485;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2527 = clear_store & _GEN_2487;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2528 = clear_store & _GEN_2489;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2529 = clear_store & _GEN_2491;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2530 = clear_store & _GEN_2493;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2531 = clear_store & _GEN_2495;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2532 = clear_store & _GEN_2497;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2533 = clear_store & _GEN_2499;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2534 = clear_store & _GEN_2501;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2535 = clear_store & _GEN_2503;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2536 = clear_store & _GEN_2505;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2537 = clear_store & _GEN_2507;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2538 = clear_store & _GEN_2509;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2539 = clear_store & _GEN_2511;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2540 = clear_store & _GEN_2513;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2541 = clear_store & _GEN_2515;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _GEN_2542 = clear_store & _GEN_2517;	// @[lsu.scala:258:33, :1308:5, :1497:3, :1502:17, :1507:3, :1508:35, :1511:35]
  wire              _T_2124 = _io_hellacache_req_ready_output & io_hellacache_req_valid;	// @[Decoupled.scala:51:35, lsu.scala:1529:21]
  wire              _GEN_2543 = _io_hellacache_req_ready_output & _T_2124;	// @[Decoupled.scala:51:35, lsu.scala:242:34, :1529:{21,34}, :1531:35, :1532:19]
  wire              _GEN_2544 = _io_hellacache_req_ready_output | ~_T_2125;	// @[lsu.scala:243:34, :1529:{21,34}, :1535:{28,38}]
  wire              _T_2141 = reset | io_core_exception;	// @[lsu.scala:1598:22]
  wire              _GEN_2545 = _T_2141 & reset;	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1605:16]
  wire              _T_2145 = ~stq_0_bits_committed & ~stq_0_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2546 = _T_2141 & (reset | _T_2145);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2148 = ~stq_1_bits_committed & ~stq_1_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2547 = _T_2141 & (reset | _T_2148);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2151 = ~stq_2_bits_committed & ~stq_2_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2548 = _T_2141 & (reset | _T_2151);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2154 = ~stq_3_bits_committed & ~stq_3_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2549 = _T_2141 & (reset | _T_2154);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2157 = ~stq_4_bits_committed & ~stq_4_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2550 = _T_2141 & (reset | _T_2157);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2160 = ~stq_5_bits_committed & ~stq_5_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2551 = _T_2141 & (reset | _T_2160);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2163 = ~stq_6_bits_committed & ~stq_6_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2552 = _T_2141 & (reset | _T_2163);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2166 = ~stq_7_bits_committed & ~stq_7_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2553 = _T_2141 & (reset | _T_2166);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2169 = ~stq_8_bits_committed & ~stq_8_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2554 = _T_2141 & (reset | _T_2169);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2172 = ~stq_9_bits_committed & ~stq_9_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2555 = _T_2141 & (reset | _T_2172);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2175 = ~stq_10_bits_committed & ~stq_10_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2556 = _T_2141 & (reset | _T_2175);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2178 = ~stq_11_bits_committed & ~stq_11_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2557 = _T_2141 & (reset | _T_2178);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2181 = ~stq_12_bits_committed & ~stq_12_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2558 = _T_2141 & (reset | _T_2181);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2184 = ~stq_13_bits_committed & ~stq_13_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2559 = _T_2141 & (reset | _T_2184);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2187 = ~stq_14_bits_committed & ~stq_14_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2560 = _T_2141 & (reset | _T_2187);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2190 = ~stq_15_bits_committed & ~stq_15_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2561 = _T_2141 & (reset | _T_2190);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2193 = ~stq_16_bits_committed & ~stq_16_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2562 = _T_2141 & (reset | _T_2193);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2196 = ~stq_17_bits_committed & ~stq_17_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2563 = _T_2141 & (reset | _T_2196);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2199 = ~stq_18_bits_committed & ~stq_18_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2564 = _T_2141 & (reset | _T_2199);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2202 = ~stq_19_bits_committed & ~stq_19_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2565 = _T_2141 & (reset | _T_2202);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2205 = ~stq_20_bits_committed & ~stq_20_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2566 = _T_2141 & (reset | _T_2205);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2208 = ~stq_21_bits_committed & ~stq_21_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2567 = _T_2141 & (reset | _T_2208);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2211 = ~stq_22_bits_committed & ~stq_22_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2568 = _T_2141 & (reset | _T_2211);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _T_2214 = ~stq_23_bits_committed & ~stq_23_bits_succeeded;	// @[lsu.scala:210:16, :1624:{15,38,41}]
  wire              _GEN_2569 = _T_2141 & (reset | _T_2214);	// @[lsu.scala:1507:3, :1598:22, :1599:3, :1604:5, :1612:32, :1624:38, :1625:9, :1626:34]
  wire              _GEN_2570 = _GEN_809 | ~_GEN_544;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2571 = _GEN_810 | ~_GEN_545;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2572 = _GEN_811 | ~_GEN_546;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2573 = _GEN_812 | ~_GEN_547;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2574 = _GEN_813 | ~_GEN_548;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2575 = _GEN_814 | ~_GEN_549;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2576 = _GEN_815 | ~_GEN_550;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2577 = _GEN_816 | ~_GEN_551;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2578 = _GEN_817 | ~_GEN_552;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2579 = _GEN_818 | ~_GEN_553;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2580 = _GEN_819 | ~_GEN_554;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2581 = _GEN_820 | ~_GEN_555;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2582 = _GEN_821 | ~_GEN_556;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2583 = _GEN_822 | ~_GEN_557;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2584 = _GEN_823 | ~_GEN_558;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2585 = _GEN_824 | ~_GEN_559;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2586 = _GEN_825 | ~_GEN_560;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2587 = _GEN_826 | ~_GEN_561;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2588 = _GEN_827 | ~_GEN_562;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2589 = _GEN_828 | ~_GEN_563;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2590 = _GEN_829 | ~_GEN_564;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2591 = _GEN_830 | ~_GEN_565;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2592 = _GEN_831 | ~_GEN_566;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire              _GEN_2593 = _GEN_832 | ~_GEN_567;	// @[lsu.scala:210:16, :304:5, :321:5, :322:39, :323:39]
  wire [5:0]        _ldq_retry_idx_idx_T_34 = _ldq_retry_idx_T_62 & _temp_bits_T_40 ? 6'h14 : _ldq_retry_idx_T_65 & _temp_bits_T_42 ? 6'h15 : _ldq_retry_idx_T_68 & _temp_bits_T_44 ? 6'h16 : ldq_23_bits_addr_valid & ldq_23_bits_addr_is_virtual & ~ldq_retry_idx_block_23 & _temp_bits_T_46 ? 6'h17 : _ldq_retry_idx_T_2 ? 6'h20 : _ldq_retry_idx_T_5 ? 6'h21 : _ldq_retry_idx_T_8 ? 6'h22 : _ldq_retry_idx_T_11 ? 6'h23 : _ldq_retry_idx_T_14 ? 6'h24 : _ldq_retry_idx_T_17 ? 6'h25 : _ldq_retry_idx_T_20 ? 6'h26 : _ldq_retry_idx_T_23 ? 6'h27 : _ldq_retry_idx_T_26 ? 6'h28 : _ldq_retry_idx_T_29 ? 6'h29 : _ldq_retry_idx_T_32 ? 6'h2A : _ldq_retry_idx_T_35 ? 6'h2B : _ldq_retry_idx_T_38 ? 6'h2C : _ldq_retry_idx_T_41 ? 6'h2D : _ldq_retry_idx_T_44 ? 6'h2E : _ldq_retry_idx_T_47 ? 6'h2F : _ldq_retry_idx_T_50 ? 6'h30 : _ldq_retry_idx_T_53 ? 6'h31 : _ldq_retry_idx_T_56 ? 6'h32 : _ldq_retry_idx_T_59 ? 6'h33 : _ldq_retry_idx_T_62 ? 6'h34 : _ldq_retry_idx_T_65 ? 6'h35 : {5'h1B, ~_ldq_retry_idx_T_68};	// @[Mux.scala:47:70, lsu.scala:209:16, :417:36, :418:{39,42}, util.scala:351:{65,72}]
  wire [5:0]        _stq_retry_idx_idx_T_34 = _stq_retry_idx_T_20 & stq_commit_head < 5'h15 ? 6'h14 : _stq_retry_idx_T_21 & stq_commit_head < 5'h16 ? 6'h15 : _stq_retry_idx_T_22 & stq_commit_head < 5'h17 ? 6'h16 : stq_23_bits_addr_valid & stq_23_bits_addr_is_virtual & stq_commit_head[4:3] != 2'h3 ? 6'h17 : _stq_retry_idx_T ? 6'h20 : _stq_retry_idx_T_1 ? 6'h21 : _stq_retry_idx_T_2 ? 6'h22 : _stq_retry_idx_T_3 ? 6'h23 : _stq_retry_idx_T_4 ? 6'h24 : _stq_retry_idx_T_5 ? 6'h25 : _stq_retry_idx_T_6 ? 6'h26 : _stq_retry_idx_T_7 ? 6'h27 : _stq_retry_idx_T_8 ? 6'h28 : _stq_retry_idx_T_9 ? 6'h29 : _stq_retry_idx_T_10 ? 6'h2A : _stq_retry_idx_T_11 ? 6'h2B : _stq_retry_idx_T_12 ? 6'h2C : _stq_retry_idx_T_13 ? 6'h2D : _stq_retry_idx_T_14 ? 6'h2E : _stq_retry_idx_T_15 ? 6'h2F : _stq_retry_idx_T_16 ? 6'h30 : _stq_retry_idx_T_17 ? 6'h31 : _stq_retry_idx_T_18 ? 6'h32 : _stq_retry_idx_T_19 ? 6'h33 : _stq_retry_idx_T_20 ? 6'h34 : _stq_retry_idx_T_21 ? 6'h35 : {5'h1B, ~_stq_retry_idx_T_22};	// @[Mux.scala:47:70, lsu.scala:210:16, :218:29, :305:44, :424:18, util.scala:205:25, :351:{65,72}]
  wire [5:0]        _ldq_wakeup_idx_idx_T_34 = _ldq_wakeup_idx_T_167 & _temp_bits_T_40 ? 6'h14 : _ldq_wakeup_idx_T_175 & _temp_bits_T_42 ? 6'h15 : _ldq_wakeup_idx_T_183 & _temp_bits_T_44 ? 6'h16 : ldq_23_bits_addr_valid & ~ldq_23_bits_executed & ~ldq_23_bits_succeeded & ~ldq_23_bits_addr_is_virtual & ~ldq_retry_idx_block_23 & _temp_bits_T_46 ? 6'h17 : _ldq_wakeup_idx_T_7 ? 6'h20 : _ldq_wakeup_idx_T_15 ? 6'h21 : _ldq_wakeup_idx_T_23 ? 6'h22 : _ldq_wakeup_idx_T_31 ? 6'h23 : _ldq_wakeup_idx_T_39 ? 6'h24 : _ldq_wakeup_idx_T_47 ? 6'h25 : _ldq_wakeup_idx_T_55 ? 6'h26 : _ldq_wakeup_idx_T_63 ? 6'h27 : _ldq_wakeup_idx_T_71 ? 6'h28 : _ldq_wakeup_idx_T_79 ? 6'h29 : _ldq_wakeup_idx_T_87 ? 6'h2A : _ldq_wakeup_idx_T_95 ? 6'h2B : _ldq_wakeup_idx_T_103 ? 6'h2C : _ldq_wakeup_idx_T_111 ? 6'h2D : _ldq_wakeup_idx_T_119 ? 6'h2E : _ldq_wakeup_idx_T_127 ? 6'h2F : _ldq_wakeup_idx_T_135 ? 6'h30 : _ldq_wakeup_idx_T_143 ? 6'h31 : _ldq_wakeup_idx_T_151 ? 6'h32 : _ldq_wakeup_idx_T_159 ? 6'h33 : _ldq_wakeup_idx_T_167 ? 6'h34 : _ldq_wakeup_idx_T_175 ? 6'h35 : {5'h1B, ~_ldq_wakeup_idx_T_183};	// @[Mux.scala:47:70, lsu.scala:209:16, :417:36, :433:{21,36,52,71,74}, util.scala:351:{65,72}]
  wire [7:0][2:0]   _GEN_2594 = {{_GEN_493}, {_GEN_493}, {will_fire_hella_wakeup_0_will_fire & dmem_req_fire_0 ? 3'h4 : hella_state}, {_T_2134 ? 3'h0 : io_dmem_nack_0_valid & io_dmem_nack_0_bits_is_hella ? 3'h5 : hella_state}, {3'h0}, {{1'h1, |{hella_xcpt_ma_ld, hella_xcpt_ma_st, hella_xcpt_pf_ld, hella_xcpt_pf_st, hella_xcpt_gf_ld, hella_xcpt_gf_st, hella_xcpt_ae_ld, hella_xcpt_ae_st}, 1'h0}}, {io_hellacache_s1_kill ? (will_fire_hella_incoming_0_will_fire & dmem_req_fire_0 ? 3'h6 : 3'h0) : {2'h1, ~(will_fire_hella_incoming_0_will_fire & dmem_req_fire_0)}}, {_T_2124 ? 3'h1 : hella_state}};	// @[Decoupled.scala:51:35, lsu.scala:241:38, :245:34, :536:61, :754:55, :805:26, :1529:{21,34}, :1531:35, :1533:19, :1535:{28,38}, :1541:34, :1542:{50,80}, :1543:21, :1545:21, :1547:{55,85}, :1548:19, :1550:19, :1552:{28,43}, :1554:17, :1555:{28,38}, :1557:{47,54,63}, :1558:19, :1560:19, :1562:{28,40}, :1564:{35,69}, :1565:21, :1574:{42,76}, :1575:21, :1578:{28,42}, :1581:{46,76}, :1582:19, :1584:40, :1586:69, :1587:21, util.scala:351:72]
  always @(posedge clock) begin
    if (_GEN_431)	// @[lsu.scala:1294:15]
      assert__assert_43: assert(_GEN_432);	// @[lsu.scala:1294:15]
    if (_GEN_477)	// @[lsu.scala:1460:14]
      assert__assert_72: assert(_GEN_478);	// @[lsu.scala:1460:14]
    if (_GEN_480)	// @[lsu.scala:1460:14]
      assert__assert_74: assert(_GEN_481);	// @[lsu.scala:1460:14]
    if (_GEN_483)	// @[lsu.scala:1460:14]
      assert__assert_76: assert(_GEN_484);	// @[lsu.scala:1460:14]
    if (_GEN_486)	// @[lsu.scala:1460:14]
      assert__assert_78: assert(_GEN_487);	// @[lsu.scala:1460:14]
    if (_GEN_489)	// @[lsu.scala:1460:14]
      assert__assert_80: assert(_GEN_490);	// @[lsu.scala:1460:14]
    ldq_0_valid <= ~_T_2141 & _GEN_2447 & _GEN_2399 & _GEN_2351 & _GEN_2279 & (_GEN_2183 ? ~_GEN_2110 & _GEN_1053 : ~_GEN_2182 & _GEN_1053);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1052) begin	// @[lsu.scala:304:5, :305:44]
      ldq_0_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_0_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_979) begin	// @[lsu.scala:304:5, :306:44]
      ldq_0_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_0_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_858) begin	// @[lsu.scala:304:5, :305:44]
      ldq_0_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_0_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_641) begin	// @[lsu.scala:304:5, :306:44]
      ldq_0_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_0_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_0_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_496) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_0_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_0_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_st_dep_mask <= _GEN_494 & ldq_0_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_0_valid)	// @[lsu.scala:209:16]
      ldq_0_bits_uop_br_mask <= ldq_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1052)	// @[lsu.scala:304:5, :305:44]
      ldq_0_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_979)	// @[lsu.scala:304:5, :306:44]
      ldq_0_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_858)	// @[lsu.scala:304:5, :305:44]
      ldq_0_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_641)	// @[lsu.scala:304:5, :306:44]
      ldq_0_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_496)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1244) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_0_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_0_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_0_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_0_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_0_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_0_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_0_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_0_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_0_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1052)	// @[lsu.scala:304:5, :305:44]
      ldq_0_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_979)	// @[lsu.scala:304:5, :306:44]
      ldq_0_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_858)	// @[lsu.scala:304:5, :305:44]
      ldq_0_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_641)	// @[lsu.scala:304:5, :306:44]
      ldq_0_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_496)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_0_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1100)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_0_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_0_bits_uop_ppred_busy <= ~_GEN_1100 & ldq_0_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_0_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h0 | (_GEN_1052 ? io_core_dis_uops_4_bits_exception : _GEN_979 ? io_core_dis_uops_3_bits_exception : _GEN_858 ? io_core_dis_uops_2_bits_exception : _GEN_641 ? io_core_dis_uops_1_bits_exception : _GEN_496 ? io_core_dis_uops_0_bits_exception : ldq_0_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_0_bits_addr_valid <= ~_T_2141 & _GEN_2447 & _GEN_2399 & _GEN_2351 & _GEN_2279 & (_GEN_2183 ? ~_GEN_2110 & _GEN_1245 : ~_GEN_2182 & _GEN_1245);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_0_bits_executed <= ~_T_2141 & _GEN_2447 & _GEN_2399 & _GEN_2351 & _GEN_2279 & _GEN_2207 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_433)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1389 & _GEN_2011 : ~(_T_1655 & _GEN_1389) & _GEN_2011) : _GEN_2011) | ~_GEN_1052 & (dis_ld_val_3 ? ~_GEN_932 & _GEN_689 : ~_GEN_858 & _GEN_689));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_0_bits_succeeded <= _GEN_2447 & _GEN_2399 & _GEN_2351 & _GEN_2279 & _GEN_2207 & (_GEN_2039 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h0 ? _ldq_bits_succeeded_T : ~_GEN_1052 & (dis_ld_val_3 ? ~_GEN_932 & _GEN_713 : ~_GEN_858 & _GEN_713)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_0_bits_order_fail <= _GEN_2447 & _GEN_2399 & _GEN_2351 & _GEN_2279 & _GEN_2207 & (_T_340 ? _GEN_1124 : _T_352 ? _T_356 | _GEN_1124 : _GEN_1388 | _GEN_1124);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_0_bits_observed <= _T_340 | ~_GEN_1052 & (dis_ld_val_3 ? ~_GEN_932 & _GEN_761 : ~_GEN_858 & _GEN_761);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_0_bits_forward_std_val <= _GEN_2447 & _GEN_2399 & _GEN_2351 & _GEN_2279 & _GEN_2207 & (~_T_1725 & _GEN_2038 | ~_GEN_1052 & (dis_ld_val_3 ? ~_GEN_932 & _GEN_785 : ~_GEN_858 & _GEN_785));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2039) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_0_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_1_valid <= ~_T_2141 & _GEN_2448 & _GEN_2400 & _GEN_2352 & _GEN_2280 & (_GEN_2183 ? ~_GEN_2111 & _GEN_1055 : ~_GEN_2184 & _GEN_1055);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1054) begin	// @[lsu.scala:304:5, :305:44]
      ldq_1_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_1_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_980) begin	// @[lsu.scala:304:5, :306:44]
      ldq_1_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_1_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_859) begin	// @[lsu.scala:304:5, :305:44]
      ldq_1_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_1_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_642) begin	// @[lsu.scala:304:5, :306:44]
      ldq_1_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_1_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_1_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_497) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_1_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_1_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_st_dep_mask <= _GEN_494 & ldq_1_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_1_valid)	// @[lsu.scala:209:16]
      ldq_1_bits_uop_br_mask <= ldq_1_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1054)	// @[lsu.scala:304:5, :305:44]
      ldq_1_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_980)	// @[lsu.scala:304:5, :306:44]
      ldq_1_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_859)	// @[lsu.scala:304:5, :305:44]
      ldq_1_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_642)	// @[lsu.scala:304:5, :306:44]
      ldq_1_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_497)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1246) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_1_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_1_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_1_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_1_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_1_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_1_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_1_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_1_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_1_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1054)	// @[lsu.scala:304:5, :305:44]
      ldq_1_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_980)	// @[lsu.scala:304:5, :306:44]
      ldq_1_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_859)	// @[lsu.scala:304:5, :305:44]
      ldq_1_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_642)	// @[lsu.scala:304:5, :306:44]
      ldq_1_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_497)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_1_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1101)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_1_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_1_bits_uop_ppred_busy <= ~_GEN_1101 & ldq_1_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_1_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h1 | (_GEN_1054 ? io_core_dis_uops_4_bits_exception : _GEN_980 ? io_core_dis_uops_3_bits_exception : _GEN_859 ? io_core_dis_uops_2_bits_exception : _GEN_642 ? io_core_dis_uops_1_bits_exception : _GEN_497 ? io_core_dis_uops_0_bits_exception : ldq_1_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_1_bits_addr_valid <= ~_T_2141 & _GEN_2448 & _GEN_2400 & _GEN_2352 & _GEN_2280 & (_GEN_2183 ? ~_GEN_2111 & _GEN_1247 : ~_GEN_2184 & _GEN_1247);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_1_bits_executed <= ~_T_2141 & _GEN_2448 & _GEN_2400 & _GEN_2352 & _GEN_2280 & _GEN_2208 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_434)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1390 & _GEN_2012 : ~(_T_1655 & _GEN_1390) & _GEN_2012) : _GEN_2012) | ~_GEN_1054 & (dis_ld_val_3 ? ~_GEN_934 & _GEN_690 : ~_GEN_859 & _GEN_690));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_1_bits_succeeded <= _GEN_2448 & _GEN_2400 & _GEN_2352 & _GEN_2280 & _GEN_2208 & (_GEN_2041 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h1 ? _ldq_bits_succeeded_T : ~_GEN_1054 & (dis_ld_val_3 ? ~_GEN_934 & _GEN_714 : ~_GEN_859 & _GEN_714)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_1_bits_order_fail <= _GEN_2448 & _GEN_2400 & _GEN_2352 & _GEN_2280 & _GEN_2208 & (_T_376 ? _GEN_1125 : _T_388 ? _T_392 | _GEN_1125 : _GEN_1413 | _GEN_1125);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_1_bits_observed <= _T_376 | ~_GEN_1054 & (dis_ld_val_3 ? ~_GEN_934 & _GEN_762 : ~_GEN_859 & _GEN_762);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_1_bits_forward_std_val <= _GEN_2448 & _GEN_2400 & _GEN_2352 & _GEN_2280 & _GEN_2208 & (~_T_1725 & _GEN_2040 | ~_GEN_1054 & (dis_ld_val_3 ? ~_GEN_934 & _GEN_786 : ~_GEN_859 & _GEN_786));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2041) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_1_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_2_valid <= ~_T_2141 & _GEN_2449 & _GEN_2401 & _GEN_2353 & _GEN_2281 & (_GEN_2183 ? ~_GEN_2112 & _GEN_1057 : ~_GEN_2185 & _GEN_1057);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1056) begin	// @[lsu.scala:304:5, :305:44]
      ldq_2_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_2_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_981) begin	// @[lsu.scala:304:5, :306:44]
      ldq_2_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_2_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_860) begin	// @[lsu.scala:304:5, :305:44]
      ldq_2_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_2_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_643) begin	// @[lsu.scala:304:5, :306:44]
      ldq_2_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_2_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_2_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_498) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_2_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_2_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_st_dep_mask <= _GEN_494 & ldq_2_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_2_valid)	// @[lsu.scala:209:16]
      ldq_2_bits_uop_br_mask <= ldq_2_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1056)	// @[lsu.scala:304:5, :305:44]
      ldq_2_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_981)	// @[lsu.scala:304:5, :306:44]
      ldq_2_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_860)	// @[lsu.scala:304:5, :305:44]
      ldq_2_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_643)	// @[lsu.scala:304:5, :306:44]
      ldq_2_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_498)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1248) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_2_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_2_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_2_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_2_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_2_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_2_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_2_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_2_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_2_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1056)	// @[lsu.scala:304:5, :305:44]
      ldq_2_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_981)	// @[lsu.scala:304:5, :306:44]
      ldq_2_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_860)	// @[lsu.scala:304:5, :305:44]
      ldq_2_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_643)	// @[lsu.scala:304:5, :306:44]
      ldq_2_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_498)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_2_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1102)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_2_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_2_bits_uop_ppred_busy <= ~_GEN_1102 & ldq_2_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_2_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h2 | (_GEN_1056 ? io_core_dis_uops_4_bits_exception : _GEN_981 ? io_core_dis_uops_3_bits_exception : _GEN_860 ? io_core_dis_uops_2_bits_exception : _GEN_643 ? io_core_dis_uops_1_bits_exception : _GEN_498 ? io_core_dis_uops_0_bits_exception : ldq_2_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_2_bits_addr_valid <= ~_T_2141 & _GEN_2449 & _GEN_2401 & _GEN_2353 & _GEN_2281 & (_GEN_2183 ? ~_GEN_2112 & _GEN_1249 : ~_GEN_2185 & _GEN_1249);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_2_bits_executed <= ~_T_2141 & _GEN_2449 & _GEN_2401 & _GEN_2353 & _GEN_2281 & _GEN_2209 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_435)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1391 & _GEN_2013 : ~(_T_1655 & _GEN_1391) & _GEN_2013) : _GEN_2013) | ~_GEN_1056 & (dis_ld_val_3 ? ~_GEN_936 & _GEN_691 : ~_GEN_860 & _GEN_691));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_2_bits_succeeded <= _GEN_2449 & _GEN_2401 & _GEN_2353 & _GEN_2281 & _GEN_2209 & (_GEN_2043 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h2 ? _ldq_bits_succeeded_T : ~_GEN_1056 & (dis_ld_val_3 ? ~_GEN_936 & _GEN_715 : ~_GEN_860 & _GEN_715)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_2_bits_order_fail <= _GEN_2449 & _GEN_2401 & _GEN_2353 & _GEN_2281 & _GEN_2209 & (_T_412 ? _GEN_1126 : _T_424 ? _T_428 | _GEN_1126 : _GEN_1414 | _GEN_1126);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_2_bits_observed <= _T_412 | ~_GEN_1056 & (dis_ld_val_3 ? ~_GEN_936 & _GEN_763 : ~_GEN_860 & _GEN_763);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_2_bits_forward_std_val <= _GEN_2449 & _GEN_2401 & _GEN_2353 & _GEN_2281 & _GEN_2209 & (~_T_1725 & _GEN_2042 | ~_GEN_1056 & (dis_ld_val_3 ? ~_GEN_936 & _GEN_787 : ~_GEN_860 & _GEN_787));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2043) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_2_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_3_valid <= ~_T_2141 & _GEN_2450 & _GEN_2402 & _GEN_2354 & _GEN_2282 & (_GEN_2183 ? ~_GEN_2113 & _GEN_1059 : ~_GEN_2186 & _GEN_1059);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1058) begin	// @[lsu.scala:304:5, :305:44]
      ldq_3_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_3_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_982) begin	// @[lsu.scala:304:5, :306:44]
      ldq_3_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_3_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_861) begin	// @[lsu.scala:304:5, :305:44]
      ldq_3_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_3_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_644) begin	// @[lsu.scala:304:5, :306:44]
      ldq_3_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_3_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_3_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_499) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_3_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_3_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_st_dep_mask <= _GEN_494 & ldq_3_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_3_valid)	// @[lsu.scala:209:16]
      ldq_3_bits_uop_br_mask <= ldq_3_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1058)	// @[lsu.scala:304:5, :305:44]
      ldq_3_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_982)	// @[lsu.scala:304:5, :306:44]
      ldq_3_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_861)	// @[lsu.scala:304:5, :305:44]
      ldq_3_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_644)	// @[lsu.scala:304:5, :306:44]
      ldq_3_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_499)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1250) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_3_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_3_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_3_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_3_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_3_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_3_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_3_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_3_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_3_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1058)	// @[lsu.scala:304:5, :305:44]
      ldq_3_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_982)	// @[lsu.scala:304:5, :306:44]
      ldq_3_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_861)	// @[lsu.scala:304:5, :305:44]
      ldq_3_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_644)	// @[lsu.scala:304:5, :306:44]
      ldq_3_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_499)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_3_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1103)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_3_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_3_bits_uop_ppred_busy <= ~_GEN_1103 & ldq_3_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_3_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h3 | (_GEN_1058 ? io_core_dis_uops_4_bits_exception : _GEN_982 ? io_core_dis_uops_3_bits_exception : _GEN_861 ? io_core_dis_uops_2_bits_exception : _GEN_644 ? io_core_dis_uops_1_bits_exception : _GEN_499 ? io_core_dis_uops_0_bits_exception : ldq_3_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_3_bits_addr_valid <= ~_T_2141 & _GEN_2450 & _GEN_2402 & _GEN_2354 & _GEN_2282 & (_GEN_2183 ? ~_GEN_2113 & _GEN_1251 : ~_GEN_2186 & _GEN_1251);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_3_bits_executed <= ~_T_2141 & _GEN_2450 & _GEN_2402 & _GEN_2354 & _GEN_2282 & _GEN_2210 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_436)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1392 & _GEN_2014 : ~(_T_1655 & _GEN_1392) & _GEN_2014) : _GEN_2014) | ~_GEN_1058 & (dis_ld_val_3 ? ~_GEN_938 & _GEN_692 : ~_GEN_861 & _GEN_692));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_3_bits_succeeded <= _GEN_2450 & _GEN_2402 & _GEN_2354 & _GEN_2282 & _GEN_2210 & (_GEN_2045 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h3 ? _ldq_bits_succeeded_T : ~_GEN_1058 & (dis_ld_val_3 ? ~_GEN_938 & _GEN_716 : ~_GEN_861 & _GEN_716)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_3_bits_order_fail <= _GEN_2450 & _GEN_2402 & _GEN_2354 & _GEN_2282 & _GEN_2210 & (_T_448 ? _GEN_1127 : _T_460 ? _T_464 | _GEN_1127 : _GEN_1415 | _GEN_1127);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_3_bits_observed <= _T_448 | ~_GEN_1058 & (dis_ld_val_3 ? ~_GEN_938 & _GEN_764 : ~_GEN_861 & _GEN_764);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_3_bits_forward_std_val <= _GEN_2450 & _GEN_2402 & _GEN_2354 & _GEN_2282 & _GEN_2210 & (~_T_1725 & _GEN_2044 | ~_GEN_1058 & (dis_ld_val_3 ? ~_GEN_938 & _GEN_788 : ~_GEN_861 & _GEN_788));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2045) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_3_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_4_valid <= ~_T_2141 & _GEN_2451 & _GEN_2403 & _GEN_2355 & _GEN_2283 & (_GEN_2183 ? ~_GEN_2114 & _GEN_1061 : ~_GEN_2187 & _GEN_1061);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1060) begin	// @[lsu.scala:304:5, :305:44]
      ldq_4_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_4_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_983) begin	// @[lsu.scala:304:5, :306:44]
      ldq_4_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_4_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_862) begin	// @[lsu.scala:304:5, :305:44]
      ldq_4_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_4_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_645) begin	// @[lsu.scala:304:5, :306:44]
      ldq_4_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_4_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_4_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_500) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_4_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_4_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_st_dep_mask <= _GEN_494 & ldq_4_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_4_valid)	// @[lsu.scala:209:16]
      ldq_4_bits_uop_br_mask <= ldq_4_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1060)	// @[lsu.scala:304:5, :305:44]
      ldq_4_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_983)	// @[lsu.scala:304:5, :306:44]
      ldq_4_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_862)	// @[lsu.scala:304:5, :305:44]
      ldq_4_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_645)	// @[lsu.scala:304:5, :306:44]
      ldq_4_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_500)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1252) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_4_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_4_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_4_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_4_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_4_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_4_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_4_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_4_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_4_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1060)	// @[lsu.scala:304:5, :305:44]
      ldq_4_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_983)	// @[lsu.scala:304:5, :306:44]
      ldq_4_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_862)	// @[lsu.scala:304:5, :305:44]
      ldq_4_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_645)	// @[lsu.scala:304:5, :306:44]
      ldq_4_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_500)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_4_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1104)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_4_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_4_bits_uop_ppred_busy <= ~_GEN_1104 & ldq_4_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_4_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h4 | (_GEN_1060 ? io_core_dis_uops_4_bits_exception : _GEN_983 ? io_core_dis_uops_3_bits_exception : _GEN_862 ? io_core_dis_uops_2_bits_exception : _GEN_645 ? io_core_dis_uops_1_bits_exception : _GEN_500 ? io_core_dis_uops_0_bits_exception : ldq_4_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_4_bits_addr_valid <= ~_T_2141 & _GEN_2451 & _GEN_2403 & _GEN_2355 & _GEN_2283 & (_GEN_2183 ? ~_GEN_2114 & _GEN_1253 : ~_GEN_2187 & _GEN_1253);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_4_bits_executed <= ~_T_2141 & _GEN_2451 & _GEN_2403 & _GEN_2355 & _GEN_2283 & _GEN_2211 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_437)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1393 & _GEN_2015 : ~(_T_1655 & _GEN_1393) & _GEN_2015) : _GEN_2015) | ~_GEN_1060 & (dis_ld_val_3 ? ~_GEN_940 & _GEN_693 : ~_GEN_862 & _GEN_693));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_4_bits_succeeded <= _GEN_2451 & _GEN_2403 & _GEN_2355 & _GEN_2283 & _GEN_2211 & (_GEN_2047 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h4 ? _ldq_bits_succeeded_T : ~_GEN_1060 & (dis_ld_val_3 ? ~_GEN_940 & _GEN_717 : ~_GEN_862 & _GEN_717)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_4_bits_order_fail <= _GEN_2451 & _GEN_2403 & _GEN_2355 & _GEN_2283 & _GEN_2211 & (_T_484 ? _GEN_1128 : _T_496 ? _T_500 | _GEN_1128 : _GEN_1416 | _GEN_1128);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_4_bits_observed <= _T_484 | ~_GEN_1060 & (dis_ld_val_3 ? ~_GEN_940 & _GEN_765 : ~_GEN_862 & _GEN_765);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_4_bits_forward_std_val <= _GEN_2451 & _GEN_2403 & _GEN_2355 & _GEN_2283 & _GEN_2211 & (~_T_1725 & _GEN_2046 | ~_GEN_1060 & (dis_ld_val_3 ? ~_GEN_940 & _GEN_789 : ~_GEN_862 & _GEN_789));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2047) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_4_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_5_valid <= ~_T_2141 & _GEN_2452 & _GEN_2404 & _GEN_2356 & _GEN_2284 & (_GEN_2183 ? ~_GEN_2115 & _GEN_1063 : ~_GEN_2188 & _GEN_1063);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1062) begin	// @[lsu.scala:304:5, :305:44]
      ldq_5_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_5_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_984) begin	// @[lsu.scala:304:5, :306:44]
      ldq_5_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_5_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_863) begin	// @[lsu.scala:304:5, :305:44]
      ldq_5_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_5_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_646) begin	// @[lsu.scala:304:5, :306:44]
      ldq_5_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_5_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_5_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_501) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_5_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_5_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_st_dep_mask <= _GEN_494 & ldq_5_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_5_valid)	// @[lsu.scala:209:16]
      ldq_5_bits_uop_br_mask <= ldq_5_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1062)	// @[lsu.scala:304:5, :305:44]
      ldq_5_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_984)	// @[lsu.scala:304:5, :306:44]
      ldq_5_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_863)	// @[lsu.scala:304:5, :305:44]
      ldq_5_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_646)	// @[lsu.scala:304:5, :306:44]
      ldq_5_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_501)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1254) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_5_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_5_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_5_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_5_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_5_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_5_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_5_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_5_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_5_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1062)	// @[lsu.scala:304:5, :305:44]
      ldq_5_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_984)	// @[lsu.scala:304:5, :306:44]
      ldq_5_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_863)	// @[lsu.scala:304:5, :305:44]
      ldq_5_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_646)	// @[lsu.scala:304:5, :306:44]
      ldq_5_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_501)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_5_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1105)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_5_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_5_bits_uop_ppred_busy <= ~_GEN_1105 & ldq_5_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_5_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h5 | (_GEN_1062 ? io_core_dis_uops_4_bits_exception : _GEN_984 ? io_core_dis_uops_3_bits_exception : _GEN_863 ? io_core_dis_uops_2_bits_exception : _GEN_646 ? io_core_dis_uops_1_bits_exception : _GEN_501 ? io_core_dis_uops_0_bits_exception : ldq_5_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_5_bits_addr_valid <= ~_T_2141 & _GEN_2452 & _GEN_2404 & _GEN_2356 & _GEN_2284 & (_GEN_2183 ? ~_GEN_2115 & _GEN_1255 : ~_GEN_2188 & _GEN_1255);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_5_bits_executed <= ~_T_2141 & _GEN_2452 & _GEN_2404 & _GEN_2356 & _GEN_2284 & _GEN_2212 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_438)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1394 & _GEN_2016 : ~(_T_1655 & _GEN_1394) & _GEN_2016) : _GEN_2016) | ~_GEN_1062 & (dis_ld_val_3 ? ~_GEN_942 & _GEN_694 : ~_GEN_863 & _GEN_694));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_5_bits_succeeded <= _GEN_2452 & _GEN_2404 & _GEN_2356 & _GEN_2284 & _GEN_2212 & (_GEN_2049 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h5 ? _ldq_bits_succeeded_T : ~_GEN_1062 & (dis_ld_val_3 ? ~_GEN_942 & _GEN_718 : ~_GEN_863 & _GEN_718)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_5_bits_order_fail <= _GEN_2452 & _GEN_2404 & _GEN_2356 & _GEN_2284 & _GEN_2212 & (_T_520 ? _GEN_1129 : _T_532 ? _T_536 | _GEN_1129 : _GEN_1417 | _GEN_1129);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_5_bits_observed <= _T_520 | ~_GEN_1062 & (dis_ld_val_3 ? ~_GEN_942 & _GEN_766 : ~_GEN_863 & _GEN_766);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_5_bits_forward_std_val <= _GEN_2452 & _GEN_2404 & _GEN_2356 & _GEN_2284 & _GEN_2212 & (~_T_1725 & _GEN_2048 | ~_GEN_1062 & (dis_ld_val_3 ? ~_GEN_942 & _GEN_790 : ~_GEN_863 & _GEN_790));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2049) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_5_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_6_valid <= ~_T_2141 & _GEN_2453 & _GEN_2405 & _GEN_2357 & _GEN_2285 & (_GEN_2183 ? ~_GEN_2116 & _GEN_1065 : ~_GEN_2189 & _GEN_1065);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1064) begin	// @[lsu.scala:304:5, :305:44]
      ldq_6_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_6_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_985) begin	// @[lsu.scala:304:5, :306:44]
      ldq_6_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_6_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_864) begin	// @[lsu.scala:304:5, :305:44]
      ldq_6_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_6_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_647) begin	// @[lsu.scala:304:5, :306:44]
      ldq_6_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_6_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_6_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_502) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_6_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_6_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_st_dep_mask <= _GEN_494 & ldq_6_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_6_valid)	// @[lsu.scala:209:16]
      ldq_6_bits_uop_br_mask <= ldq_6_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1064)	// @[lsu.scala:304:5, :305:44]
      ldq_6_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_985)	// @[lsu.scala:304:5, :306:44]
      ldq_6_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_864)	// @[lsu.scala:304:5, :305:44]
      ldq_6_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_647)	// @[lsu.scala:304:5, :306:44]
      ldq_6_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_502)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1256) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_6_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_6_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_6_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_6_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_6_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_6_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_6_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_6_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_6_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1064)	// @[lsu.scala:304:5, :305:44]
      ldq_6_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_985)	// @[lsu.scala:304:5, :306:44]
      ldq_6_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_864)	// @[lsu.scala:304:5, :305:44]
      ldq_6_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_647)	// @[lsu.scala:304:5, :306:44]
      ldq_6_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_502)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_6_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1106)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_6_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_6_bits_uop_ppred_busy <= ~_GEN_1106 & ldq_6_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_6_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h6 | (_GEN_1064 ? io_core_dis_uops_4_bits_exception : _GEN_985 ? io_core_dis_uops_3_bits_exception : _GEN_864 ? io_core_dis_uops_2_bits_exception : _GEN_647 ? io_core_dis_uops_1_bits_exception : _GEN_502 ? io_core_dis_uops_0_bits_exception : ldq_6_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_6_bits_addr_valid <= ~_T_2141 & _GEN_2453 & _GEN_2405 & _GEN_2357 & _GEN_2285 & (_GEN_2183 ? ~_GEN_2116 & _GEN_1257 : ~_GEN_2189 & _GEN_1257);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_6_bits_executed <= ~_T_2141 & _GEN_2453 & _GEN_2405 & _GEN_2357 & _GEN_2285 & _GEN_2213 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_439)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1395 & _GEN_2017 : ~(_T_1655 & _GEN_1395) & _GEN_2017) : _GEN_2017) | ~_GEN_1064 & (dis_ld_val_3 ? ~_GEN_944 & _GEN_695 : ~_GEN_864 & _GEN_695));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_6_bits_succeeded <= _GEN_2453 & _GEN_2405 & _GEN_2357 & _GEN_2285 & _GEN_2213 & (_GEN_2051 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h6 ? _ldq_bits_succeeded_T : ~_GEN_1064 & (dis_ld_val_3 ? ~_GEN_944 & _GEN_719 : ~_GEN_864 & _GEN_719)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_6_bits_order_fail <= _GEN_2453 & _GEN_2405 & _GEN_2357 & _GEN_2285 & _GEN_2213 & (_T_556 ? _GEN_1130 : _T_568 ? _T_572 | _GEN_1130 : _GEN_1418 | _GEN_1130);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_6_bits_observed <= _T_556 | ~_GEN_1064 & (dis_ld_val_3 ? ~_GEN_944 & _GEN_767 : ~_GEN_864 & _GEN_767);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_6_bits_forward_std_val <= _GEN_2453 & _GEN_2405 & _GEN_2357 & _GEN_2285 & _GEN_2213 & (~_T_1725 & _GEN_2050 | ~_GEN_1064 & (dis_ld_val_3 ? ~_GEN_944 & _GEN_791 : ~_GEN_864 & _GEN_791));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2051) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_6_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_7_valid <= ~_T_2141 & _GEN_2454 & _GEN_2406 & _GEN_2358 & _GEN_2286 & (_GEN_2183 ? ~_GEN_2117 & _GEN_1067 : ~_GEN_2190 & _GEN_1067);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1066) begin	// @[lsu.scala:304:5, :305:44]
      ldq_7_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_7_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_986) begin	// @[lsu.scala:304:5, :306:44]
      ldq_7_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_7_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_865) begin	// @[lsu.scala:304:5, :305:44]
      ldq_7_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_7_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_648) begin	// @[lsu.scala:304:5, :306:44]
      ldq_7_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_7_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_7_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_503) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_7_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_7_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_st_dep_mask <= _GEN_494 & ldq_7_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_7_valid)	// @[lsu.scala:209:16]
      ldq_7_bits_uop_br_mask <= ldq_7_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1066)	// @[lsu.scala:304:5, :305:44]
      ldq_7_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_986)	// @[lsu.scala:304:5, :306:44]
      ldq_7_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_865)	// @[lsu.scala:304:5, :305:44]
      ldq_7_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_648)	// @[lsu.scala:304:5, :306:44]
      ldq_7_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_503)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1258) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_7_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_7_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_7_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_7_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_7_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_7_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_7_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_7_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_7_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1066)	// @[lsu.scala:304:5, :305:44]
      ldq_7_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_986)	// @[lsu.scala:304:5, :306:44]
      ldq_7_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_865)	// @[lsu.scala:304:5, :305:44]
      ldq_7_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_648)	// @[lsu.scala:304:5, :306:44]
      ldq_7_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_503)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_7_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1107)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_7_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_7_bits_uop_ppred_busy <= ~_GEN_1107 & ldq_7_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_7_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h7 | (_GEN_1066 ? io_core_dis_uops_4_bits_exception : _GEN_986 ? io_core_dis_uops_3_bits_exception : _GEN_865 ? io_core_dis_uops_2_bits_exception : _GEN_648 ? io_core_dis_uops_1_bits_exception : _GEN_503 ? io_core_dis_uops_0_bits_exception : ldq_7_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_7_bits_addr_valid <= ~_T_2141 & _GEN_2454 & _GEN_2406 & _GEN_2358 & _GEN_2286 & (_GEN_2183 ? ~_GEN_2117 & _GEN_1259 : ~_GEN_2190 & _GEN_1259);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_7_bits_executed <= ~_T_2141 & _GEN_2454 & _GEN_2406 & _GEN_2358 & _GEN_2286 & _GEN_2214 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_440)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1396 & _GEN_2018 : ~(_T_1655 & _GEN_1396) & _GEN_2018) : _GEN_2018) | ~_GEN_1066 & (dis_ld_val_3 ? ~_GEN_946 & _GEN_696 : ~_GEN_865 & _GEN_696));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_7_bits_succeeded <= _GEN_2454 & _GEN_2406 & _GEN_2358 & _GEN_2286 & _GEN_2214 & (_GEN_2053 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h7 ? _ldq_bits_succeeded_T : ~_GEN_1066 & (dis_ld_val_3 ? ~_GEN_946 & _GEN_720 : ~_GEN_865 & _GEN_720)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_7_bits_order_fail <= _GEN_2454 & _GEN_2406 & _GEN_2358 & _GEN_2286 & _GEN_2214 & (_T_592 ? _GEN_1131 : _T_604 ? _T_608 | _GEN_1131 : _GEN_1419 | _GEN_1131);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_7_bits_observed <= _T_592 | ~_GEN_1066 & (dis_ld_val_3 ? ~_GEN_946 & _GEN_768 : ~_GEN_865 & _GEN_768);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_7_bits_forward_std_val <= _GEN_2454 & _GEN_2406 & _GEN_2358 & _GEN_2286 & _GEN_2214 & (~_T_1725 & _GEN_2052 | ~_GEN_1066 & (dis_ld_val_3 ? ~_GEN_946 & _GEN_792 : ~_GEN_865 & _GEN_792));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2053) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_7_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_8_valid <= ~_T_2141 & _GEN_2455 & _GEN_2407 & _GEN_2359 & _GEN_2287 & (_GEN_2183 ? ~_GEN_2118 & _GEN_1069 : ~_GEN_2191 & _GEN_1069);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1068) begin	// @[lsu.scala:304:5, :305:44]
      ldq_8_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_8_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_987) begin	// @[lsu.scala:304:5, :306:44]
      ldq_8_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_8_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_866) begin	// @[lsu.scala:304:5, :305:44]
      ldq_8_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_8_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_649) begin	// @[lsu.scala:304:5, :306:44]
      ldq_8_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_8_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_8_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_504) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_8_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_8_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_8_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_8_bits_st_dep_mask <= _GEN_494 & ldq_8_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_8_valid)	// @[lsu.scala:209:16]
      ldq_8_bits_uop_br_mask <= ldq_8_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1068)	// @[lsu.scala:304:5, :305:44]
      ldq_8_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_987)	// @[lsu.scala:304:5, :306:44]
      ldq_8_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_866)	// @[lsu.scala:304:5, :305:44]
      ldq_8_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_649)	// @[lsu.scala:304:5, :306:44]
      ldq_8_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_504)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_8_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1260) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_8_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_8_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_8_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_8_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_8_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_8_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_8_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_8_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_8_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1068)	// @[lsu.scala:304:5, :305:44]
      ldq_8_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_987)	// @[lsu.scala:304:5, :306:44]
      ldq_8_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_866)	// @[lsu.scala:304:5, :305:44]
      ldq_8_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_649)	// @[lsu.scala:304:5, :306:44]
      ldq_8_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_504)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_8_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1108)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_8_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_8_bits_uop_ppred_busy <= ~_GEN_1108 & ldq_8_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_8_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h8 | (_GEN_1068 ? io_core_dis_uops_4_bits_exception : _GEN_987 ? io_core_dis_uops_3_bits_exception : _GEN_866 ? io_core_dis_uops_2_bits_exception : _GEN_649 ? io_core_dis_uops_1_bits_exception : _GEN_504 ? io_core_dis_uops_0_bits_exception : ldq_8_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_8_bits_addr_valid <= ~_T_2141 & _GEN_2455 & _GEN_2407 & _GEN_2359 & _GEN_2287 & (_GEN_2183 ? ~_GEN_2118 & _GEN_1261 : ~_GEN_2191 & _GEN_1261);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_8_bits_executed <= ~_T_2141 & _GEN_2455 & _GEN_2407 & _GEN_2359 & _GEN_2287 & _GEN_2215 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_441)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1397 & _GEN_2019 : ~(_T_1655 & _GEN_1397) & _GEN_2019) : _GEN_2019) | ~_GEN_1068 & (dis_ld_val_3 ? ~_GEN_948 & _GEN_697 : ~_GEN_866 & _GEN_697));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_8_bits_succeeded <= _GEN_2455 & _GEN_2407 & _GEN_2359 & _GEN_2287 & _GEN_2215 & (_GEN_2055 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h8 ? _ldq_bits_succeeded_T : ~_GEN_1068 & (dis_ld_val_3 ? ~_GEN_948 & _GEN_721 : ~_GEN_866 & _GEN_721)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_8_bits_order_fail <= _GEN_2455 & _GEN_2407 & _GEN_2359 & _GEN_2287 & _GEN_2215 & (_T_628 ? _GEN_1132 : _T_640 ? _T_644 | _GEN_1132 : _GEN_1420 | _GEN_1132);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_8_bits_observed <= _T_628 | ~_GEN_1068 & (dis_ld_val_3 ? ~_GEN_948 & _GEN_769 : ~_GEN_866 & _GEN_769);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_8_bits_forward_std_val <= _GEN_2455 & _GEN_2407 & _GEN_2359 & _GEN_2287 & _GEN_2215 & (~_T_1725 & _GEN_2054 | ~_GEN_1068 & (dis_ld_val_3 ? ~_GEN_948 & _GEN_793 : ~_GEN_866 & _GEN_793));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2055) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_8_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_9_valid <= ~_T_2141 & _GEN_2456 & _GEN_2408 & _GEN_2360 & _GEN_2288 & (_GEN_2183 ? ~_GEN_2119 & _GEN_1071 : ~_GEN_2192 & _GEN_1071);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1070) begin	// @[lsu.scala:304:5, :305:44]
      ldq_9_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_9_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_988) begin	// @[lsu.scala:304:5, :306:44]
      ldq_9_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_9_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_867) begin	// @[lsu.scala:304:5, :305:44]
      ldq_9_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_9_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_650) begin	// @[lsu.scala:304:5, :306:44]
      ldq_9_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_9_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_9_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_505) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_9_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_9_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_9_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_9_bits_st_dep_mask <= _GEN_494 & ldq_9_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_9_valid)	// @[lsu.scala:209:16]
      ldq_9_bits_uop_br_mask <= ldq_9_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1070)	// @[lsu.scala:304:5, :305:44]
      ldq_9_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_988)	// @[lsu.scala:304:5, :306:44]
      ldq_9_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_867)	// @[lsu.scala:304:5, :305:44]
      ldq_9_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_650)	// @[lsu.scala:304:5, :306:44]
      ldq_9_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_505)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_9_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1262) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_9_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_9_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_9_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_9_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_9_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_9_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_9_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_9_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_9_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1070)	// @[lsu.scala:304:5, :305:44]
      ldq_9_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_988)	// @[lsu.scala:304:5, :306:44]
      ldq_9_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_867)	// @[lsu.scala:304:5, :305:44]
      ldq_9_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_650)	// @[lsu.scala:304:5, :306:44]
      ldq_9_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_505)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_9_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1109)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_9_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_9_bits_uop_ppred_busy <= ~_GEN_1109 & ldq_9_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_9_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h9 | (_GEN_1070 ? io_core_dis_uops_4_bits_exception : _GEN_988 ? io_core_dis_uops_3_bits_exception : _GEN_867 ? io_core_dis_uops_2_bits_exception : _GEN_650 ? io_core_dis_uops_1_bits_exception : _GEN_505 ? io_core_dis_uops_0_bits_exception : ldq_9_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_9_bits_addr_valid <= ~_T_2141 & _GEN_2456 & _GEN_2408 & _GEN_2360 & _GEN_2288 & (_GEN_2183 ? ~_GEN_2119 & _GEN_1263 : ~_GEN_2192 & _GEN_1263);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_9_bits_executed <= ~_T_2141 & _GEN_2456 & _GEN_2408 & _GEN_2360 & _GEN_2288 & _GEN_2216 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_442)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1398 & _GEN_2020 : ~(_T_1655 & _GEN_1398) & _GEN_2020) : _GEN_2020) | ~_GEN_1070 & (dis_ld_val_3 ? ~_GEN_950 & _GEN_698 : ~_GEN_867 & _GEN_698));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_9_bits_succeeded <= _GEN_2456 & _GEN_2408 & _GEN_2360 & _GEN_2288 & _GEN_2216 & (_GEN_2057 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h9 ? _ldq_bits_succeeded_T : ~_GEN_1070 & (dis_ld_val_3 ? ~_GEN_950 & _GEN_722 : ~_GEN_867 & _GEN_722)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_9_bits_order_fail <= _GEN_2456 & _GEN_2408 & _GEN_2360 & _GEN_2288 & _GEN_2216 & (_T_664 ? _GEN_1133 : _T_676 ? _T_680 | _GEN_1133 : _GEN_1421 | _GEN_1133);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_9_bits_observed <= _T_664 | ~_GEN_1070 & (dis_ld_val_3 ? ~_GEN_950 & _GEN_770 : ~_GEN_867 & _GEN_770);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_9_bits_forward_std_val <= _GEN_2456 & _GEN_2408 & _GEN_2360 & _GEN_2288 & _GEN_2216 & (~_T_1725 & _GEN_2056 | ~_GEN_1070 & (dis_ld_val_3 ? ~_GEN_950 & _GEN_794 : ~_GEN_867 & _GEN_794));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2057) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_9_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_10_valid <= ~_T_2141 & _GEN_2457 & _GEN_2409 & _GEN_2361 & _GEN_2289 & (_GEN_2183 ? ~_GEN_2120 & _GEN_1073 : ~_GEN_2193 & _GEN_1073);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1072) begin	// @[lsu.scala:304:5, :305:44]
      ldq_10_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_10_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_989) begin	// @[lsu.scala:304:5, :306:44]
      ldq_10_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_10_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_868) begin	// @[lsu.scala:304:5, :305:44]
      ldq_10_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_10_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_651) begin	// @[lsu.scala:304:5, :306:44]
      ldq_10_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_10_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_10_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_506) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_10_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_10_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_10_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_10_bits_st_dep_mask <= _GEN_494 & ldq_10_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_10_valid)	// @[lsu.scala:209:16]
      ldq_10_bits_uop_br_mask <= ldq_10_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1072)	// @[lsu.scala:304:5, :305:44]
      ldq_10_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_989)	// @[lsu.scala:304:5, :306:44]
      ldq_10_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_868)	// @[lsu.scala:304:5, :305:44]
      ldq_10_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_651)	// @[lsu.scala:304:5, :306:44]
      ldq_10_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_506)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_10_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1264) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_10_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_10_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_10_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_10_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_10_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_10_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_10_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_10_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_10_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1072)	// @[lsu.scala:304:5, :305:44]
      ldq_10_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_989)	// @[lsu.scala:304:5, :306:44]
      ldq_10_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_868)	// @[lsu.scala:304:5, :305:44]
      ldq_10_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_651)	// @[lsu.scala:304:5, :306:44]
      ldq_10_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_506)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_10_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1110)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_10_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_10_bits_uop_ppred_busy <= ~_GEN_1110 & ldq_10_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_10_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hA | (_GEN_1072 ? io_core_dis_uops_4_bits_exception : _GEN_989 ? io_core_dis_uops_3_bits_exception : _GEN_868 ? io_core_dis_uops_2_bits_exception : _GEN_651 ? io_core_dis_uops_1_bits_exception : _GEN_506 ? io_core_dis_uops_0_bits_exception : ldq_10_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_10_bits_addr_valid <= ~_T_2141 & _GEN_2457 & _GEN_2409 & _GEN_2361 & _GEN_2289 & (_GEN_2183 ? ~_GEN_2120 & _GEN_1265 : ~_GEN_2193 & _GEN_1265);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_10_bits_executed <= ~_T_2141 & _GEN_2457 & _GEN_2409 & _GEN_2361 & _GEN_2289 & _GEN_2217 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_443)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1399 & _GEN_2021 : ~(_T_1655 & _GEN_1399) & _GEN_2021) : _GEN_2021) | ~_GEN_1072 & (dis_ld_val_3 ? ~_GEN_952 & _GEN_699 : ~_GEN_868 & _GEN_699));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_10_bits_succeeded <= _GEN_2457 & _GEN_2409 & _GEN_2361 & _GEN_2289 & _GEN_2217 & (_GEN_2059 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hA ? _ldq_bits_succeeded_T : ~_GEN_1072 & (dis_ld_val_3 ? ~_GEN_952 & _GEN_723 : ~_GEN_868 & _GEN_723)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_10_bits_order_fail <= _GEN_2457 & _GEN_2409 & _GEN_2361 & _GEN_2289 & _GEN_2217 & (_T_700 ? _GEN_1134 : _T_712 ? _T_716 | _GEN_1134 : _GEN_1422 | _GEN_1134);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_10_bits_observed <= _T_700 | ~_GEN_1072 & (dis_ld_val_3 ? ~_GEN_952 & _GEN_771 : ~_GEN_868 & _GEN_771);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_10_bits_forward_std_val <= _GEN_2457 & _GEN_2409 & _GEN_2361 & _GEN_2289 & _GEN_2217 & (~_T_1725 & _GEN_2058 | ~_GEN_1072 & (dis_ld_val_3 ? ~_GEN_952 & _GEN_795 : ~_GEN_868 & _GEN_795));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2059) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_10_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_11_valid <= ~_T_2141 & _GEN_2458 & _GEN_2410 & _GEN_2362 & _GEN_2290 & (_GEN_2183 ? ~_GEN_2121 & _GEN_1075 : ~_GEN_2194 & _GEN_1075);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1074) begin	// @[lsu.scala:304:5, :305:44]
      ldq_11_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_11_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_990) begin	// @[lsu.scala:304:5, :306:44]
      ldq_11_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_11_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_869) begin	// @[lsu.scala:304:5, :305:44]
      ldq_11_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_11_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_652) begin	// @[lsu.scala:304:5, :306:44]
      ldq_11_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_11_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_11_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_507) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_11_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_11_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_11_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_11_bits_st_dep_mask <= _GEN_494 & ldq_11_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_11_valid)	// @[lsu.scala:209:16]
      ldq_11_bits_uop_br_mask <= ldq_11_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1074)	// @[lsu.scala:304:5, :305:44]
      ldq_11_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_990)	// @[lsu.scala:304:5, :306:44]
      ldq_11_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_869)	// @[lsu.scala:304:5, :305:44]
      ldq_11_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_652)	// @[lsu.scala:304:5, :306:44]
      ldq_11_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_507)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_11_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1266) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_11_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_11_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_11_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_11_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_11_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_11_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_11_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_11_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_11_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1074)	// @[lsu.scala:304:5, :305:44]
      ldq_11_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_990)	// @[lsu.scala:304:5, :306:44]
      ldq_11_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_869)	// @[lsu.scala:304:5, :305:44]
      ldq_11_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_652)	// @[lsu.scala:304:5, :306:44]
      ldq_11_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_507)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_11_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1111)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_11_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_11_bits_uop_ppred_busy <= ~_GEN_1111 & ldq_11_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_11_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hB | (_GEN_1074 ? io_core_dis_uops_4_bits_exception : _GEN_990 ? io_core_dis_uops_3_bits_exception : _GEN_869 ? io_core_dis_uops_2_bits_exception : _GEN_652 ? io_core_dis_uops_1_bits_exception : _GEN_507 ? io_core_dis_uops_0_bits_exception : ldq_11_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_11_bits_addr_valid <= ~_T_2141 & _GEN_2458 & _GEN_2410 & _GEN_2362 & _GEN_2290 & (_GEN_2183 ? ~_GEN_2121 & _GEN_1267 : ~_GEN_2194 & _GEN_1267);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_11_bits_executed <= ~_T_2141 & _GEN_2458 & _GEN_2410 & _GEN_2362 & _GEN_2290 & _GEN_2218 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_444)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1400 & _GEN_2022 : ~(_T_1655 & _GEN_1400) & _GEN_2022) : _GEN_2022) | ~_GEN_1074 & (dis_ld_val_3 ? ~_GEN_954 & _GEN_700 : ~_GEN_869 & _GEN_700));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_11_bits_succeeded <= _GEN_2458 & _GEN_2410 & _GEN_2362 & _GEN_2290 & _GEN_2218 & (_GEN_2061 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hB ? _ldq_bits_succeeded_T : ~_GEN_1074 & (dis_ld_val_3 ? ~_GEN_954 & _GEN_724 : ~_GEN_869 & _GEN_724)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_11_bits_order_fail <= _GEN_2458 & _GEN_2410 & _GEN_2362 & _GEN_2290 & _GEN_2218 & (_T_736 ? _GEN_1135 : _T_748 ? _T_752 | _GEN_1135 : _GEN_1423 | _GEN_1135);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_11_bits_observed <= _T_736 | ~_GEN_1074 & (dis_ld_val_3 ? ~_GEN_954 & _GEN_772 : ~_GEN_869 & _GEN_772);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_11_bits_forward_std_val <= _GEN_2458 & _GEN_2410 & _GEN_2362 & _GEN_2290 & _GEN_2218 & (~_T_1725 & _GEN_2060 | ~_GEN_1074 & (dis_ld_val_3 ? ~_GEN_954 & _GEN_796 : ~_GEN_869 & _GEN_796));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2061) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_11_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_12_valid <= ~_T_2141 & _GEN_2459 & _GEN_2411 & _GEN_2363 & _GEN_2291 & (_GEN_2183 ? ~_GEN_2122 & _GEN_1077 : ~_GEN_2195 & _GEN_1077);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1076) begin	// @[lsu.scala:304:5, :305:44]
      ldq_12_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_12_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_991) begin	// @[lsu.scala:304:5, :306:44]
      ldq_12_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_12_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_870) begin	// @[lsu.scala:304:5, :305:44]
      ldq_12_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_12_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_653) begin	// @[lsu.scala:304:5, :306:44]
      ldq_12_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_12_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_12_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_508) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_12_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_12_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_12_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_12_bits_st_dep_mask <= _GEN_494 & ldq_12_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_12_valid)	// @[lsu.scala:209:16]
      ldq_12_bits_uop_br_mask <= ldq_12_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1076)	// @[lsu.scala:304:5, :305:44]
      ldq_12_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_991)	// @[lsu.scala:304:5, :306:44]
      ldq_12_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_870)	// @[lsu.scala:304:5, :305:44]
      ldq_12_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_653)	// @[lsu.scala:304:5, :306:44]
      ldq_12_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_508)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_12_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1268) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_12_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_12_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_12_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_12_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_12_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_12_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_12_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_12_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_12_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1076)	// @[lsu.scala:304:5, :305:44]
      ldq_12_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_991)	// @[lsu.scala:304:5, :306:44]
      ldq_12_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_870)	// @[lsu.scala:304:5, :305:44]
      ldq_12_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_653)	// @[lsu.scala:304:5, :306:44]
      ldq_12_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_508)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_12_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1112)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_12_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_12_bits_uop_ppred_busy <= ~_GEN_1112 & ldq_12_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_12_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hC | (_GEN_1076 ? io_core_dis_uops_4_bits_exception : _GEN_991 ? io_core_dis_uops_3_bits_exception : _GEN_870 ? io_core_dis_uops_2_bits_exception : _GEN_653 ? io_core_dis_uops_1_bits_exception : _GEN_508 ? io_core_dis_uops_0_bits_exception : ldq_12_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_12_bits_addr_valid <= ~_T_2141 & _GEN_2459 & _GEN_2411 & _GEN_2363 & _GEN_2291 & (_GEN_2183 ? ~_GEN_2122 & _GEN_1269 : ~_GEN_2195 & _GEN_1269);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_12_bits_executed <= ~_T_2141 & _GEN_2459 & _GEN_2411 & _GEN_2363 & _GEN_2291 & _GEN_2219 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_445)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1401 & _GEN_2023 : ~(_T_1655 & _GEN_1401) & _GEN_2023) : _GEN_2023) | ~_GEN_1076 & (dis_ld_val_3 ? ~_GEN_956 & _GEN_701 : ~_GEN_870 & _GEN_701));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_12_bits_succeeded <= _GEN_2459 & _GEN_2411 & _GEN_2363 & _GEN_2291 & _GEN_2219 & (_GEN_2063 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hC ? _ldq_bits_succeeded_T : ~_GEN_1076 & (dis_ld_val_3 ? ~_GEN_956 & _GEN_725 : ~_GEN_870 & _GEN_725)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_12_bits_order_fail <= _GEN_2459 & _GEN_2411 & _GEN_2363 & _GEN_2291 & _GEN_2219 & (_T_772 ? _GEN_1136 : _T_784 ? _T_788 | _GEN_1136 : _GEN_1424 | _GEN_1136);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_12_bits_observed <= _T_772 | ~_GEN_1076 & (dis_ld_val_3 ? ~_GEN_956 & _GEN_773 : ~_GEN_870 & _GEN_773);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_12_bits_forward_std_val <= _GEN_2459 & _GEN_2411 & _GEN_2363 & _GEN_2291 & _GEN_2219 & (~_T_1725 & _GEN_2062 | ~_GEN_1076 & (dis_ld_val_3 ? ~_GEN_956 & _GEN_797 : ~_GEN_870 & _GEN_797));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2063) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_12_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_13_valid <= ~_T_2141 & _GEN_2460 & _GEN_2412 & _GEN_2364 & _GEN_2292 & (_GEN_2183 ? ~_GEN_2123 & _GEN_1079 : ~_GEN_2196 & _GEN_1079);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1078) begin	// @[lsu.scala:304:5, :305:44]
      ldq_13_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_13_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_992) begin	// @[lsu.scala:304:5, :306:44]
      ldq_13_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_13_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_871) begin	// @[lsu.scala:304:5, :305:44]
      ldq_13_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_13_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_654) begin	// @[lsu.scala:304:5, :306:44]
      ldq_13_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_13_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_13_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_509) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_13_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_13_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_13_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_13_bits_st_dep_mask <= _GEN_494 & ldq_13_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_13_valid)	// @[lsu.scala:209:16]
      ldq_13_bits_uop_br_mask <= ldq_13_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1078)	// @[lsu.scala:304:5, :305:44]
      ldq_13_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_992)	// @[lsu.scala:304:5, :306:44]
      ldq_13_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_871)	// @[lsu.scala:304:5, :305:44]
      ldq_13_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_654)	// @[lsu.scala:304:5, :306:44]
      ldq_13_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_509)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_13_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1270) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_13_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_13_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_13_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_13_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_13_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_13_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_13_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_13_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_13_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1078)	// @[lsu.scala:304:5, :305:44]
      ldq_13_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_992)	// @[lsu.scala:304:5, :306:44]
      ldq_13_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_871)	// @[lsu.scala:304:5, :305:44]
      ldq_13_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_654)	// @[lsu.scala:304:5, :306:44]
      ldq_13_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_509)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_13_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1113)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_13_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_13_bits_uop_ppred_busy <= ~_GEN_1113 & ldq_13_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_13_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hD | (_GEN_1078 ? io_core_dis_uops_4_bits_exception : _GEN_992 ? io_core_dis_uops_3_bits_exception : _GEN_871 ? io_core_dis_uops_2_bits_exception : _GEN_654 ? io_core_dis_uops_1_bits_exception : _GEN_509 ? io_core_dis_uops_0_bits_exception : ldq_13_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_13_bits_addr_valid <= ~_T_2141 & _GEN_2460 & _GEN_2412 & _GEN_2364 & _GEN_2292 & (_GEN_2183 ? ~_GEN_2123 & _GEN_1271 : ~_GEN_2196 & _GEN_1271);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_13_bits_executed <= ~_T_2141 & _GEN_2460 & _GEN_2412 & _GEN_2364 & _GEN_2292 & _GEN_2220 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_446)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1402 & _GEN_2024 : ~(_T_1655 & _GEN_1402) & _GEN_2024) : _GEN_2024) | ~_GEN_1078 & (dis_ld_val_3 ? ~_GEN_958 & _GEN_702 : ~_GEN_871 & _GEN_702));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_13_bits_succeeded <= _GEN_2460 & _GEN_2412 & _GEN_2364 & _GEN_2292 & _GEN_2220 & (_GEN_2065 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hD ? _ldq_bits_succeeded_T : ~_GEN_1078 & (dis_ld_val_3 ? ~_GEN_958 & _GEN_726 : ~_GEN_871 & _GEN_726)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_13_bits_order_fail <= _GEN_2460 & _GEN_2412 & _GEN_2364 & _GEN_2292 & _GEN_2220 & (_T_808 ? _GEN_1137 : _T_820 ? _T_824 | _GEN_1137 : _GEN_1425 | _GEN_1137);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_13_bits_observed <= _T_808 | ~_GEN_1078 & (dis_ld_val_3 ? ~_GEN_958 & _GEN_774 : ~_GEN_871 & _GEN_774);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_13_bits_forward_std_val <= _GEN_2460 & _GEN_2412 & _GEN_2364 & _GEN_2292 & _GEN_2220 & (~_T_1725 & _GEN_2064 | ~_GEN_1078 & (dis_ld_val_3 ? ~_GEN_958 & _GEN_798 : ~_GEN_871 & _GEN_798));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2065) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_13_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_14_valid <= ~_T_2141 & _GEN_2461 & _GEN_2413 & _GEN_2365 & _GEN_2293 & (_GEN_2183 ? ~_GEN_2124 & _GEN_1081 : ~_GEN_2197 & _GEN_1081);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1080) begin	// @[lsu.scala:304:5, :305:44]
      ldq_14_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_14_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_993) begin	// @[lsu.scala:304:5, :306:44]
      ldq_14_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_14_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_872) begin	// @[lsu.scala:304:5, :305:44]
      ldq_14_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_14_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_655) begin	// @[lsu.scala:304:5, :306:44]
      ldq_14_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_14_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_14_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_510) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_14_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_14_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_14_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_14_bits_st_dep_mask <= _GEN_494 & ldq_14_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_14_valid)	// @[lsu.scala:209:16]
      ldq_14_bits_uop_br_mask <= ldq_14_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1080)	// @[lsu.scala:304:5, :305:44]
      ldq_14_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_993)	// @[lsu.scala:304:5, :306:44]
      ldq_14_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_872)	// @[lsu.scala:304:5, :305:44]
      ldq_14_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_655)	// @[lsu.scala:304:5, :306:44]
      ldq_14_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_510)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_14_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1272) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_14_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_14_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_14_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_14_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_14_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_14_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_14_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_14_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_14_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1080)	// @[lsu.scala:304:5, :305:44]
      ldq_14_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_993)	// @[lsu.scala:304:5, :306:44]
      ldq_14_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_872)	// @[lsu.scala:304:5, :305:44]
      ldq_14_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_655)	// @[lsu.scala:304:5, :306:44]
      ldq_14_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_510)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_14_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1114)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_14_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_14_bits_uop_ppred_busy <= ~_GEN_1114 & ldq_14_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_14_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hE | (_GEN_1080 ? io_core_dis_uops_4_bits_exception : _GEN_993 ? io_core_dis_uops_3_bits_exception : _GEN_872 ? io_core_dis_uops_2_bits_exception : _GEN_655 ? io_core_dis_uops_1_bits_exception : _GEN_510 ? io_core_dis_uops_0_bits_exception : ldq_14_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_14_bits_addr_valid <= ~_T_2141 & _GEN_2461 & _GEN_2413 & _GEN_2365 & _GEN_2293 & (_GEN_2183 ? ~_GEN_2124 & _GEN_1273 : ~_GEN_2197 & _GEN_1273);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_14_bits_executed <= ~_T_2141 & _GEN_2461 & _GEN_2413 & _GEN_2365 & _GEN_2293 & _GEN_2221 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_447)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1403 & _GEN_2025 : ~(_T_1655 & _GEN_1403) & _GEN_2025) : _GEN_2025) | ~_GEN_1080 & (dis_ld_val_3 ? ~_GEN_960 & _GEN_703 : ~_GEN_872 & _GEN_703));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_14_bits_succeeded <= _GEN_2461 & _GEN_2413 & _GEN_2365 & _GEN_2293 & _GEN_2221 & (_GEN_2067 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hE ? _ldq_bits_succeeded_T : ~_GEN_1080 & (dis_ld_val_3 ? ~_GEN_960 & _GEN_727 : ~_GEN_872 & _GEN_727)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_14_bits_order_fail <= _GEN_2461 & _GEN_2413 & _GEN_2365 & _GEN_2293 & _GEN_2221 & (_T_844 ? _GEN_1138 : _T_856 ? _T_860 | _GEN_1138 : _GEN_1426 | _GEN_1138);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_14_bits_observed <= _T_844 | ~_GEN_1080 & (dis_ld_val_3 ? ~_GEN_960 & _GEN_775 : ~_GEN_872 & _GEN_775);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_14_bits_forward_std_val <= _GEN_2461 & _GEN_2413 & _GEN_2365 & _GEN_2293 & _GEN_2221 & (~_T_1725 & _GEN_2066 | ~_GEN_1080 & (dis_ld_val_3 ? ~_GEN_960 & _GEN_799 : ~_GEN_872 & _GEN_799));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2067) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_14_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_15_valid <= ~_T_2141 & _GEN_2462 & _GEN_2414 & _GEN_2366 & _GEN_2294 & (_GEN_2183 ? ~_GEN_2125 & _GEN_1083 : ~_GEN_2198 & _GEN_1083);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1082) begin	// @[lsu.scala:304:5, :305:44]
      ldq_15_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_15_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_994) begin	// @[lsu.scala:304:5, :306:44]
      ldq_15_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_15_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_873) begin	// @[lsu.scala:304:5, :305:44]
      ldq_15_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_15_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_656) begin	// @[lsu.scala:304:5, :306:44]
      ldq_15_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_15_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_15_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_511) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_15_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_15_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_15_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_15_bits_st_dep_mask <= _GEN_494 & ldq_15_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_15_valid)	// @[lsu.scala:209:16]
      ldq_15_bits_uop_br_mask <= ldq_15_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1082)	// @[lsu.scala:304:5, :305:44]
      ldq_15_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_994)	// @[lsu.scala:304:5, :306:44]
      ldq_15_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_873)	// @[lsu.scala:304:5, :305:44]
      ldq_15_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_656)	// @[lsu.scala:304:5, :306:44]
      ldq_15_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_511)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_15_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1274) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_15_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_15_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_15_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_15_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_15_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_15_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_15_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_15_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_15_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1082)	// @[lsu.scala:304:5, :305:44]
      ldq_15_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_994)	// @[lsu.scala:304:5, :306:44]
      ldq_15_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_873)	// @[lsu.scala:304:5, :305:44]
      ldq_15_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_656)	// @[lsu.scala:304:5, :306:44]
      ldq_15_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_511)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_15_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1115)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_15_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_15_bits_uop_ppred_busy <= ~_GEN_1115 & ldq_15_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_15_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'hF | (_GEN_1082 ? io_core_dis_uops_4_bits_exception : _GEN_994 ? io_core_dis_uops_3_bits_exception : _GEN_873 ? io_core_dis_uops_2_bits_exception : _GEN_656 ? io_core_dis_uops_1_bits_exception : _GEN_511 ? io_core_dis_uops_0_bits_exception : ldq_15_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_15_bits_addr_valid <= ~_T_2141 & _GEN_2462 & _GEN_2414 & _GEN_2366 & _GEN_2294 & (_GEN_2183 ? ~_GEN_2125 & _GEN_1275 : ~_GEN_2198 & _GEN_1275);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_15_bits_executed <= ~_T_2141 & _GEN_2462 & _GEN_2414 & _GEN_2366 & _GEN_2294 & _GEN_2222 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_448)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1404 & _GEN_2026 : ~(_T_1655 & _GEN_1404) & _GEN_2026) : _GEN_2026) | ~_GEN_1082 & (dis_ld_val_3 ? ~_GEN_962 & _GEN_704 : ~_GEN_873 & _GEN_704));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_15_bits_succeeded <= _GEN_2462 & _GEN_2414 & _GEN_2366 & _GEN_2294 & _GEN_2222 & (_GEN_2069 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'hF ? _ldq_bits_succeeded_T : ~_GEN_1082 & (dis_ld_val_3 ? ~_GEN_962 & _GEN_728 : ~_GEN_873 & _GEN_728)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_15_bits_order_fail <= _GEN_2462 & _GEN_2414 & _GEN_2366 & _GEN_2294 & _GEN_2222 & (_T_880 ? _GEN_1139 : _T_892 ? _T_896 | _GEN_1139 : _GEN_1427 | _GEN_1139);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_15_bits_observed <= _T_880 | ~_GEN_1082 & (dis_ld_val_3 ? ~_GEN_962 & _GEN_776 : ~_GEN_873 & _GEN_776);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_15_bits_forward_std_val <= _GEN_2462 & _GEN_2414 & _GEN_2366 & _GEN_2294 & _GEN_2222 & (~_T_1725 & _GEN_2068 | ~_GEN_1082 & (dis_ld_val_3 ? ~_GEN_962 & _GEN_800 : ~_GEN_873 & _GEN_800));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2069) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_15_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_16_valid <= ~_T_2141 & _GEN_2463 & _GEN_2415 & _GEN_2367 & _GEN_2295 & (_GEN_2183 ? ~_GEN_2126 & _GEN_1085 : ~_GEN_2199 & _GEN_1085);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1084) begin	// @[lsu.scala:304:5, :305:44]
      ldq_16_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_16_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_995) begin	// @[lsu.scala:304:5, :306:44]
      ldq_16_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_16_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_874) begin	// @[lsu.scala:304:5, :305:44]
      ldq_16_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_16_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_657) begin	// @[lsu.scala:304:5, :306:44]
      ldq_16_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_16_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_16_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_512) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_16_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_16_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_16_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_16_bits_st_dep_mask <= _GEN_494 & ldq_16_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_16_valid)	// @[lsu.scala:209:16]
      ldq_16_bits_uop_br_mask <= ldq_16_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1084)	// @[lsu.scala:304:5, :305:44]
      ldq_16_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_995)	// @[lsu.scala:304:5, :306:44]
      ldq_16_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_874)	// @[lsu.scala:304:5, :305:44]
      ldq_16_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_657)	// @[lsu.scala:304:5, :306:44]
      ldq_16_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_512)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_16_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1276) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_16_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_16_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_16_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_16_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_16_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_16_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_16_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_16_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_16_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_16_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_16_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_16_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_16_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1084)	// @[lsu.scala:304:5, :305:44]
      ldq_16_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_995)	// @[lsu.scala:304:5, :306:44]
      ldq_16_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_874)	// @[lsu.scala:304:5, :305:44]
      ldq_16_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_657)	// @[lsu.scala:304:5, :306:44]
      ldq_16_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_512)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_16_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1116)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_16_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_16_bits_uop_ppred_busy <= ~_GEN_1116 & ldq_16_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_16_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h10 | (_GEN_1084 ? io_core_dis_uops_4_bits_exception : _GEN_995 ? io_core_dis_uops_3_bits_exception : _GEN_874 ? io_core_dis_uops_2_bits_exception : _GEN_657 ? io_core_dis_uops_1_bits_exception : _GEN_512 ? io_core_dis_uops_0_bits_exception : ldq_16_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_16_bits_addr_valid <= ~_T_2141 & _GEN_2463 & _GEN_2415 & _GEN_2367 & _GEN_2295 & (_GEN_2183 ? ~_GEN_2126 & _GEN_1277 : ~_GEN_2199 & _GEN_1277);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_16_bits_executed <= ~_T_2141 & _GEN_2463 & _GEN_2415 & _GEN_2367 & _GEN_2295 & _GEN_2223 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_449)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1405 & _GEN_2027 : ~(_T_1655 & _GEN_1405) & _GEN_2027) : _GEN_2027) | ~_GEN_1084 & (dis_ld_val_3 ? ~_GEN_964 & _GEN_705 : ~_GEN_874 & _GEN_705));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_16_bits_succeeded <= _GEN_2463 & _GEN_2415 & _GEN_2367 & _GEN_2295 & _GEN_2223 & (_GEN_2071 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h10 ? _ldq_bits_succeeded_T : ~_GEN_1084 & (dis_ld_val_3 ? ~_GEN_964 & _GEN_729 : ~_GEN_874 & _GEN_729)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_16_bits_order_fail <= _GEN_2463 & _GEN_2415 & _GEN_2367 & _GEN_2295 & _GEN_2223 & (_T_916 ? _GEN_1140 : _T_928 ? _T_932 | _GEN_1140 : _GEN_1428 | _GEN_1140);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_16_bits_observed <= _T_916 | ~_GEN_1084 & (dis_ld_val_3 ? ~_GEN_964 & _GEN_777 : ~_GEN_874 & _GEN_777);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_16_bits_forward_std_val <= _GEN_2463 & _GEN_2415 & _GEN_2367 & _GEN_2295 & _GEN_2223 & (~_T_1725 & _GEN_2070 | ~_GEN_1084 & (dis_ld_val_3 ? ~_GEN_964 & _GEN_801 : ~_GEN_874 & _GEN_801));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2071) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_16_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_17_valid <= ~_T_2141 & _GEN_2464 & _GEN_2416 & _GEN_2368 & _GEN_2296 & (_GEN_2183 ? ~_GEN_2127 & _GEN_1087 : ~_GEN_2200 & _GEN_1087);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1086) begin	// @[lsu.scala:304:5, :305:44]
      ldq_17_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_17_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_996) begin	// @[lsu.scala:304:5, :306:44]
      ldq_17_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_17_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_875) begin	// @[lsu.scala:304:5, :305:44]
      ldq_17_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_17_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_658) begin	// @[lsu.scala:304:5, :306:44]
      ldq_17_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_17_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_17_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_513) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_17_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_17_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_17_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_17_bits_st_dep_mask <= _GEN_494 & ldq_17_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_17_valid)	// @[lsu.scala:209:16]
      ldq_17_bits_uop_br_mask <= ldq_17_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1086)	// @[lsu.scala:304:5, :305:44]
      ldq_17_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_996)	// @[lsu.scala:304:5, :306:44]
      ldq_17_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_875)	// @[lsu.scala:304:5, :305:44]
      ldq_17_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_658)	// @[lsu.scala:304:5, :306:44]
      ldq_17_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_513)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_17_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1278) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_17_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_17_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_17_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_17_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_17_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_17_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_17_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_17_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_17_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_17_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_17_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_17_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_17_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1086)	// @[lsu.scala:304:5, :305:44]
      ldq_17_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_996)	// @[lsu.scala:304:5, :306:44]
      ldq_17_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_875)	// @[lsu.scala:304:5, :305:44]
      ldq_17_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_658)	// @[lsu.scala:304:5, :306:44]
      ldq_17_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_513)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_17_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1117)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_17_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_17_bits_uop_ppred_busy <= ~_GEN_1117 & ldq_17_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_17_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h11 | (_GEN_1086 ? io_core_dis_uops_4_bits_exception : _GEN_996 ? io_core_dis_uops_3_bits_exception : _GEN_875 ? io_core_dis_uops_2_bits_exception : _GEN_658 ? io_core_dis_uops_1_bits_exception : _GEN_513 ? io_core_dis_uops_0_bits_exception : ldq_17_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_17_bits_addr_valid <= ~_T_2141 & _GEN_2464 & _GEN_2416 & _GEN_2368 & _GEN_2296 & (_GEN_2183 ? ~_GEN_2127 & _GEN_1279 : ~_GEN_2200 & _GEN_1279);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_17_bits_executed <= ~_T_2141 & _GEN_2464 & _GEN_2416 & _GEN_2368 & _GEN_2296 & _GEN_2224 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_450)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1406 & _GEN_2028 : ~(_T_1655 & _GEN_1406) & _GEN_2028) : _GEN_2028) | ~_GEN_1086 & (dis_ld_val_3 ? ~_GEN_966 & _GEN_706 : ~_GEN_875 & _GEN_706));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_17_bits_succeeded <= _GEN_2464 & _GEN_2416 & _GEN_2368 & _GEN_2296 & _GEN_2224 & (_GEN_2073 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h11 ? _ldq_bits_succeeded_T : ~_GEN_1086 & (dis_ld_val_3 ? ~_GEN_966 & _GEN_730 : ~_GEN_875 & _GEN_730)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_17_bits_order_fail <= _GEN_2464 & _GEN_2416 & _GEN_2368 & _GEN_2296 & _GEN_2224 & (_T_952 ? _GEN_1141 : _T_964 ? _T_968 | _GEN_1141 : _GEN_1429 | _GEN_1141);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_17_bits_observed <= _T_952 | ~_GEN_1086 & (dis_ld_val_3 ? ~_GEN_966 & _GEN_778 : ~_GEN_875 & _GEN_778);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_17_bits_forward_std_val <= _GEN_2464 & _GEN_2416 & _GEN_2368 & _GEN_2296 & _GEN_2224 & (~_T_1725 & _GEN_2072 | ~_GEN_1086 & (dis_ld_val_3 ? ~_GEN_966 & _GEN_802 : ~_GEN_875 & _GEN_802));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2073) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_17_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_18_valid <= ~_T_2141 & _GEN_2465 & _GEN_2417 & _GEN_2369 & _GEN_2297 & (_GEN_2183 ? ~_GEN_2128 & _GEN_1089 : ~_GEN_2201 & _GEN_1089);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1088) begin	// @[lsu.scala:304:5, :305:44]
      ldq_18_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_18_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_997) begin	// @[lsu.scala:304:5, :306:44]
      ldq_18_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_18_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_876) begin	// @[lsu.scala:304:5, :305:44]
      ldq_18_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_18_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_659) begin	// @[lsu.scala:304:5, :306:44]
      ldq_18_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_18_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_18_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_514) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_18_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_18_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_18_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_18_bits_st_dep_mask <= _GEN_494 & ldq_18_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_18_valid)	// @[lsu.scala:209:16]
      ldq_18_bits_uop_br_mask <= ldq_18_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1088)	// @[lsu.scala:304:5, :305:44]
      ldq_18_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_997)	// @[lsu.scala:304:5, :306:44]
      ldq_18_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_876)	// @[lsu.scala:304:5, :305:44]
      ldq_18_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_659)	// @[lsu.scala:304:5, :306:44]
      ldq_18_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_514)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_18_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1280) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_18_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_18_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_18_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_18_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_18_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_18_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_18_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_18_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_18_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_18_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_18_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_18_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_18_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1088)	// @[lsu.scala:304:5, :305:44]
      ldq_18_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_997)	// @[lsu.scala:304:5, :306:44]
      ldq_18_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_876)	// @[lsu.scala:304:5, :305:44]
      ldq_18_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_659)	// @[lsu.scala:304:5, :306:44]
      ldq_18_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_514)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_18_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1118)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_18_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_18_bits_uop_ppred_busy <= ~_GEN_1118 & ldq_18_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_18_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h12 | (_GEN_1088 ? io_core_dis_uops_4_bits_exception : _GEN_997 ? io_core_dis_uops_3_bits_exception : _GEN_876 ? io_core_dis_uops_2_bits_exception : _GEN_659 ? io_core_dis_uops_1_bits_exception : _GEN_514 ? io_core_dis_uops_0_bits_exception : ldq_18_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_18_bits_addr_valid <= ~_T_2141 & _GEN_2465 & _GEN_2417 & _GEN_2369 & _GEN_2297 & (_GEN_2183 ? ~_GEN_2128 & _GEN_1281 : ~_GEN_2201 & _GEN_1281);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_18_bits_executed <= ~_T_2141 & _GEN_2465 & _GEN_2417 & _GEN_2369 & _GEN_2297 & _GEN_2225 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_451)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1407 & _GEN_2029 : ~(_T_1655 & _GEN_1407) & _GEN_2029) : _GEN_2029) | ~_GEN_1088 & (dis_ld_val_3 ? ~_GEN_968 & _GEN_707 : ~_GEN_876 & _GEN_707));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_18_bits_succeeded <= _GEN_2465 & _GEN_2417 & _GEN_2369 & _GEN_2297 & _GEN_2225 & (_GEN_2075 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h12 ? _ldq_bits_succeeded_T : ~_GEN_1088 & (dis_ld_val_3 ? ~_GEN_968 & _GEN_731 : ~_GEN_876 & _GEN_731)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_18_bits_order_fail <= _GEN_2465 & _GEN_2417 & _GEN_2369 & _GEN_2297 & _GEN_2225 & (_T_988 ? _GEN_1142 : _T_1000 ? _T_1004 | _GEN_1142 : _GEN_1430 | _GEN_1142);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_18_bits_observed <= _T_988 | ~_GEN_1088 & (dis_ld_val_3 ? ~_GEN_968 & _GEN_779 : ~_GEN_876 & _GEN_779);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_18_bits_forward_std_val <= _GEN_2465 & _GEN_2417 & _GEN_2369 & _GEN_2297 & _GEN_2225 & (~_T_1725 & _GEN_2074 | ~_GEN_1088 & (dis_ld_val_3 ? ~_GEN_968 & _GEN_803 : ~_GEN_876 & _GEN_803));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2075) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_18_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_19_valid <= ~_T_2141 & _GEN_2466 & _GEN_2418 & _GEN_2370 & _GEN_2298 & (_GEN_2183 ? ~_GEN_2129 & _GEN_1091 : ~_GEN_2202 & _GEN_1091);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1090) begin	// @[lsu.scala:304:5, :305:44]
      ldq_19_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_19_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_998) begin	// @[lsu.scala:304:5, :306:44]
      ldq_19_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_19_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_877) begin	// @[lsu.scala:304:5, :305:44]
      ldq_19_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_19_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_660) begin	// @[lsu.scala:304:5, :306:44]
      ldq_19_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_19_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_19_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_515) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_19_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_19_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_19_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_19_bits_st_dep_mask <= _GEN_494 & ldq_19_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_19_valid)	// @[lsu.scala:209:16]
      ldq_19_bits_uop_br_mask <= ldq_19_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1090)	// @[lsu.scala:304:5, :305:44]
      ldq_19_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_998)	// @[lsu.scala:304:5, :306:44]
      ldq_19_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_877)	// @[lsu.scala:304:5, :305:44]
      ldq_19_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_660)	// @[lsu.scala:304:5, :306:44]
      ldq_19_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_515)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_19_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1282) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_19_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_19_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_19_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_19_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_19_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_19_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_19_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_19_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_19_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_19_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_19_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_19_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_19_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1090)	// @[lsu.scala:304:5, :305:44]
      ldq_19_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_998)	// @[lsu.scala:304:5, :306:44]
      ldq_19_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_877)	// @[lsu.scala:304:5, :305:44]
      ldq_19_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_660)	// @[lsu.scala:304:5, :306:44]
      ldq_19_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_515)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_19_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1119)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_19_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_19_bits_uop_ppred_busy <= ~_GEN_1119 & ldq_19_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_19_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h13 | (_GEN_1090 ? io_core_dis_uops_4_bits_exception : _GEN_998 ? io_core_dis_uops_3_bits_exception : _GEN_877 ? io_core_dis_uops_2_bits_exception : _GEN_660 ? io_core_dis_uops_1_bits_exception : _GEN_515 ? io_core_dis_uops_0_bits_exception : ldq_19_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_19_bits_addr_valid <= ~_T_2141 & _GEN_2466 & _GEN_2418 & _GEN_2370 & _GEN_2298 & (_GEN_2183 ? ~_GEN_2129 & _GEN_1283 : ~_GEN_2202 & _GEN_1283);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_19_bits_executed <= ~_T_2141 & _GEN_2466 & _GEN_2418 & _GEN_2370 & _GEN_2298 & _GEN_2226 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_452)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1408 & _GEN_2030 : ~(_T_1655 & _GEN_1408) & _GEN_2030) : _GEN_2030) | ~_GEN_1090 & (dis_ld_val_3 ? ~_GEN_970 & _GEN_708 : ~_GEN_877 & _GEN_708));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_19_bits_succeeded <= _GEN_2466 & _GEN_2418 & _GEN_2370 & _GEN_2298 & _GEN_2226 & (_GEN_2077 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h13 ? _ldq_bits_succeeded_T : ~_GEN_1090 & (dis_ld_val_3 ? ~_GEN_970 & _GEN_732 : ~_GEN_877 & _GEN_732)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_19_bits_order_fail <= _GEN_2466 & _GEN_2418 & _GEN_2370 & _GEN_2298 & _GEN_2226 & (_T_1024 ? _GEN_1143 : _T_1036 ? _T_1040 | _GEN_1143 : _GEN_1431 | _GEN_1143);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_19_bits_observed <= _T_1024 | ~_GEN_1090 & (dis_ld_val_3 ? ~_GEN_970 & _GEN_780 : ~_GEN_877 & _GEN_780);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_19_bits_forward_std_val <= _GEN_2466 & _GEN_2418 & _GEN_2370 & _GEN_2298 & _GEN_2226 & (~_T_1725 & _GEN_2076 | ~_GEN_1090 & (dis_ld_val_3 ? ~_GEN_970 & _GEN_804 : ~_GEN_877 & _GEN_804));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2077) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_19_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_20_valid <= ~_T_2141 & _GEN_2467 & _GEN_2419 & _GEN_2371 & _GEN_2299 & (_GEN_2183 ? ~_GEN_2130 & _GEN_1093 : ~_GEN_2203 & _GEN_1093);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1092) begin	// @[lsu.scala:304:5, :305:44]
      ldq_20_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_20_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_999) begin	// @[lsu.scala:304:5, :306:44]
      ldq_20_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_20_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_878) begin	// @[lsu.scala:304:5, :305:44]
      ldq_20_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_20_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_661) begin	// @[lsu.scala:304:5, :306:44]
      ldq_20_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_20_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_20_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_516) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_20_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_20_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_20_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_20_bits_st_dep_mask <= _GEN_494 & ldq_20_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_20_valid)	// @[lsu.scala:209:16]
      ldq_20_bits_uop_br_mask <= ldq_20_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1092)	// @[lsu.scala:304:5, :305:44]
      ldq_20_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_999)	// @[lsu.scala:304:5, :306:44]
      ldq_20_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_878)	// @[lsu.scala:304:5, :305:44]
      ldq_20_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_661)	// @[lsu.scala:304:5, :306:44]
      ldq_20_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_516)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_20_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1284) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_20_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_20_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_20_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_20_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_20_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_20_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_20_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_20_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_20_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_20_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_20_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_20_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_20_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1092)	// @[lsu.scala:304:5, :305:44]
      ldq_20_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_999)	// @[lsu.scala:304:5, :306:44]
      ldq_20_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_878)	// @[lsu.scala:304:5, :305:44]
      ldq_20_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_661)	// @[lsu.scala:304:5, :306:44]
      ldq_20_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_516)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_20_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1120)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_20_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_20_bits_uop_ppred_busy <= ~_GEN_1120 & ldq_20_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_20_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h14 | (_GEN_1092 ? io_core_dis_uops_4_bits_exception : _GEN_999 ? io_core_dis_uops_3_bits_exception : _GEN_878 ? io_core_dis_uops_2_bits_exception : _GEN_661 ? io_core_dis_uops_1_bits_exception : _GEN_516 ? io_core_dis_uops_0_bits_exception : ldq_20_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_20_bits_addr_valid <= ~_T_2141 & _GEN_2467 & _GEN_2419 & _GEN_2371 & _GEN_2299 & (_GEN_2183 ? ~_GEN_2130 & _GEN_1285 : ~_GEN_2203 & _GEN_1285);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_20_bits_executed <= ~_T_2141 & _GEN_2467 & _GEN_2419 & _GEN_2371 & _GEN_2299 & _GEN_2227 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_453)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1409 & _GEN_2031 : ~(_T_1655 & _GEN_1409) & _GEN_2031) : _GEN_2031) | ~_GEN_1092 & (dis_ld_val_3 ? ~_GEN_972 & _GEN_709 : ~_GEN_878 & _GEN_709));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_20_bits_succeeded <= _GEN_2467 & _GEN_2419 & _GEN_2371 & _GEN_2299 & _GEN_2227 & (_GEN_2079 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h14 ? _ldq_bits_succeeded_T : ~_GEN_1092 & (dis_ld_val_3 ? ~_GEN_972 & _GEN_733 : ~_GEN_878 & _GEN_733)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_20_bits_order_fail <= _GEN_2467 & _GEN_2419 & _GEN_2371 & _GEN_2299 & _GEN_2227 & (_T_1060 ? _GEN_1144 : _T_1072 ? _T_1076 | _GEN_1144 : _GEN_1432 | _GEN_1144);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_20_bits_observed <= _T_1060 | ~_GEN_1092 & (dis_ld_val_3 ? ~_GEN_972 & _GEN_781 : ~_GEN_878 & _GEN_781);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_20_bits_forward_std_val <= _GEN_2467 & _GEN_2419 & _GEN_2371 & _GEN_2299 & _GEN_2227 & (~_T_1725 & _GEN_2078 | ~_GEN_1092 & (dis_ld_val_3 ? ~_GEN_972 & _GEN_805 : ~_GEN_878 & _GEN_805));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2079) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_20_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_21_valid <= ~_T_2141 & _GEN_2468 & _GEN_2420 & _GEN_2372 & _GEN_2300 & (_GEN_2183 ? ~_GEN_2131 & _GEN_1095 : ~_GEN_2204 & _GEN_1095);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1094) begin	// @[lsu.scala:304:5, :305:44]
      ldq_21_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_21_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_1000) begin	// @[lsu.scala:304:5, :306:44]
      ldq_21_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_21_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_879) begin	// @[lsu.scala:304:5, :305:44]
      ldq_21_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_21_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_662) begin	// @[lsu.scala:304:5, :306:44]
      ldq_21_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_21_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_21_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_517) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_21_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_21_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_21_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_21_bits_st_dep_mask <= _GEN_494 & ldq_21_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_21_valid)	// @[lsu.scala:209:16]
      ldq_21_bits_uop_br_mask <= ldq_21_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1094)	// @[lsu.scala:304:5, :305:44]
      ldq_21_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_1000)	// @[lsu.scala:304:5, :306:44]
      ldq_21_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_879)	// @[lsu.scala:304:5, :305:44]
      ldq_21_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_662)	// @[lsu.scala:304:5, :306:44]
      ldq_21_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_517)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_21_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1286) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_21_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_21_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_21_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_21_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_21_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_21_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_21_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_21_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_21_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_21_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_21_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_21_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_21_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1094)	// @[lsu.scala:304:5, :305:44]
      ldq_21_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_1000)	// @[lsu.scala:304:5, :306:44]
      ldq_21_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_879)	// @[lsu.scala:304:5, :305:44]
      ldq_21_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_662)	// @[lsu.scala:304:5, :306:44]
      ldq_21_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_517)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_21_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1121)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_21_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_21_bits_uop_ppred_busy <= ~_GEN_1121 & ldq_21_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_21_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h15 | (_GEN_1094 ? io_core_dis_uops_4_bits_exception : _GEN_1000 ? io_core_dis_uops_3_bits_exception : _GEN_879 ? io_core_dis_uops_2_bits_exception : _GEN_662 ? io_core_dis_uops_1_bits_exception : _GEN_517 ? io_core_dis_uops_0_bits_exception : ldq_21_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_21_bits_addr_valid <= ~_T_2141 & _GEN_2468 & _GEN_2420 & _GEN_2372 & _GEN_2300 & (_GEN_2183 ? ~_GEN_2131 & _GEN_1287 : ~_GEN_2204 & _GEN_1287);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_21_bits_executed <= ~_T_2141 & _GEN_2468 & _GEN_2420 & _GEN_2372 & _GEN_2300 & _GEN_2228 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_454)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1410 & _GEN_2032 : ~(_T_1655 & _GEN_1410) & _GEN_2032) : _GEN_2032) | ~_GEN_1094 & (dis_ld_val_3 ? ~_GEN_974 & _GEN_710 : ~_GEN_879 & _GEN_710));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_21_bits_succeeded <= _GEN_2468 & _GEN_2420 & _GEN_2372 & _GEN_2300 & _GEN_2228 & (_GEN_2081 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h15 ? _ldq_bits_succeeded_T : ~_GEN_1094 & (dis_ld_val_3 ? ~_GEN_974 & _GEN_734 : ~_GEN_879 & _GEN_734)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_21_bits_order_fail <= _GEN_2468 & _GEN_2420 & _GEN_2372 & _GEN_2300 & _GEN_2228 & (_T_1096 ? _GEN_1145 : _T_1108 ? _T_1112 | _GEN_1145 : _GEN_1433 | _GEN_1145);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_21_bits_observed <= _T_1096 | ~_GEN_1094 & (dis_ld_val_3 ? ~_GEN_974 & _GEN_782 : ~_GEN_879 & _GEN_782);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_21_bits_forward_std_val <= _GEN_2468 & _GEN_2420 & _GEN_2372 & _GEN_2300 & _GEN_2228 & (~_T_1725 & _GEN_2080 | ~_GEN_1094 & (dis_ld_val_3 ? ~_GEN_974 & _GEN_806 : ~_GEN_879 & _GEN_806));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2081) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_21_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_22_valid <= ~_T_2141 & _GEN_2469 & _GEN_2421 & _GEN_2373 & _GEN_2301 & (_GEN_2183 ? ~_GEN_2132 & _GEN_1097 : ~_GEN_2205 & _GEN_1097);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1096) begin	// @[lsu.scala:304:5, :305:44]
      ldq_22_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_22_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_1001) begin	// @[lsu.scala:304:5, :306:44]
      ldq_22_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_22_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_880) begin	// @[lsu.scala:304:5, :305:44]
      ldq_22_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_22_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_663) begin	// @[lsu.scala:304:5, :306:44]
      ldq_22_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_22_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_22_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_518) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_22_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_22_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_22_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_22_bits_st_dep_mask <= _GEN_494 & ldq_22_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_22_valid)	// @[lsu.scala:209:16]
      ldq_22_bits_uop_br_mask <= ldq_22_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1096)	// @[lsu.scala:304:5, :305:44]
      ldq_22_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_1001)	// @[lsu.scala:304:5, :306:44]
      ldq_22_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_880)	// @[lsu.scala:304:5, :305:44]
      ldq_22_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_663)	// @[lsu.scala:304:5, :306:44]
      ldq_22_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_518)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_22_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1288) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_22_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_22_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_22_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_22_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_22_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_22_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_22_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_22_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_22_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_22_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_22_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_22_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_22_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1096)	// @[lsu.scala:304:5, :305:44]
      ldq_22_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_1001)	// @[lsu.scala:304:5, :306:44]
      ldq_22_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_880)	// @[lsu.scala:304:5, :305:44]
      ldq_22_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_663)	// @[lsu.scala:304:5, :306:44]
      ldq_22_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_518)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_22_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1122)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_22_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_22_bits_uop_ppred_busy <= ~_GEN_1122 & ldq_22_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_22_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h16 | (_GEN_1096 ? io_core_dis_uops_4_bits_exception : _GEN_1001 ? io_core_dis_uops_3_bits_exception : _GEN_880 ? io_core_dis_uops_2_bits_exception : _GEN_663 ? io_core_dis_uops_1_bits_exception : _GEN_518 ? io_core_dis_uops_0_bits_exception : ldq_22_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58]
    ldq_22_bits_addr_valid <= ~_T_2141 & _GEN_2469 & _GEN_2421 & _GEN_2373 & _GEN_2301 & (_GEN_2183 ? ~_GEN_2132 & _GEN_1289 : ~_GEN_2205 & _GEN_1289);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_22_bits_executed <= ~_T_2141 & _GEN_2469 & _GEN_2421 & _GEN_2373 & _GEN_2301 & _GEN_2229 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_455)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1411 & _GEN_2033 : ~(_T_1655 & _GEN_1411) & _GEN_2033) : _GEN_2033) | ~_GEN_1096 & (dis_ld_val_3 ? ~_GEN_976 & _GEN_711 : ~_GEN_880 & _GEN_711));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_22_bits_succeeded <= _GEN_2469 & _GEN_2421 & _GEN_2373 & _GEN_2301 & _GEN_2229 & (_GEN_2083 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h16 ? _ldq_bits_succeeded_T : ~_GEN_1096 & (dis_ld_val_3 ? ~_GEN_976 & _GEN_735 : ~_GEN_880 & _GEN_735)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31]
    ldq_22_bits_order_fail <= _GEN_2469 & _GEN_2421 & _GEN_2373 & _GEN_2301 & _GEN_2229 & (_T_1132 ? _GEN_1146 : _T_1144 ? _T_1148 | _GEN_1146 : _GEN_1434 | _GEN_1146);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_22_bits_observed <= _T_1132 | ~_GEN_1096 & (dis_ld_val_3 ? ~_GEN_976 & _GEN_783 : ~_GEN_880 & _GEN_783);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_22_bits_forward_std_val <= _GEN_2469 & _GEN_2421 & _GEN_2373 & _GEN_2301 & _GEN_2229 & (~_T_1725 & _GEN_2082 | ~_GEN_1096 & (dis_ld_val_3 ? ~_GEN_976 & _GEN_807 : ~_GEN_880 & _GEN_807));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2083) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_22_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    ldq_23_valid <= ~_T_2141 & _GEN_2470 & _GEN_2422 & _GEN_2374 & _GEN_2302 & (_GEN_2183 ? ~_GEN_2133 & _GEN_1099 : ~_GEN_2206 & _GEN_1099);	// @[lsu.scala:209:16, :304:5, :305:44, :1426:5, :1429:7, :1430:32, :1457:5, :1459:31, :1464:38, :1598:22, :1599:3, :1636:30]
    if (_GEN_1098) begin	// @[lsu.scala:304:5, :305:44]
      ldq_23_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_rvc <= io_core_dis_uops_4_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_4_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_load <= io_core_dis_uops_4_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_sta <= io_core_dis_uops_4_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_std <= io_core_dis_uops_4_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p1_poisoned <= io_core_dis_uops_4_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p2_poisoned <= io_core_dis_uops_4_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_br <= io_core_dis_uops_4_bits_is_br;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jalr <= io_core_dis_uops_4_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jal <= io_core_dis_uops_4_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sfb <= io_core_dis_uops_4_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_edge_inst <= io_core_dis_uops_4_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_taken <= io_core_dis_uops_4_bits_taken;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1_busy <= io_core_dis_uops_4_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2_busy <= io_core_dis_uops_4_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3_busy <= io_core_dis_uops_4_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bypassable <= io_core_dis_uops_4_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_signed <= io_core_dis_uops_4_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fence <= io_core_dis_uops_4_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fencei <= io_core_dis_uops_4_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_amo <= io_core_dis_uops_4_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_ldq <= io_core_dis_uops_4_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_stq <= io_core_dis_uops_4_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sys_pc2epc <= io_core_dis_uops_4_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_unique <= io_core_dis_uops_4_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_flush_on_commit <= io_core_dis_uops_4_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_is_rs1 <= io_core_dis_uops_4_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_val <= io_core_dis_uops_4_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_frs3_en <= io_core_dis_uops_4_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_val <= io_core_dis_uops_4_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_single <= io_core_dis_uops_4_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_pf_if <= io_core_dis_uops_4_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ae_if <= io_core_dis_uops_4_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ma_if <= io_core_dis_uops_4_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_debug_if <= io_core_dis_uops_4_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_xcpt_if <= io_core_dis_uops_4_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_st_dep_mask <= _GEN_1051;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_3) begin	// @[lsu.scala:302:85]
        if (wrap_13)	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= _T_133;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_23_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_1002) begin	// @[lsu.scala:304:5, :306:44]
      ldq_23_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_rvc <= io_core_dis_uops_3_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_3_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_load <= io_core_dis_uops_3_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_sta <= io_core_dis_uops_3_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_std <= io_core_dis_uops_3_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p1_poisoned <= io_core_dis_uops_3_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p2_poisoned <= io_core_dis_uops_3_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_br <= io_core_dis_uops_3_bits_is_br;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jalr <= io_core_dis_uops_3_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jal <= io_core_dis_uops_3_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sfb <= io_core_dis_uops_3_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_edge_inst <= io_core_dis_uops_3_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_taken <= io_core_dis_uops_3_bits_taken;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1_busy <= io_core_dis_uops_3_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2_busy <= io_core_dis_uops_3_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3_busy <= io_core_dis_uops_3_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bypassable <= io_core_dis_uops_3_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_signed <= io_core_dis_uops_3_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fence <= io_core_dis_uops_3_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fencei <= io_core_dis_uops_3_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_amo <= io_core_dis_uops_3_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_ldq <= io_core_dis_uops_3_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_stq <= io_core_dis_uops_3_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sys_pc2epc <= io_core_dis_uops_3_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_unique <= io_core_dis_uops_3_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_flush_on_commit <= io_core_dis_uops_3_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_is_rs1 <= io_core_dis_uops_3_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_val <= io_core_dis_uops_3_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_frs3_en <= io_core_dis_uops_3_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_val <= io_core_dis_uops_3_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_single <= io_core_dis_uops_3_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_pf_if <= io_core_dis_uops_3_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ae_if <= io_core_dis_uops_3_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ma_if <= io_core_dis_uops_3_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_debug_if <= io_core_dis_uops_3_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_xcpt_if <= io_core_dis_uops_3_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_st_dep_mask <= _GEN_930;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_2) begin	// @[lsu.scala:302:85]
        if (wrap_9)	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= _T_93;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_23_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_881) begin	// @[lsu.scala:304:5, :305:44]
      ldq_23_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_rvc <= io_core_dis_uops_2_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_2_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_load <= io_core_dis_uops_2_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_sta <= io_core_dis_uops_2_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_std <= io_core_dis_uops_2_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p1_poisoned <= io_core_dis_uops_2_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p2_poisoned <= io_core_dis_uops_2_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_br <= io_core_dis_uops_2_bits_is_br;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jalr <= io_core_dis_uops_2_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jal <= io_core_dis_uops_2_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sfb <= io_core_dis_uops_2_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_edge_inst <= io_core_dis_uops_2_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_taken <= io_core_dis_uops_2_bits_taken;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1_busy <= io_core_dis_uops_2_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2_busy <= io_core_dis_uops_2_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3_busy <= io_core_dis_uops_2_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bypassable <= io_core_dis_uops_2_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_signed <= io_core_dis_uops_2_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fence <= io_core_dis_uops_2_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fencei <= io_core_dis_uops_2_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_amo <= io_core_dis_uops_2_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_ldq <= io_core_dis_uops_2_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_stq <= io_core_dis_uops_2_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sys_pc2epc <= io_core_dis_uops_2_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_unique <= io_core_dis_uops_2_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_flush_on_commit <= io_core_dis_uops_2_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_is_rs1 <= io_core_dis_uops_2_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_val <= io_core_dis_uops_2_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_frs3_en <= io_core_dis_uops_2_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_val <= io_core_dis_uops_2_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_single <= io_core_dis_uops_2_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_pf_if <= io_core_dis_uops_2_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ae_if <= io_core_dis_uops_2_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ma_if <= io_core_dis_uops_2_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_debug_if <= io_core_dis_uops_2_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_xcpt_if <= io_core_dis_uops_2_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_st_dep_mask <= _GEN_857;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val_1) begin	// @[lsu.scala:302:85]
        if (wrap_5)	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= _T_53;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_23_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_664) begin	// @[lsu.scala:304:5, :306:44]
      ldq_23_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_rvc <= io_core_dis_uops_1_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_1_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_load <= io_core_dis_uops_1_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_sta <= io_core_dis_uops_1_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_std <= io_core_dis_uops_1_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p1_poisoned <= io_core_dis_uops_1_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p2_poisoned <= io_core_dis_uops_1_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_br <= io_core_dis_uops_1_bits_is_br;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jalr <= io_core_dis_uops_1_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jal <= io_core_dis_uops_1_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sfb <= io_core_dis_uops_1_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_edge_inst <= io_core_dis_uops_1_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_taken <= io_core_dis_uops_1_bits_taken;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1_busy <= io_core_dis_uops_1_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2_busy <= io_core_dis_uops_1_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3_busy <= io_core_dis_uops_1_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bypassable <= io_core_dis_uops_1_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_signed <= io_core_dis_uops_1_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fence <= io_core_dis_uops_1_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fencei <= io_core_dis_uops_1_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_amo <= io_core_dis_uops_1_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_ldq <= io_core_dis_uops_1_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_stq <= io_core_dis_uops_1_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sys_pc2epc <= io_core_dis_uops_1_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_unique <= io_core_dis_uops_1_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_flush_on_commit <= io_core_dis_uops_1_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_is_rs1 <= io_core_dis_uops_1_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_val <= io_core_dis_uops_1_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_frs3_en <= io_core_dis_uops_1_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_val <= io_core_dis_uops_1_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_single <= io_core_dis_uops_1_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_pf_if <= io_core_dis_uops_1_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ae_if <= io_core_dis_uops_1_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ma_if <= io_core_dis_uops_1_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_debug_if <= io_core_dis_uops_1_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_xcpt_if <= io_core_dis_uops_1_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_st_dep_mask <= _GEN_568;	// @[lsu.scala:209:16, :336:31]
      if (dis_st_val) begin	// @[lsu.scala:302:85]
        if (wrap_1)	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= 5'h0;	// @[lsu.scala:209:16]
        else	// @[util.scala:205:25]
          ldq_23_bits_youngest_stq_idx <= _T_13;	// @[lsu.scala:209:16, util.scala:206:28]
      end
      else	// @[lsu.scala:302:85]
        ldq_23_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else if (_GEN_519) begin	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_23_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_rvc <= io_core_dis_uops_0_bits_is_rvc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_fcn_dw <= io_core_dis_uops_0_bits_ctrl_fcn_dw;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_load <= io_core_dis_uops_0_bits_ctrl_is_load;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_sta <= io_core_dis_uops_0_bits_ctrl_is_sta;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ctrl_is_std <= io_core_dis_uops_0_bits_ctrl_is_std;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p1_poisoned <= io_core_dis_uops_0_bits_iw_p1_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_iw_p2_poisoned <= io_core_dis_uops_0_bits_iw_p2_poisoned;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_br <= io_core_dis_uops_0_bits_is_br;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jalr <= io_core_dis_uops_0_bits_is_jalr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_jal <= io_core_dis_uops_0_bits_is_jal;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sfb <= io_core_dis_uops_0_bits_is_sfb;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_edge_inst <= io_core_dis_uops_0_bits_edge_inst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_taken <= io_core_dis_uops_0_bits_taken;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs1_busy <= io_core_dis_uops_0_bits_prs1_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs2_busy <= io_core_dis_uops_0_bits_prs2_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_prs3_busy <= io_core_dis_uops_0_bits_prs3_busy;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bypassable <= io_core_dis_uops_0_bits_bypassable;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_mem_signed <= io_core_dis_uops_0_bits_mem_signed;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fence <= io_core_dis_uops_0_bits_is_fence;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_fencei <= io_core_dis_uops_0_bits_is_fencei;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_amo <= io_core_dis_uops_0_bits_is_amo;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_ldq <= io_core_dis_uops_0_bits_uses_ldq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_uses_stq <= io_core_dis_uops_0_bits_uses_stq;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_sys_pc2epc <= io_core_dis_uops_0_bits_is_sys_pc2epc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_is_unique <= io_core_dis_uops_0_bits_is_unique;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_flush_on_commit <= io_core_dis_uops_0_bits_flush_on_commit;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_is_rs1 <= io_core_dis_uops_0_bits_ldst_is_rs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_ldst_val <= io_core_dis_uops_0_bits_ldst_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_frs3_en <= io_core_dis_uops_0_bits_frs3_en;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_val <= io_core_dis_uops_0_bits_fp_val;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_fp_single <= io_core_dis_uops_0_bits_fp_single;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_pf_if <= io_core_dis_uops_0_bits_xcpt_pf_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ae_if <= io_core_dis_uops_0_bits_xcpt_ae_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_xcpt_ma_if <= io_core_dis_uops_0_bits_xcpt_ma_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_debug_if <= io_core_dis_uops_0_bits_bp_debug_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_bp_xcpt_if <= io_core_dis_uops_0_bits_bp_xcpt_if;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:209:16]
      ldq_23_bits_st_dep_mask <= _GEN_495;	// @[lsu.scala:209:16, :260:33]
      ldq_23_bits_youngest_stq_idx <= stq_tail;	// @[lsu.scala:209:16, :217:29]
    end
    else	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_23_bits_st_dep_mask <= _GEN_494 & ldq_23_bits_st_dep_mask;	// @[lsu.scala:209:16, :260:33, :277:5, :278:31]
    if (ldq_23_valid)	// @[lsu.scala:209:16]
      ldq_23_bits_uop_br_mask <= ldq_23_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:209:16, util.scala:85:27, :89:21]
    else if (_GEN_1098)	// @[lsu.scala:304:5, :305:44]
      ldq_23_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_1002)	// @[lsu.scala:304:5, :306:44]
      ldq_23_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_881)	// @[lsu.scala:304:5, :305:44]
      ldq_23_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_664)	// @[lsu.scala:304:5, :306:44]
      ldq_23_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:209:16]
    else if (_GEN_519)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_23_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:209:16]
    if (_GEN_1290) begin	// @[lsu.scala:304:5, :838:5, :840:45]
      if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
        ldq_23_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:209:16]
      else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_23_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:209:16, :465:79]
      else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
        ldq_23_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:209:16, :478:79]
      else	// @[lsu.scala:536:61]
        ldq_23_bits_uop_pdst <= 6'h0;	// @[lsu.scala:209:16]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          ldq_23_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:209:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          ldq_23_bits_addr_bits <= _GEN_296;	// @[lsu.scala:209:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_23_bits_addr_bits <= _GEN_184;	// @[lsu.scala:209:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          ldq_23_bits_addr_bits <= _GEN_193;	// @[lsu.scala:209:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          ldq_23_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:209:16, :242:34]
        else	// @[lsu.scala:536:61]
          ldq_23_bits_addr_bits <= 40'h0;	// @[lsu.scala:209:16]
      end
      else	// @[lsu.scala:710:58]
        ldq_23_bits_addr_bits <= _GEN_297;	// @[lsu.scala:209:16, :770:30]
      ldq_23_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:209:16, :710:58]
      ldq_23_bits_addr_is_uncacheable <= _ldq_bits_addr_is_uncacheable_T_1;	// @[lsu.scala:209:16, :844:71]
    end
    else if (_GEN_1098)	// @[lsu.scala:304:5, :305:44]
      ldq_23_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_1002)	// @[lsu.scala:304:5, :306:44]
      ldq_23_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_881)	// @[lsu.scala:304:5, :305:44]
      ldq_23_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_664)	// @[lsu.scala:304:5, :306:44]
      ldq_23_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:209:16]
    else if (_GEN_519)	// @[lsu.scala:209:16, :304:5, :305:44]
      ldq_23_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:209:16]
    if (_GEN_1123)	// @[lsu.scala:209:16, :304:5, :306:44]
      ldq_23_bits_uop_ppred <= 6'h0;	// @[lsu.scala:209:16]
    ldq_23_bits_uop_ppred_busy <= ~_GEN_1123 & ldq_23_bits_uop_ppred_busy;	// @[lsu.scala:209:16, :304:5, :306:44]
    ldq_23_bits_uop_exception <= mem_xcpt_valids_0 & mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_ldq_idx == 5'h17 | (_GEN_1098 ? io_core_dis_uops_4_bits_exception : _GEN_1002 ? io_core_dis_uops_3_bits_exception : _GEN_881 ? io_core_dis_uops_2_bits_exception : _GEN_664 ? io_core_dis_uops_1_bits_exception : _GEN_519 ? io_core_dis_uops_0_bits_exception : ldq_23_bits_uop_exception);	// @[lsu.scala:209:16, :304:5, :305:44, :306:44, :669:32, :673:32, :719:5, :725:7, :726:58, util.scala:205:25]
    ldq_23_bits_addr_valid <= ~_T_2141 & _GEN_2470 & _GEN_2422 & _GEN_2374 & _GEN_2302 & (_GEN_2183 ? ~_GEN_2133 & _GEN_1291 : ~_GEN_2206 & _GEN_1291);	// @[lsu.scala:209:16, :304:5, :838:5, :840:45, :1426:5, :1429:7, :1430:32, :1431:32, :1457:5, :1459:31, :1464:38, :1465:38, :1598:22, :1599:3, :1636:30, :1637:30]
    ldq_23_bits_executed <= ~_T_2141 & _GEN_2470 & _GEN_2422 & _GEN_2374 & _GEN_2302 & _GEN_2230 & (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | ~(io_dmem_nack_0_bits_uop_uses_ldq & _GEN_456)) & ((_T_1641 ? (_GEN_2035 ? ~_GEN_1412 & _GEN_2034 : ~(_T_1655 & _GEN_1412) & _GEN_2034) : _GEN_2034) | ~_GEN_1098 & (dis_ld_val_3 ? ~_GEN_978 & _GEN_712 : ~_GEN_881 & _GEN_712));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :311:44, :1093:36, :1132:48, :1150:{45,72}, :1152:9, :1156:46, :1159:9, :1164:37, :1165:9, :1168:46, :1176:{30,53}, :1286:5, :1289:7, :1293:7, :1295:62, :1457:5, :1459:31, :1598:22, :1599:3, :1636:30, :1638:30]
    ldq_23_bits_succeeded <= _GEN_2470 & _GEN_2422 & _GEN_2374 & _GEN_2302 & _GEN_2230 & (_GEN_2085 ? (io_dmem_resp_0_valid & io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_ldq_idx == 5'h17 ? _ldq_bits_succeeded_T : ~_GEN_1098 & (dis_ld_val_3 ? ~_GEN_978 & _GEN_736 : ~_GEN_881 & _GEN_736)) : _GEN_472);	// @[AMOALU.scala:11:17, lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :312:44, :1286:5, :1308:5, :1310:7, :1326:{42,72}, :1346:5, :1350:5, :1457:5, :1459:31, util.scala:205:25]
    ldq_23_bits_order_fail <= _GEN_2470 & _GEN_2422 & _GEN_2374 & _GEN_2302 & _GEN_2230 & (_T_1168 ? _GEN_1147 : _T_1180 ? _T_1184 | _GEN_1147 : _GEN_1435 | _GEN_1147);	// @[lsu.scala:209:16, :304:5, :313:44, :1092:34, :1093:36, :1103:131, :1104:37, :1108:39, :1109:76, :1110:34, :1118:37, :1120:34, :1123:34, :1124:36, :1286:5, :1457:5, :1459:31]
    ldq_23_bits_observed <= _T_1168 | ~_GEN_1098 & (dis_ld_val_3 ? ~_GEN_978 & _GEN_784 : ~_GEN_881 & _GEN_784);	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :314:44, :1092:34, :1093:36, :1096:30]
    ldq_23_bits_forward_std_val <= _GEN_2470 & _GEN_2422 & _GEN_2374 & _GEN_2302 & _GEN_2230 & (~_T_1725 & _GEN_2084 | ~_GEN_1098 & (dis_ld_val_3 ? ~_GEN_978 & _GEN_808 : ~_GEN_881 & _GEN_808));	// @[lsu.scala:209:16, :301:85, :304:5, :305:44, :310:44, :315:44, :1286:5, :1308:5, :1345:30, :1346:5, :1350:5, :1371:33, :1372:35, :1457:5, :1459:31]
    if (_GEN_2085) begin	// @[lsu.scala:1308:5, :1346:5, :1350:5]
    end
    else	// @[lsu.scala:1308:5, :1346:5, :1350:5]
      ldq_23_bits_forward_stq_idx <= wb_forward_stq_idx_0;	// @[lsu.scala:209:16, :1069:36]
    stq_0_valid <= ~_GEN_2546 & (clear_store ? ~_GEN_2472 & _GEN_1149 : ~_GEN_2086 & _GEN_1149);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    if (_GEN_2545) begin	// @[lsu.scala:1507:3, :1599:3, :1604:5, :1605:16]
      stq_0_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_0_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_1_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_2_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_3_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_4_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_5_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_6_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_7_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_8_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_9_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_10_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_11_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_12_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_13_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_14_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_15_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_16_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_16_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_17_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_17_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_18_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_18_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_19_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_19_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_20_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_20_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_21_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_21_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_22_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_22_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_uopc <= 7'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_debug_inst <= 32'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_debug_pc <= 40'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_iq_type <= 3'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_fu_code <= 10'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ctrl_br_type <= 4'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ctrl_op1_sel <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ctrl_op2_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ctrl_imm_sel <= 3'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ctrl_op_fcn <= 4'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ctrl_csr_cmd <= 3'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_iw_state <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_br_mask <= 16'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_br_tag <= 4'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ftq_idx <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_pc_lob <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_imm_packed <= 20'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_csr_addr <= 12'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_rob_idx <= 8'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ldq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_stq_idx <= 5'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_rxq_idx <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_prs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_prs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_prs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_stale_pdst <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_exc_cause <= 64'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_mem_cmd <= 5'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_mem_size <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_ldst <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_lrs1 <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_lrs2 <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_lrs3 <= 6'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_dst_rtype <= 2'h2;	// @[lsu.scala:210:16]
      stq_23_bits_uop_lrs1_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_lrs2_rtype <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_debug_fsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_23_bits_uop_debug_tsrc <= 2'h0;	// @[lsu.scala:210:16]
      stq_head <= 5'h0;	// @[lsu.scala:216:29]
      stq_commit_head <= 5'h0;	// @[lsu.scala:218:29]
      stq_execute_head <= 5'h0;	// @[lsu.scala:219:29]
    end
    else begin	// @[lsu.scala:1507:3, :1599:3, :1604:5, :1605:16]
      if (_GEN_1196) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1027) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_906) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_833) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_544) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_0_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_0_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_0_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_0_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_0_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_0_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_0_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_0_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_0_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_0_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_0_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_0_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_0_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_0_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_0_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_0_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_0_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_0_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_0_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_0_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_0_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_0_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_0_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_0_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_0_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_0_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_0_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_0_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_0_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_0_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_0_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_0_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_0_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_0_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_0_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_0_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_0_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_0_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_0_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_0_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_0_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_0_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_0_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_0_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_0_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_0_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_0_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_0_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_0_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_0_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_0_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_0_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_0_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_0_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_0_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_0_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_0_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_0_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_0_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_0_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_0_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_0_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_0_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_0_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_0_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_0_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_0_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_0_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_0_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_0_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_0_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_0_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_0_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_0_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_0_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_0_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_0_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_0_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_0_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_0_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_0_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_0_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_0_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_0_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_0_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_0_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_0_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_0_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_0_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_0_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_0_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_0_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_0_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_0_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_0_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_0_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_0_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_0_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_0_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_0_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_0_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_0_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_0_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_0_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_0_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_0_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_0_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_0_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_0_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_0_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_0_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_0_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_0_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_0_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_0_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_0_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_0_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_0_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_0_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_0_valid)	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_mask <= stq_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1196) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1027) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_906) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_833) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_544) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_0_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_0_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_0_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_0_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_0_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1292) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_0_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_0_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1196) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1027) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_906) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_833) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_544) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_0_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_0_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_0_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_0_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_0_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1197) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1028) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_907) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_834) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_545) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_1_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_1_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_1_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_1_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_1_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_1_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_1_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_1_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_1_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_1_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_1_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_1_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_1_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_1_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_1_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_1_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_1_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_1_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_1_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_1_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_1_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_1_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_1_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_1_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_1_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_1_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_1_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_1_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_1_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_1_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_1_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_1_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_1_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_1_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_1_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_1_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_1_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_1_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_1_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_1_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_1_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_1_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_1_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_1_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_1_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_1_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_1_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_1_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_1_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_1_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_1_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_1_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_1_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_1_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_1_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_1_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_1_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_1_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_1_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_1_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_1_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_1_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_1_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_1_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_1_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_1_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_1_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_1_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_1_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_1_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_1_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_1_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_1_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_1_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_1_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_1_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_1_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_1_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_1_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_1_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_1_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_1_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_1_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_1_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_1_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_1_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_1_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_1_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_1_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_1_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_1_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_1_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_1_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_1_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_1_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_1_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_1_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_1_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_1_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_1_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_1_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_1_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_1_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_1_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_1_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_1_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_1_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_1_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_1_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_1_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_1_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_1_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_1_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_1_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_1_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_1_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_1_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_1_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_1_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_1_valid)	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_mask <= stq_1_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1197) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1028) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_907) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_834) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_545) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_1_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_1_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_1_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_1_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_1_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1294) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_1_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_1_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1197) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1028) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_907) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_834) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_545) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_1_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_1_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_1_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_1_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_1_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1198) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1029) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_908) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_835) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_546) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_2_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_2_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_2_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_2_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_2_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_2_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_2_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_2_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_2_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_2_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_2_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_2_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_2_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_2_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_2_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_2_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_2_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_2_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_2_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_2_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_2_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_2_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_2_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_2_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_2_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_2_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_2_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_2_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_2_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_2_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_2_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_2_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_2_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_2_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_2_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_2_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_2_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_2_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_2_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_2_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_2_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_2_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_2_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_2_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_2_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_2_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_2_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_2_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_2_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_2_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_2_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_2_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_2_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_2_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_2_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_2_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_2_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_2_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_2_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_2_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_2_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_2_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_2_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_2_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_2_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_2_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_2_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_2_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_2_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_2_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_2_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_2_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_2_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_2_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_2_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_2_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_2_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_2_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_2_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_2_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_2_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_2_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_2_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_2_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_2_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_2_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_2_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_2_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_2_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_2_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_2_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_2_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_2_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_2_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_2_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_2_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_2_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_2_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_2_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_2_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_2_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_2_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_2_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_2_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_2_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_2_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_2_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_2_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_2_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_2_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_2_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_2_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_2_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_2_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_2_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_2_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_2_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_2_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_2_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_2_valid)	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_mask <= stq_2_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1198) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1029) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_908) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_835) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_546) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_2_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_2_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_2_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_2_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_2_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1296) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_2_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_2_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1198) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1029) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_908) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_835) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_546) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_2_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_2_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_2_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_2_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_2_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1199) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1030) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_909) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_836) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_547) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_3_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_3_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_3_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_3_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_3_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_3_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_3_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_3_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_3_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_3_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_3_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_3_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_3_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_3_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_3_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_3_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_3_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_3_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_3_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_3_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_3_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_3_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_3_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_3_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_3_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_3_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_3_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_3_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_3_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_3_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_3_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_3_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_3_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_3_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_3_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_3_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_3_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_3_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_3_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_3_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_3_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_3_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_3_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_3_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_3_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_3_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_3_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_3_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_3_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_3_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_3_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_3_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_3_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_3_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_3_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_3_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_3_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_3_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_3_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_3_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_3_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_3_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_3_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_3_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_3_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_3_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_3_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_3_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_3_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_3_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_3_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_3_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_3_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_3_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_3_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_3_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_3_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_3_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_3_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_3_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_3_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_3_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_3_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_3_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_3_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_3_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_3_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_3_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_3_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_3_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_3_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_3_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_3_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_3_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_3_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_3_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_3_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_3_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_3_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_3_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_3_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_3_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_3_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_3_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_3_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_3_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_3_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_3_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_3_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_3_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_3_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_3_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_3_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_3_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_3_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_3_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_3_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_3_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_3_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_3_valid)	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_mask <= stq_3_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1199) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1030) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_909) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_836) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_547) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_3_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_3_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_3_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_3_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_3_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1298) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_3_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_3_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1199) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1030) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_909) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_836) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_547) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_3_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_3_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_3_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_3_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_3_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1200) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1031) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_910) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_837) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_548) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_4_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_4_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_4_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_4_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_4_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_4_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_4_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_4_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_4_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_4_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_4_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_4_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_4_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_4_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_4_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_4_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_4_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_4_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_4_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_4_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_4_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_4_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_4_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_4_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_4_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_4_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_4_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_4_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_4_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_4_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_4_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_4_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_4_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_4_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_4_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_4_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_4_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_4_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_4_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_4_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_4_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_4_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_4_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_4_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_4_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_4_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_4_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_4_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_4_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_4_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_4_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_4_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_4_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_4_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_4_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_4_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_4_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_4_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_4_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_4_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_4_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_4_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_4_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_4_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_4_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_4_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_4_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_4_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_4_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_4_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_4_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_4_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_4_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_4_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_4_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_4_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_4_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_4_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_4_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_4_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_4_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_4_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_4_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_4_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_4_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_4_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_4_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_4_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_4_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_4_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_4_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_4_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_4_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_4_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_4_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_4_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_4_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_4_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_4_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_4_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_4_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_4_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_4_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_4_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_4_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_4_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_4_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_4_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_4_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_4_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_4_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_4_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_4_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_4_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_4_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_4_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_4_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_4_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_4_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_4_valid)	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_mask <= stq_4_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1200) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1031) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_910) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_837) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_548) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_4_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_4_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_4_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_4_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_4_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1300) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_4_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_4_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1200) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1031) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_910) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_837) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_548) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_4_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_4_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_4_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_4_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_4_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1201) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1032) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_911) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_838) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_549) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_5_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_5_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_5_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_5_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_5_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_5_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_5_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_5_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_5_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_5_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_5_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_5_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_5_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_5_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_5_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_5_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_5_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_5_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_5_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_5_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_5_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_5_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_5_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_5_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_5_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_5_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_5_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_5_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_5_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_5_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_5_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_5_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_5_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_5_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_5_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_5_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_5_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_5_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_5_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_5_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_5_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_5_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_5_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_5_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_5_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_5_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_5_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_5_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_5_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_5_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_5_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_5_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_5_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_5_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_5_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_5_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_5_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_5_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_5_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_5_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_5_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_5_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_5_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_5_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_5_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_5_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_5_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_5_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_5_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_5_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_5_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_5_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_5_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_5_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_5_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_5_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_5_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_5_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_5_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_5_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_5_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_5_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_5_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_5_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_5_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_5_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_5_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_5_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_5_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_5_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_5_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_5_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_5_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_5_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_5_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_5_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_5_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_5_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_5_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_5_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_5_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_5_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_5_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_5_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_5_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_5_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_5_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_5_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_5_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_5_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_5_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_5_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_5_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_5_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_5_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_5_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_5_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_5_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_5_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_5_valid)	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_mask <= stq_5_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1201) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1032) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_911) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_838) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_549) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_5_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_5_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_5_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_5_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_5_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1302) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_5_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_5_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1201) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1032) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_911) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_838) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_549) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_5_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_5_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_5_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_5_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_5_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1202) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1033) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_912) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_839) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_550) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_6_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_6_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_6_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_6_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_6_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_6_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_6_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_6_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_6_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_6_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_6_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_6_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_6_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_6_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_6_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_6_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_6_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_6_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_6_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_6_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_6_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_6_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_6_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_6_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_6_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_6_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_6_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_6_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_6_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_6_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_6_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_6_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_6_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_6_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_6_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_6_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_6_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_6_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_6_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_6_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_6_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_6_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_6_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_6_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_6_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_6_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_6_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_6_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_6_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_6_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_6_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_6_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_6_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_6_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_6_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_6_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_6_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_6_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_6_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_6_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_6_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_6_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_6_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_6_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_6_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_6_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_6_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_6_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_6_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_6_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_6_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_6_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_6_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_6_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_6_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_6_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_6_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_6_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_6_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_6_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_6_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_6_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_6_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_6_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_6_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_6_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_6_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_6_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_6_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_6_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_6_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_6_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_6_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_6_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_6_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_6_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_6_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_6_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_6_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_6_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_6_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_6_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_6_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_6_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_6_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_6_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_6_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_6_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_6_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_6_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_6_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_6_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_6_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_6_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_6_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_6_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_6_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_6_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_6_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_6_valid)	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_mask <= stq_6_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1202) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1033) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_912) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_839) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_550) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_6_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_6_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_6_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_6_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_6_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1304) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_6_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_6_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1202) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1033) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_912) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_839) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_550) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_6_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_6_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_6_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_6_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_6_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1203) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1034) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_913) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_840) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_551) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_7_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_7_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_7_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_7_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_7_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_7_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_7_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_7_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_7_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_7_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_7_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_7_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_7_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_7_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_7_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_7_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_7_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_7_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_7_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_7_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_7_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_7_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_7_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_7_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_7_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_7_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_7_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_7_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_7_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_7_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_7_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_7_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_7_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_7_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_7_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_7_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_7_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_7_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_7_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_7_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_7_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_7_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_7_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_7_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_7_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_7_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_7_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_7_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_7_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_7_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_7_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_7_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_7_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_7_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_7_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_7_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_7_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_7_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_7_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_7_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_7_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_7_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_7_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_7_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_7_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_7_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_7_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_7_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_7_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_7_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_7_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_7_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_7_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_7_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_7_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_7_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_7_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_7_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_7_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_7_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_7_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_7_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_7_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_7_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_7_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_7_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_7_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_7_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_7_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_7_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_7_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_7_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_7_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_7_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_7_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_7_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_7_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_7_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_7_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_7_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_7_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_7_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_7_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_7_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_7_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_7_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_7_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_7_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_7_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_7_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_7_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_7_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_7_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_7_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_7_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_7_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_7_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_7_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_7_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_7_valid)	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_mask <= stq_7_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1203) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1034) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_913) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_840) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_551) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_7_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_7_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_7_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_7_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_7_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1306) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_7_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_7_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1203) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1034) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_913) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_840) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_551) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_7_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_7_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_7_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_7_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_7_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1204) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1035) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_914) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_841) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_552) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_8_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_8_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_8_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_8_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_8_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_8_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_8_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_8_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_8_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_8_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_8_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_8_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_8_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_8_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_8_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_8_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_8_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_8_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_8_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_8_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_8_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_8_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_8_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_8_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_8_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_8_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_8_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_8_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_8_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_8_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_8_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_8_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_8_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_8_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_8_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_8_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_8_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_8_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_8_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_8_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_8_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_8_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_8_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_8_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_8_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_8_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_8_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_8_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_8_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_8_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_8_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_8_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_8_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_8_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_8_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_8_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_8_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_8_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_8_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_8_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_8_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_8_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_8_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_8_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_8_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_8_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_8_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_8_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_8_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_8_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_8_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_8_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_8_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_8_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_8_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_8_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_8_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_8_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_8_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_8_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_8_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_8_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_8_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_8_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_8_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_8_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_8_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_8_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_8_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_8_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_8_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_8_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_8_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_8_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_8_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_8_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_8_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_8_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_8_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_8_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_8_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_8_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_8_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_8_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_8_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_8_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_8_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_8_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_8_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_8_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_8_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_8_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_8_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_8_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_8_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_8_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_8_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_8_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_8_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_8_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_8_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_8_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_8_valid)	// @[lsu.scala:210:16]
        stq_8_bits_uop_br_mask <= stq_8_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1204) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1035) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_914) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_841) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_552) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_8_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_8_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_8_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_8_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_8_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1308) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_8_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_8_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1204) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1035) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_914) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_841) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_552) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_8_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_8_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_8_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_8_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_8_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1205) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1036) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_915) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_842) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_553) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_9_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_9_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_9_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_9_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_9_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_9_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_9_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_9_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_9_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_9_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_9_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_9_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_9_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_9_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_9_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_9_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_9_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_9_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_9_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_9_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_9_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_9_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_9_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_9_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_9_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_9_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_9_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_9_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_9_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_9_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_9_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_9_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_9_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_9_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_9_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_9_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_9_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_9_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_9_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_9_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_9_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_9_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_9_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_9_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_9_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_9_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_9_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_9_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_9_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_9_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_9_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_9_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_9_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_9_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_9_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_9_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_9_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_9_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_9_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_9_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_9_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_9_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_9_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_9_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_9_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_9_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_9_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_9_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_9_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_9_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_9_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_9_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_9_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_9_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_9_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_9_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_9_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_9_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_9_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_9_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_9_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_9_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_9_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_9_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_9_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_9_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_9_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_9_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_9_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_9_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_9_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_9_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_9_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_9_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_9_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_9_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_9_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_9_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_9_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_9_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_9_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_9_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_9_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_9_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_9_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_9_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_9_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_9_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_9_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_9_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_9_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_9_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_9_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_9_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_9_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_9_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_9_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_9_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_9_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_9_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_9_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_9_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_9_valid)	// @[lsu.scala:210:16]
        stq_9_bits_uop_br_mask <= stq_9_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1205) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1036) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_915) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_842) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_553) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_9_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_9_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_9_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_9_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_9_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1310) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_9_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_9_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1205) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1036) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_915) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_842) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_553) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_9_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_9_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_9_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_9_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_9_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1206) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1037) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_916) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_843) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_554) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_10_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_10_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_10_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_10_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_10_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_10_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_10_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_10_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_10_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_10_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_10_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_10_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_10_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_10_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_10_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_10_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_10_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_10_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_10_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_10_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_10_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_10_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_10_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_10_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_10_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_10_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_10_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_10_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_10_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_10_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_10_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_10_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_10_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_10_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_10_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_10_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_10_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_10_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_10_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_10_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_10_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_10_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_10_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_10_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_10_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_10_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_10_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_10_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_10_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_10_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_10_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_10_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_10_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_10_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_10_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_10_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_10_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_10_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_10_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_10_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_10_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_10_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_10_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_10_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_10_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_10_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_10_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_10_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_10_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_10_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_10_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_10_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_10_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_10_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_10_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_10_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_10_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_10_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_10_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_10_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_10_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_10_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_10_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_10_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_10_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_10_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_10_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_10_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_10_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_10_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_10_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_10_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_10_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_10_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_10_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_10_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_10_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_10_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_10_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_10_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_10_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_10_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_10_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_10_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_10_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_10_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_10_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_10_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_10_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_10_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_10_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_10_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_10_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_10_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_10_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_10_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_10_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_10_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_10_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_10_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_10_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_10_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_10_valid)	// @[lsu.scala:210:16]
        stq_10_bits_uop_br_mask <= stq_10_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1206) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1037) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_916) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_843) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_554) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_10_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_10_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_10_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_10_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_10_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1312) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_10_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_10_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1206) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1037) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_916) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_843) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_554) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_10_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_10_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_10_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_10_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_10_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1207) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1038) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_917) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_844) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_555) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_11_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_11_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_11_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_11_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_11_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_11_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_11_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_11_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_11_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_11_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_11_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_11_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_11_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_11_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_11_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_11_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_11_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_11_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_11_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_11_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_11_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_11_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_11_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_11_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_11_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_11_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_11_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_11_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_11_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_11_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_11_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_11_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_11_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_11_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_11_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_11_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_11_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_11_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_11_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_11_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_11_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_11_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_11_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_11_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_11_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_11_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_11_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_11_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_11_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_11_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_11_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_11_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_11_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_11_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_11_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_11_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_11_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_11_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_11_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_11_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_11_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_11_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_11_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_11_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_11_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_11_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_11_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_11_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_11_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_11_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_11_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_11_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_11_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_11_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_11_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_11_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_11_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_11_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_11_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_11_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_11_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_11_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_11_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_11_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_11_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_11_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_11_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_11_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_11_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_11_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_11_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_11_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_11_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_11_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_11_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_11_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_11_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_11_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_11_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_11_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_11_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_11_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_11_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_11_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_11_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_11_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_11_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_11_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_11_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_11_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_11_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_11_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_11_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_11_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_11_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_11_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_11_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_11_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_11_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_11_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_11_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_11_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_11_valid)	// @[lsu.scala:210:16]
        stq_11_bits_uop_br_mask <= stq_11_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1207) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1038) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_917) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_844) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_555) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_11_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_11_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_11_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_11_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_11_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1314) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_11_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_11_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1207) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1038) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_917) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_844) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_555) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_11_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_11_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_11_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_11_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_11_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1208) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1039) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_918) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_845) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_556) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_12_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_12_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_12_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_12_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_12_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_12_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_12_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_12_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_12_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_12_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_12_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_12_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_12_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_12_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_12_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_12_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_12_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_12_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_12_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_12_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_12_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_12_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_12_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_12_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_12_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_12_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_12_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_12_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_12_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_12_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_12_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_12_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_12_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_12_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_12_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_12_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_12_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_12_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_12_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_12_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_12_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_12_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_12_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_12_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_12_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_12_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_12_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_12_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_12_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_12_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_12_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_12_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_12_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_12_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_12_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_12_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_12_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_12_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_12_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_12_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_12_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_12_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_12_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_12_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_12_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_12_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_12_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_12_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_12_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_12_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_12_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_12_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_12_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_12_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_12_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_12_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_12_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_12_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_12_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_12_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_12_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_12_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_12_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_12_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_12_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_12_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_12_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_12_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_12_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_12_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_12_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_12_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_12_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_12_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_12_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_12_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_12_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_12_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_12_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_12_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_12_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_12_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_12_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_12_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_12_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_12_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_12_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_12_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_12_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_12_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_12_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_12_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_12_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_12_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_12_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_12_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_12_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_12_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_12_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_12_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_12_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_12_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_12_valid)	// @[lsu.scala:210:16]
        stq_12_bits_uop_br_mask <= stq_12_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1208) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1039) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_918) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_845) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_556) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_12_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_12_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_12_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_12_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_12_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1316) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_12_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_12_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1208) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1039) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_918) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_845) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_556) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_12_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_12_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_12_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_12_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_12_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1209) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1040) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_919) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_846) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_557) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_13_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_13_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_13_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_13_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_13_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_13_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_13_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_13_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_13_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_13_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_13_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_13_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_13_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_13_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_13_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_13_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_13_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_13_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_13_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_13_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_13_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_13_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_13_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_13_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_13_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_13_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_13_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_13_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_13_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_13_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_13_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_13_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_13_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_13_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_13_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_13_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_13_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_13_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_13_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_13_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_13_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_13_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_13_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_13_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_13_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_13_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_13_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_13_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_13_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_13_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_13_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_13_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_13_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_13_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_13_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_13_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_13_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_13_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_13_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_13_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_13_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_13_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_13_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_13_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_13_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_13_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_13_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_13_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_13_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_13_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_13_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_13_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_13_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_13_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_13_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_13_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_13_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_13_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_13_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_13_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_13_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_13_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_13_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_13_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_13_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_13_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_13_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_13_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_13_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_13_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_13_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_13_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_13_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_13_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_13_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_13_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_13_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_13_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_13_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_13_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_13_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_13_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_13_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_13_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_13_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_13_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_13_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_13_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_13_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_13_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_13_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_13_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_13_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_13_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_13_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_13_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_13_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_13_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_13_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_13_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_13_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_13_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_13_valid)	// @[lsu.scala:210:16]
        stq_13_bits_uop_br_mask <= stq_13_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1209) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1040) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_919) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_846) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_557) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_13_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_13_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_13_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_13_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_13_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1318) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_13_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_13_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1209) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1040) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_919) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_846) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_557) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_13_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_13_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_13_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_13_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_13_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1210) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1041) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_920) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_847) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_558) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_14_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_14_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_14_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_14_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_14_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_14_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_14_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_14_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_14_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_14_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_14_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_14_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_14_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_14_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_14_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_14_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_14_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_14_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_14_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_14_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_14_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_14_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_14_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_14_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_14_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_14_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_14_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_14_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_14_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_14_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_14_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_14_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_14_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_14_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_14_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_14_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_14_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_14_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_14_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_14_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_14_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_14_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_14_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_14_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_14_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_14_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_14_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_14_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_14_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_14_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_14_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_14_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_14_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_14_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_14_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_14_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_14_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_14_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_14_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_14_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_14_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_14_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_14_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_14_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_14_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_14_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_14_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_14_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_14_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_14_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_14_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_14_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_14_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_14_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_14_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_14_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_14_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_14_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_14_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_14_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_14_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_14_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_14_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_14_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_14_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_14_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_14_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_14_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_14_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_14_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_14_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_14_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_14_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_14_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_14_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_14_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_14_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_14_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_14_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_14_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_14_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_14_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_14_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_14_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_14_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_14_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_14_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_14_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_14_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_14_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_14_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_14_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_14_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_14_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_14_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_14_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_14_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_14_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_14_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_14_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_14_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_14_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_14_valid)	// @[lsu.scala:210:16]
        stq_14_bits_uop_br_mask <= stq_14_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1210) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1041) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_920) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_847) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_558) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_14_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_14_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_14_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_14_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_14_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1320) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_14_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_14_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1210) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1041) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_920) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_847) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_558) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_14_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_14_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_14_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_14_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_14_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1211) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1042) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_921) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_848) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_559) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_15_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_15_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_15_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_15_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_15_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_15_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_15_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_15_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_15_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_15_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_15_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_15_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_15_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_15_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_15_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_15_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_15_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_15_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_15_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_15_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_15_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_15_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_15_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_15_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_15_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_15_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_15_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_15_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_15_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_15_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_15_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_15_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_15_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_15_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_15_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_15_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_15_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_15_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_15_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_15_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_15_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_15_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_15_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_15_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_15_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_15_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_15_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_15_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_15_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_15_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_15_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_15_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_15_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_15_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_15_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_15_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_15_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_15_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_15_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_15_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_15_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_15_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_15_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_15_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_15_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_15_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_15_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_15_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_15_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_15_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_15_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_15_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_15_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_15_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_15_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_15_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_15_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_15_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_15_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_15_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_15_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_15_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_15_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_15_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_15_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_15_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_15_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_15_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_15_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_15_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_15_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_15_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_15_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_15_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_15_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_15_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_15_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_15_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_15_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_15_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_15_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_15_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_15_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_15_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_15_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_15_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_15_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_15_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_15_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_15_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_15_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_15_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_15_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_15_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_15_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_15_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_15_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_15_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_15_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_15_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_15_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_15_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_15_valid)	// @[lsu.scala:210:16]
        stq_15_bits_uop_br_mask <= stq_15_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1211) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1042) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_921) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_848) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_559) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_15_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_15_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_15_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_15_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_15_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1322) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_15_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_15_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1211) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1042) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_921) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_848) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_559) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_15_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_15_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_15_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_15_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_15_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1212) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1043) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_922) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_849) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_560) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_16_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_16_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_16_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_16_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_16_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_16_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_16_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_16_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_16_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_16_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_16_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_16_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_16_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_16_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_16_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_16_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_16_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_16_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_16_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_16_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_16_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_16_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_16_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_16_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_16_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_16_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_16_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_16_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_16_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_16_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_16_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_16_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_16_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_16_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_16_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_16_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_16_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_16_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_16_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_16_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_16_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_16_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_16_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_16_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_16_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_16_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_16_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_16_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_16_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_16_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_16_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_16_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_16_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_16_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_16_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_16_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_16_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_16_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_16_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_16_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_16_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_16_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_16_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_16_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_16_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_16_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_16_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_16_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_16_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_16_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_16_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_16_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_16_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_16_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_16_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_16_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_16_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_16_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_16_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_16_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_16_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_16_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_16_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_16_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_16_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_16_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_16_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_16_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_16_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_16_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_16_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_16_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_16_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_16_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_16_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_16_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_16_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_16_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_16_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_16_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_16_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_16_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_16_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_16_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_16_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_16_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_16_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_16_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_16_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_16_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_16_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_16_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_16_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_16_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_16_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_16_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_16_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_16_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_16_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_16_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_16_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_16_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_16_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_16_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_16_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_16_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_16_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_16_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_16_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_16_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_16_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_16_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_16_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_16_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_16_valid)	// @[lsu.scala:210:16]
        stq_16_bits_uop_br_mask <= stq_16_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1212) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1043) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_922) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_849) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_560) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_16_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_16_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_16_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_16_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_16_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1324) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_16_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_16_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_16_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_16_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1212) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1043) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_922) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_849) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_560) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_16_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_16_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_16_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_16_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_16_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1213) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1044) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_923) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_850) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_561) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_17_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_17_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_17_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_17_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_17_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_17_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_17_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_17_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_17_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_17_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_17_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_17_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_17_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_17_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_17_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_17_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_17_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_17_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_17_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_17_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_17_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_17_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_17_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_17_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_17_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_17_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_17_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_17_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_17_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_17_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_17_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_17_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_17_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_17_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_17_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_17_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_17_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_17_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_17_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_17_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_17_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_17_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_17_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_17_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_17_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_17_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_17_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_17_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_17_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_17_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_17_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_17_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_17_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_17_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_17_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_17_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_17_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_17_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_17_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_17_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_17_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_17_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_17_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_17_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_17_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_17_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_17_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_17_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_17_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_17_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_17_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_17_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_17_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_17_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_17_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_17_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_17_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_17_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_17_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_17_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_17_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_17_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_17_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_17_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_17_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_17_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_17_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_17_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_17_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_17_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_17_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_17_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_17_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_17_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_17_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_17_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_17_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_17_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_17_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_17_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_17_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_17_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_17_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_17_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_17_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_17_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_17_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_17_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_17_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_17_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_17_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_17_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_17_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_17_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_17_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_17_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_17_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_17_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_17_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_17_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_17_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_17_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_17_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_17_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_17_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_17_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_17_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_17_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_17_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_17_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_17_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_17_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_17_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_17_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_17_valid)	// @[lsu.scala:210:16]
        stq_17_bits_uop_br_mask <= stq_17_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1213) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1044) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_923) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_850) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_561) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_17_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_17_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_17_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_17_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_17_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1326) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_17_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_17_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_17_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_17_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1213) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1044) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_923) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_850) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_561) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_17_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_17_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_17_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_17_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_17_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1214) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1045) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_924) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_851) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_562) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_18_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_18_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_18_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_18_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_18_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_18_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_18_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_18_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_18_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_18_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_18_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_18_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_18_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_18_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_18_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_18_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_18_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_18_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_18_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_18_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_18_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_18_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_18_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_18_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_18_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_18_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_18_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_18_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_18_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_18_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_18_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_18_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_18_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_18_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_18_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_18_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_18_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_18_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_18_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_18_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_18_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_18_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_18_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_18_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_18_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_18_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_18_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_18_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_18_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_18_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_18_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_18_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_18_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_18_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_18_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_18_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_18_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_18_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_18_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_18_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_18_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_18_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_18_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_18_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_18_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_18_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_18_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_18_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_18_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_18_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_18_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_18_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_18_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_18_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_18_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_18_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_18_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_18_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_18_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_18_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_18_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_18_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_18_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_18_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_18_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_18_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_18_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_18_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_18_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_18_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_18_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_18_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_18_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_18_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_18_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_18_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_18_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_18_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_18_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_18_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_18_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_18_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_18_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_18_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_18_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_18_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_18_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_18_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_18_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_18_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_18_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_18_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_18_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_18_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_18_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_18_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_18_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_18_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_18_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_18_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_18_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_18_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_18_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_18_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_18_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_18_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_18_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_18_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_18_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_18_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_18_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_18_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_18_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_18_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_18_valid)	// @[lsu.scala:210:16]
        stq_18_bits_uop_br_mask <= stq_18_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1214) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1045) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_924) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_851) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_562) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_18_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_18_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_18_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_18_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_18_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1328) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_18_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_18_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_18_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_18_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1214) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1045) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_924) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_851) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_562) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_18_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_18_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_18_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_18_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_18_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1215) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1046) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_925) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_852) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_563) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_19_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_19_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_19_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_19_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_19_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_19_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_19_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_19_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_19_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_19_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_19_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_19_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_19_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_19_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_19_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_19_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_19_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_19_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_19_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_19_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_19_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_19_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_19_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_19_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_19_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_19_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_19_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_19_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_19_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_19_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_19_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_19_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_19_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_19_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_19_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_19_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_19_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_19_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_19_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_19_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_19_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_19_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_19_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_19_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_19_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_19_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_19_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_19_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_19_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_19_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_19_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_19_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_19_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_19_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_19_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_19_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_19_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_19_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_19_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_19_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_19_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_19_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_19_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_19_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_19_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_19_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_19_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_19_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_19_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_19_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_19_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_19_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_19_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_19_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_19_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_19_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_19_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_19_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_19_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_19_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_19_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_19_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_19_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_19_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_19_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_19_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_19_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_19_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_19_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_19_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_19_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_19_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_19_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_19_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_19_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_19_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_19_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_19_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_19_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_19_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_19_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_19_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_19_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_19_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_19_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_19_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_19_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_19_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_19_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_19_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_19_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_19_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_19_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_19_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_19_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_19_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_19_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_19_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_19_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_19_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_19_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_19_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_19_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_19_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_19_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_19_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_19_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_19_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_19_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_19_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_19_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_19_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_19_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_19_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_19_valid)	// @[lsu.scala:210:16]
        stq_19_bits_uop_br_mask <= stq_19_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1215) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1046) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_925) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_852) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_563) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_19_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_19_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_19_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_19_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_19_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1330) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_19_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_19_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_19_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_19_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1215) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1046) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_925) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_852) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_563) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_19_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_19_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_19_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_19_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_19_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1216) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1047) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_926) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_853) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_564) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_20_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_20_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_20_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_20_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_20_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_20_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_20_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_20_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_20_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_20_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_20_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_20_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_20_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_20_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_20_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_20_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_20_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_20_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_20_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_20_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_20_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_20_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_20_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_20_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_20_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_20_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_20_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_20_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_20_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_20_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_20_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_20_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_20_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_20_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_20_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_20_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_20_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_20_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_20_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_20_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_20_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_20_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_20_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_20_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_20_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_20_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_20_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_20_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_20_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_20_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_20_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_20_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_20_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_20_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_20_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_20_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_20_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_20_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_20_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_20_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_20_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_20_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_20_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_20_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_20_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_20_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_20_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_20_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_20_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_20_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_20_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_20_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_20_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_20_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_20_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_20_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_20_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_20_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_20_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_20_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_20_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_20_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_20_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_20_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_20_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_20_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_20_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_20_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_20_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_20_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_20_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_20_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_20_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_20_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_20_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_20_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_20_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_20_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_20_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_20_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_20_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_20_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_20_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_20_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_20_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_20_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_20_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_20_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_20_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_20_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_20_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_20_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_20_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_20_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_20_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_20_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_20_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_20_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_20_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_20_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_20_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_20_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_20_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_20_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_20_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_20_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_20_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_20_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_20_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_20_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_20_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_20_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_20_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_20_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_20_valid)	// @[lsu.scala:210:16]
        stq_20_bits_uop_br_mask <= stq_20_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1216) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1047) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_926) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_853) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_564) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_20_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_20_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_20_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_20_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_20_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1332) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_20_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_20_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_20_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_20_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1216) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1047) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_926) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_853) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_564) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_20_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_20_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_20_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_20_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_20_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1217) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1048) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_927) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_854) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_565) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_21_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_21_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_21_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_21_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_21_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_21_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_21_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_21_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_21_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_21_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_21_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_21_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_21_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_21_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_21_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_21_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_21_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_21_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_21_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_21_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_21_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_21_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_21_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_21_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_21_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_21_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_21_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_21_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_21_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_21_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_21_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_21_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_21_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_21_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_21_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_21_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_21_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_21_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_21_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_21_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_21_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_21_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_21_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_21_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_21_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_21_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_21_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_21_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_21_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_21_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_21_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_21_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_21_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_21_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_21_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_21_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_21_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_21_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_21_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_21_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_21_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_21_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_21_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_21_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_21_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_21_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_21_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_21_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_21_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_21_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_21_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_21_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_21_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_21_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_21_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_21_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_21_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_21_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_21_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_21_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_21_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_21_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_21_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_21_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_21_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_21_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_21_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_21_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_21_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_21_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_21_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_21_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_21_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_21_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_21_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_21_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_21_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_21_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_21_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_21_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_21_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_21_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_21_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_21_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_21_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_21_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_21_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_21_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_21_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_21_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_21_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_21_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_21_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_21_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_21_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_21_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_21_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_21_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_21_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_21_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_21_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_21_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_21_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_21_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_21_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_21_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_21_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_21_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_21_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_21_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_21_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_21_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_21_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_21_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_21_valid)	// @[lsu.scala:210:16]
        stq_21_bits_uop_br_mask <= stq_21_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1217) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1048) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_927) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_854) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_565) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_21_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_21_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_21_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_21_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_21_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1334) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_21_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_21_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_21_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_21_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1217) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1048) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_927) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_854) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_565) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_21_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_21_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_21_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_21_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_21_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1218) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1049) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_928) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_855) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_566) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_22_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_22_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_22_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_22_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_22_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_22_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_22_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_22_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_22_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_22_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_22_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_22_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_22_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_22_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_22_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_22_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_22_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_22_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_22_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_22_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_22_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_22_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_22_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_22_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_22_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_22_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_22_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_22_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_22_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_22_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_22_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_22_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_22_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_22_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_22_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_22_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_22_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_22_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_22_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_22_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_22_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_22_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_22_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_22_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_22_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_22_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_22_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_22_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_22_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_22_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_22_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_22_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_22_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_22_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_22_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_22_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_22_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_22_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_22_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_22_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_22_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_22_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_22_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_22_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_22_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_22_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_22_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_22_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_22_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_22_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_22_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_22_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_22_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_22_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_22_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_22_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_22_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_22_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_22_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_22_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_22_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_22_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_22_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_22_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_22_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_22_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_22_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_22_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_22_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_22_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_22_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_22_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_22_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_22_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_22_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_22_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_22_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_22_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_22_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_22_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_22_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_22_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_22_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_22_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_22_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_22_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_22_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_22_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_22_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_22_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_22_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_22_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_22_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_22_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_22_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_22_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_22_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_22_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_22_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_22_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_22_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_22_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_22_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_22_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_22_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_22_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_22_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_22_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_22_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_22_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_22_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_22_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_22_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_22_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_22_valid)	// @[lsu.scala:210:16]
        stq_22_bits_uop_br_mask <= stq_22_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1218) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1049) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_928) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_855) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_566) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_22_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_22_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_22_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_22_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_22_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1336) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_22_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_22_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_22_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_22_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1218) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1049) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_928) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_855) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_566) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_22_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_22_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_22_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_22_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_22_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (_GEN_1219) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1050) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_929) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_856) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_567) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else begin	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_23_bits_uop_uopc <= io_core_dis_uops_0_bits_uopc;	// @[lsu.scala:210:16]
                stq_23_bits_uop_inst <= io_core_dis_uops_0_bits_inst;	// @[lsu.scala:210:16]
                stq_23_bits_uop_debug_inst <= io_core_dis_uops_0_bits_debug_inst;	// @[lsu.scala:210:16]
                stq_23_bits_uop_debug_pc <= io_core_dis_uops_0_bits_debug_pc;	// @[lsu.scala:210:16]
                stq_23_bits_uop_iq_type <= io_core_dis_uops_0_bits_iq_type;	// @[lsu.scala:210:16]
                stq_23_bits_uop_fu_code <= io_core_dis_uops_0_bits_fu_code;	// @[lsu.scala:210:16]
                stq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_0_bits_ctrl_br_type;	// @[lsu.scala:210:16]
                stq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_0_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
                stq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_0_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
                stq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_0_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
                stq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_0_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
                stq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_0_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
                stq_23_bits_uop_iw_state <= io_core_dis_uops_0_bits_iw_state;	// @[lsu.scala:210:16]
                stq_23_bits_uop_br_tag <= io_core_dis_uops_0_bits_br_tag;	// @[lsu.scala:210:16]
                stq_23_bits_uop_ftq_idx <= io_core_dis_uops_0_bits_ftq_idx;	// @[lsu.scala:210:16]
                stq_23_bits_uop_pc_lob <= io_core_dis_uops_0_bits_pc_lob;	// @[lsu.scala:210:16]
                stq_23_bits_uop_imm_packed <= io_core_dis_uops_0_bits_imm_packed;	// @[lsu.scala:210:16]
                stq_23_bits_uop_csr_addr <= io_core_dis_uops_0_bits_csr_addr;	// @[lsu.scala:210:16]
                stq_23_bits_uop_rob_idx <= io_core_dis_uops_0_bits_rob_idx;	// @[lsu.scala:210:16]
                stq_23_bits_uop_ldq_idx <= io_core_dis_uops_0_bits_ldq_idx;	// @[lsu.scala:210:16]
                stq_23_bits_uop_stq_idx <= io_core_dis_uops_0_bits_stq_idx;	// @[lsu.scala:210:16]
                stq_23_bits_uop_rxq_idx <= io_core_dis_uops_0_bits_rxq_idx;	// @[lsu.scala:210:16]
                stq_23_bits_uop_prs1 <= io_core_dis_uops_0_bits_prs1;	// @[lsu.scala:210:16]
                stq_23_bits_uop_prs2 <= io_core_dis_uops_0_bits_prs2;	// @[lsu.scala:210:16]
                stq_23_bits_uop_prs3 <= io_core_dis_uops_0_bits_prs3;	// @[lsu.scala:210:16]
                stq_23_bits_uop_stale_pdst <= io_core_dis_uops_0_bits_stale_pdst;	// @[lsu.scala:210:16]
                stq_23_bits_uop_exc_cause <= io_core_dis_uops_0_bits_exc_cause;	// @[lsu.scala:210:16]
                stq_23_bits_uop_mem_cmd <= io_core_dis_uops_0_bits_mem_cmd;	// @[lsu.scala:210:16]
                stq_23_bits_uop_mem_size <= io_core_dis_uops_0_bits_mem_size;	// @[lsu.scala:210:16]
                stq_23_bits_uop_ldst <= io_core_dis_uops_0_bits_ldst;	// @[lsu.scala:210:16]
                stq_23_bits_uop_lrs1 <= io_core_dis_uops_0_bits_lrs1;	// @[lsu.scala:210:16]
                stq_23_bits_uop_lrs2 <= io_core_dis_uops_0_bits_lrs2;	// @[lsu.scala:210:16]
                stq_23_bits_uop_lrs3 <= io_core_dis_uops_0_bits_lrs3;	// @[lsu.scala:210:16]
                stq_23_bits_uop_dst_rtype <= io_core_dis_uops_0_bits_dst_rtype;	// @[lsu.scala:210:16]
                stq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_0_bits_lrs1_rtype;	// @[lsu.scala:210:16]
                stq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_0_bits_lrs2_rtype;	// @[lsu.scala:210:16]
                stq_23_bits_uop_debug_fsrc <= io_core_dis_uops_0_bits_debug_fsrc;	// @[lsu.scala:210:16]
                stq_23_bits_uop_debug_tsrc <= io_core_dis_uops_0_bits_debug_tsrc;	// @[lsu.scala:210:16]
              end
            end
            else begin	// @[lsu.scala:304:5, :321:5]
              stq_23_bits_uop_uopc <= io_core_dis_uops_1_bits_uopc;	// @[lsu.scala:210:16]
              stq_23_bits_uop_inst <= io_core_dis_uops_1_bits_inst;	// @[lsu.scala:210:16]
              stq_23_bits_uop_debug_inst <= io_core_dis_uops_1_bits_debug_inst;	// @[lsu.scala:210:16]
              stq_23_bits_uop_debug_pc <= io_core_dis_uops_1_bits_debug_pc;	// @[lsu.scala:210:16]
              stq_23_bits_uop_iq_type <= io_core_dis_uops_1_bits_iq_type;	// @[lsu.scala:210:16]
              stq_23_bits_uop_fu_code <= io_core_dis_uops_1_bits_fu_code;	// @[lsu.scala:210:16]
              stq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_1_bits_ctrl_br_type;	// @[lsu.scala:210:16]
              stq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_1_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
              stq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_1_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
              stq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_1_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
              stq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_1_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
              stq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_1_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
              stq_23_bits_uop_iw_state <= io_core_dis_uops_1_bits_iw_state;	// @[lsu.scala:210:16]
              stq_23_bits_uop_br_tag <= io_core_dis_uops_1_bits_br_tag;	// @[lsu.scala:210:16]
              stq_23_bits_uop_ftq_idx <= io_core_dis_uops_1_bits_ftq_idx;	// @[lsu.scala:210:16]
              stq_23_bits_uop_pc_lob <= io_core_dis_uops_1_bits_pc_lob;	// @[lsu.scala:210:16]
              stq_23_bits_uop_imm_packed <= io_core_dis_uops_1_bits_imm_packed;	// @[lsu.scala:210:16]
              stq_23_bits_uop_csr_addr <= io_core_dis_uops_1_bits_csr_addr;	// @[lsu.scala:210:16]
              stq_23_bits_uop_rob_idx <= io_core_dis_uops_1_bits_rob_idx;	// @[lsu.scala:210:16]
              stq_23_bits_uop_ldq_idx <= io_core_dis_uops_1_bits_ldq_idx;	// @[lsu.scala:210:16]
              stq_23_bits_uop_stq_idx <= io_core_dis_uops_1_bits_stq_idx;	// @[lsu.scala:210:16]
              stq_23_bits_uop_rxq_idx <= io_core_dis_uops_1_bits_rxq_idx;	// @[lsu.scala:210:16]
              stq_23_bits_uop_prs1 <= io_core_dis_uops_1_bits_prs1;	// @[lsu.scala:210:16]
              stq_23_bits_uop_prs2 <= io_core_dis_uops_1_bits_prs2;	// @[lsu.scala:210:16]
              stq_23_bits_uop_prs3 <= io_core_dis_uops_1_bits_prs3;	// @[lsu.scala:210:16]
              stq_23_bits_uop_stale_pdst <= io_core_dis_uops_1_bits_stale_pdst;	// @[lsu.scala:210:16]
              stq_23_bits_uop_exc_cause <= io_core_dis_uops_1_bits_exc_cause;	// @[lsu.scala:210:16]
              stq_23_bits_uop_mem_cmd <= io_core_dis_uops_1_bits_mem_cmd;	// @[lsu.scala:210:16]
              stq_23_bits_uop_mem_size <= io_core_dis_uops_1_bits_mem_size;	// @[lsu.scala:210:16]
              stq_23_bits_uop_ldst <= io_core_dis_uops_1_bits_ldst;	// @[lsu.scala:210:16]
              stq_23_bits_uop_lrs1 <= io_core_dis_uops_1_bits_lrs1;	// @[lsu.scala:210:16]
              stq_23_bits_uop_lrs2 <= io_core_dis_uops_1_bits_lrs2;	// @[lsu.scala:210:16]
              stq_23_bits_uop_lrs3 <= io_core_dis_uops_1_bits_lrs3;	// @[lsu.scala:210:16]
              stq_23_bits_uop_dst_rtype <= io_core_dis_uops_1_bits_dst_rtype;	// @[lsu.scala:210:16]
              stq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_1_bits_lrs1_rtype;	// @[lsu.scala:210:16]
              stq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_1_bits_lrs2_rtype;	// @[lsu.scala:210:16]
              stq_23_bits_uop_debug_fsrc <= io_core_dis_uops_1_bits_debug_fsrc;	// @[lsu.scala:210:16]
              stq_23_bits_uop_debug_tsrc <= io_core_dis_uops_1_bits_debug_tsrc;	// @[lsu.scala:210:16]
            end
          end
          else begin	// @[lsu.scala:304:5, :321:5]
            stq_23_bits_uop_uopc <= io_core_dis_uops_2_bits_uopc;	// @[lsu.scala:210:16]
            stq_23_bits_uop_inst <= io_core_dis_uops_2_bits_inst;	// @[lsu.scala:210:16]
            stq_23_bits_uop_debug_inst <= io_core_dis_uops_2_bits_debug_inst;	// @[lsu.scala:210:16]
            stq_23_bits_uop_debug_pc <= io_core_dis_uops_2_bits_debug_pc;	// @[lsu.scala:210:16]
            stq_23_bits_uop_iq_type <= io_core_dis_uops_2_bits_iq_type;	// @[lsu.scala:210:16]
            stq_23_bits_uop_fu_code <= io_core_dis_uops_2_bits_fu_code;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_2_bits_ctrl_br_type;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_2_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_2_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_2_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_2_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_2_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
            stq_23_bits_uop_iw_state <= io_core_dis_uops_2_bits_iw_state;	// @[lsu.scala:210:16]
            stq_23_bits_uop_br_tag <= io_core_dis_uops_2_bits_br_tag;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ftq_idx <= io_core_dis_uops_2_bits_ftq_idx;	// @[lsu.scala:210:16]
            stq_23_bits_uop_pc_lob <= io_core_dis_uops_2_bits_pc_lob;	// @[lsu.scala:210:16]
            stq_23_bits_uop_imm_packed <= io_core_dis_uops_2_bits_imm_packed;	// @[lsu.scala:210:16]
            stq_23_bits_uop_csr_addr <= io_core_dis_uops_2_bits_csr_addr;	// @[lsu.scala:210:16]
            stq_23_bits_uop_rob_idx <= io_core_dis_uops_2_bits_rob_idx;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ldq_idx <= io_core_dis_uops_2_bits_ldq_idx;	// @[lsu.scala:210:16]
            stq_23_bits_uop_stq_idx <= io_core_dis_uops_2_bits_stq_idx;	// @[lsu.scala:210:16]
            stq_23_bits_uop_rxq_idx <= io_core_dis_uops_2_bits_rxq_idx;	// @[lsu.scala:210:16]
            stq_23_bits_uop_prs1 <= io_core_dis_uops_2_bits_prs1;	// @[lsu.scala:210:16]
            stq_23_bits_uop_prs2 <= io_core_dis_uops_2_bits_prs2;	// @[lsu.scala:210:16]
            stq_23_bits_uop_prs3 <= io_core_dis_uops_2_bits_prs3;	// @[lsu.scala:210:16]
            stq_23_bits_uop_stale_pdst <= io_core_dis_uops_2_bits_stale_pdst;	// @[lsu.scala:210:16]
            stq_23_bits_uop_exc_cause <= io_core_dis_uops_2_bits_exc_cause;	// @[lsu.scala:210:16]
            stq_23_bits_uop_mem_cmd <= io_core_dis_uops_2_bits_mem_cmd;	// @[lsu.scala:210:16]
            stq_23_bits_uop_mem_size <= io_core_dis_uops_2_bits_mem_size;	// @[lsu.scala:210:16]
            stq_23_bits_uop_ldst <= io_core_dis_uops_2_bits_ldst;	// @[lsu.scala:210:16]
            stq_23_bits_uop_lrs1 <= io_core_dis_uops_2_bits_lrs1;	// @[lsu.scala:210:16]
            stq_23_bits_uop_lrs2 <= io_core_dis_uops_2_bits_lrs2;	// @[lsu.scala:210:16]
            stq_23_bits_uop_lrs3 <= io_core_dis_uops_2_bits_lrs3;	// @[lsu.scala:210:16]
            stq_23_bits_uop_dst_rtype <= io_core_dis_uops_2_bits_dst_rtype;	// @[lsu.scala:210:16]
            stq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_2_bits_lrs1_rtype;	// @[lsu.scala:210:16]
            stq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_2_bits_lrs2_rtype;	// @[lsu.scala:210:16]
            stq_23_bits_uop_debug_fsrc <= io_core_dis_uops_2_bits_debug_fsrc;	// @[lsu.scala:210:16]
            stq_23_bits_uop_debug_tsrc <= io_core_dis_uops_2_bits_debug_tsrc;	// @[lsu.scala:210:16]
          end
        end
        else begin	// @[lsu.scala:304:5, :321:5]
          stq_23_bits_uop_uopc <= io_core_dis_uops_3_bits_uopc;	// @[lsu.scala:210:16]
          stq_23_bits_uop_inst <= io_core_dis_uops_3_bits_inst;	// @[lsu.scala:210:16]
          stq_23_bits_uop_debug_inst <= io_core_dis_uops_3_bits_debug_inst;	// @[lsu.scala:210:16]
          stq_23_bits_uop_debug_pc <= io_core_dis_uops_3_bits_debug_pc;	// @[lsu.scala:210:16]
          stq_23_bits_uop_iq_type <= io_core_dis_uops_3_bits_iq_type;	// @[lsu.scala:210:16]
          stq_23_bits_uop_fu_code <= io_core_dis_uops_3_bits_fu_code;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_3_bits_ctrl_br_type;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_3_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_3_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_3_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_3_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_3_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
          stq_23_bits_uop_iw_state <= io_core_dis_uops_3_bits_iw_state;	// @[lsu.scala:210:16]
          stq_23_bits_uop_br_tag <= io_core_dis_uops_3_bits_br_tag;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ftq_idx <= io_core_dis_uops_3_bits_ftq_idx;	// @[lsu.scala:210:16]
          stq_23_bits_uop_pc_lob <= io_core_dis_uops_3_bits_pc_lob;	// @[lsu.scala:210:16]
          stq_23_bits_uop_imm_packed <= io_core_dis_uops_3_bits_imm_packed;	// @[lsu.scala:210:16]
          stq_23_bits_uop_csr_addr <= io_core_dis_uops_3_bits_csr_addr;	// @[lsu.scala:210:16]
          stq_23_bits_uop_rob_idx <= io_core_dis_uops_3_bits_rob_idx;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ldq_idx <= io_core_dis_uops_3_bits_ldq_idx;	// @[lsu.scala:210:16]
          stq_23_bits_uop_stq_idx <= io_core_dis_uops_3_bits_stq_idx;	// @[lsu.scala:210:16]
          stq_23_bits_uop_rxq_idx <= io_core_dis_uops_3_bits_rxq_idx;	// @[lsu.scala:210:16]
          stq_23_bits_uop_prs1 <= io_core_dis_uops_3_bits_prs1;	// @[lsu.scala:210:16]
          stq_23_bits_uop_prs2 <= io_core_dis_uops_3_bits_prs2;	// @[lsu.scala:210:16]
          stq_23_bits_uop_prs3 <= io_core_dis_uops_3_bits_prs3;	// @[lsu.scala:210:16]
          stq_23_bits_uop_stale_pdst <= io_core_dis_uops_3_bits_stale_pdst;	// @[lsu.scala:210:16]
          stq_23_bits_uop_exc_cause <= io_core_dis_uops_3_bits_exc_cause;	// @[lsu.scala:210:16]
          stq_23_bits_uop_mem_cmd <= io_core_dis_uops_3_bits_mem_cmd;	// @[lsu.scala:210:16]
          stq_23_bits_uop_mem_size <= io_core_dis_uops_3_bits_mem_size;	// @[lsu.scala:210:16]
          stq_23_bits_uop_ldst <= io_core_dis_uops_3_bits_ldst;	// @[lsu.scala:210:16]
          stq_23_bits_uop_lrs1 <= io_core_dis_uops_3_bits_lrs1;	// @[lsu.scala:210:16]
          stq_23_bits_uop_lrs2 <= io_core_dis_uops_3_bits_lrs2;	// @[lsu.scala:210:16]
          stq_23_bits_uop_lrs3 <= io_core_dis_uops_3_bits_lrs3;	// @[lsu.scala:210:16]
          stq_23_bits_uop_dst_rtype <= io_core_dis_uops_3_bits_dst_rtype;	// @[lsu.scala:210:16]
          stq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_3_bits_lrs1_rtype;	// @[lsu.scala:210:16]
          stq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_3_bits_lrs2_rtype;	// @[lsu.scala:210:16]
          stq_23_bits_uop_debug_fsrc <= io_core_dis_uops_3_bits_debug_fsrc;	// @[lsu.scala:210:16]
          stq_23_bits_uop_debug_tsrc <= io_core_dis_uops_3_bits_debug_tsrc;	// @[lsu.scala:210:16]
        end
      end
      else begin	// @[lsu.scala:304:5, :321:5]
        stq_23_bits_uop_uopc <= io_core_dis_uops_4_bits_uopc;	// @[lsu.scala:210:16]
        stq_23_bits_uop_inst <= io_core_dis_uops_4_bits_inst;	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_inst <= io_core_dis_uops_4_bits_debug_inst;	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_pc <= io_core_dis_uops_4_bits_debug_pc;	// @[lsu.scala:210:16]
        stq_23_bits_uop_iq_type <= io_core_dis_uops_4_bits_iq_type;	// @[lsu.scala:210:16]
        stq_23_bits_uop_fu_code <= io_core_dis_uops_4_bits_fu_code;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_br_type <= io_core_dis_uops_4_bits_ctrl_br_type;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_op1_sel <= io_core_dis_uops_4_bits_ctrl_op1_sel;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_op2_sel <= io_core_dis_uops_4_bits_ctrl_op2_sel;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_imm_sel <= io_core_dis_uops_4_bits_ctrl_imm_sel;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_op_fcn <= io_core_dis_uops_4_bits_ctrl_op_fcn;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_csr_cmd <= io_core_dis_uops_4_bits_ctrl_csr_cmd;	// @[lsu.scala:210:16]
        stq_23_bits_uop_iw_state <= io_core_dis_uops_4_bits_iw_state;	// @[lsu.scala:210:16]
        stq_23_bits_uop_br_tag <= io_core_dis_uops_4_bits_br_tag;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ftq_idx <= io_core_dis_uops_4_bits_ftq_idx;	// @[lsu.scala:210:16]
        stq_23_bits_uop_pc_lob <= io_core_dis_uops_4_bits_pc_lob;	// @[lsu.scala:210:16]
        stq_23_bits_uop_imm_packed <= io_core_dis_uops_4_bits_imm_packed;	// @[lsu.scala:210:16]
        stq_23_bits_uop_csr_addr <= io_core_dis_uops_4_bits_csr_addr;	// @[lsu.scala:210:16]
        stq_23_bits_uop_rob_idx <= io_core_dis_uops_4_bits_rob_idx;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ldq_idx <= io_core_dis_uops_4_bits_ldq_idx;	// @[lsu.scala:210:16]
        stq_23_bits_uop_stq_idx <= io_core_dis_uops_4_bits_stq_idx;	// @[lsu.scala:210:16]
        stq_23_bits_uop_rxq_idx <= io_core_dis_uops_4_bits_rxq_idx;	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs1 <= io_core_dis_uops_4_bits_prs1;	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs2 <= io_core_dis_uops_4_bits_prs2;	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs3 <= io_core_dis_uops_4_bits_prs3;	// @[lsu.scala:210:16]
        stq_23_bits_uop_stale_pdst <= io_core_dis_uops_4_bits_stale_pdst;	// @[lsu.scala:210:16]
        stq_23_bits_uop_exc_cause <= io_core_dis_uops_4_bits_exc_cause;	// @[lsu.scala:210:16]
        stq_23_bits_uop_mem_cmd <= io_core_dis_uops_4_bits_mem_cmd;	// @[lsu.scala:210:16]
        stq_23_bits_uop_mem_size <= io_core_dis_uops_4_bits_mem_size;	// @[lsu.scala:210:16]
        stq_23_bits_uop_ldst <= io_core_dis_uops_4_bits_ldst;	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs1 <= io_core_dis_uops_4_bits_lrs1;	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs2 <= io_core_dis_uops_4_bits_lrs2;	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs3 <= io_core_dis_uops_4_bits_lrs3;	// @[lsu.scala:210:16]
        stq_23_bits_uop_dst_rtype <= io_core_dis_uops_4_bits_dst_rtype;	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs1_rtype <= io_core_dis_uops_4_bits_lrs1_rtype;	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs2_rtype <= io_core_dis_uops_4_bits_lrs2_rtype;	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_fsrc <= io_core_dis_uops_4_bits_debug_fsrc;	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_tsrc <= io_core_dis_uops_4_bits_debug_tsrc;	// @[lsu.scala:210:16]
      end
      if (stq_23_valid)	// @[lsu.scala:210:16]
        stq_23_bits_uop_br_mask <= stq_23_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:210:16, util.scala:85:27, :89:21]
      else if (_GEN_1219) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1050) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_929) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_856) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_567) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_23_bits_uop_br_mask <= io_core_dis_uops_0_bits_br_mask;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_23_bits_uop_br_mask <= io_core_dis_uops_1_bits_br_mask;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_23_bits_uop_br_mask <= io_core_dis_uops_2_bits_br_mask;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_23_bits_uop_br_mask <= io_core_dis_uops_3_bits_br_mask;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_23_bits_uop_br_mask <= io_core_dis_uops_4_bits_br_mask;	// @[lsu.scala:210:16]
      if (_GEN_1338) begin	// @[lsu.scala:304:5, :851:5, :855:36]
        if (_exe_tlb_uop_T_2)	// @[lsu.scala:599:53]
          stq_23_bits_uop_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:210:16]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_23_bits_uop_pdst <= _GEN_139;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_23_bits_uop_pdst <= _GEN_192;	// @[lsu.scala:210:16, :478:79]
        else	// @[lsu.scala:536:61]
          stq_23_bits_uop_pdst <= 6'h0;	// @[lsu.scala:210:16]
      end
      else if (_GEN_1219) begin	// @[lsu.scala:304:5, :321:5]
        if (_GEN_1050) begin	// @[lsu.scala:304:5, :321:5]
          if (_GEN_929) begin	// @[lsu.scala:304:5, :321:5]
            if (_GEN_856) begin	// @[lsu.scala:304:5, :321:5]
              if (_GEN_567) begin	// @[lsu.scala:210:16, :304:5, :321:5]
              end
              else	// @[lsu.scala:210:16, :304:5, :321:5]
                stq_23_bits_uop_pdst <= io_core_dis_uops_0_bits_pdst;	// @[lsu.scala:210:16]
            end
            else	// @[lsu.scala:304:5, :321:5]
              stq_23_bits_uop_pdst <= io_core_dis_uops_1_bits_pdst;	// @[lsu.scala:210:16]
          end
          else	// @[lsu.scala:304:5, :321:5]
            stq_23_bits_uop_pdst <= io_core_dis_uops_2_bits_pdst;	// @[lsu.scala:210:16]
        end
        else	// @[lsu.scala:304:5, :321:5]
          stq_23_bits_uop_pdst <= io_core_dis_uops_3_bits_pdst;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_23_bits_uop_pdst <= io_core_dis_uops_4_bits_pdst;	// @[lsu.scala:210:16]
      if (clear_store) begin	// @[lsu.scala:258:33, :1497:3, :1502:17]
        if (stq_head == 5'h17)	// @[lsu.scala:216:29, util.scala:205:25]
          stq_head <= 5'h0;	// @[lsu.scala:216:29]
        else	// @[util.scala:205:25]
          stq_head <= stq_head + 5'h1;	// @[lsu.scala:216:29, :305:44, util.scala:206:28]
      end
      if (commit_store_4) begin	// @[lsu.scala:1453:49]
        if (_T_2101 == 5'h17)	// @[lsu.scala:1484:31, util.scala:205:25]
          stq_commit_head <= 5'h0;	// @[lsu.scala:218:29]
        else	// @[util.scala:205:25]
          stq_commit_head <= _T_2101 + 5'h1;	// @[lsu.scala:218:29, :305:44, :1484:31, util.scala:206:28]
      end
      else if (commit_store_3) begin	// @[lsu.scala:1453:49]
        if (wrap_26)	// @[util.scala:205:25]
          stq_commit_head <= 5'h0;	// @[lsu.scala:218:29]
        else	// @[util.scala:205:25]
          stq_commit_head <= _T_2099;	// @[lsu.scala:218:29, util.scala:206:28]
      end
      else if (commit_store_2) begin	// @[lsu.scala:1453:49]
        if (wrap_24)	// @[util.scala:205:25]
          stq_commit_head <= 5'h0;	// @[lsu.scala:218:29]
        else	// @[util.scala:205:25]
          stq_commit_head <= _T_2083;	// @[lsu.scala:218:29, util.scala:206:28]
      end
      else if (commit_store_1) begin	// @[lsu.scala:1453:49]
        if (wrap_22)	// @[util.scala:205:25]
          stq_commit_head <= 5'h0;	// @[lsu.scala:218:29]
        else	// @[util.scala:205:25]
          stq_commit_head <= _T_2067;	// @[lsu.scala:218:29, util.scala:206:28]
      end
      else if (commit_store) begin	// @[lsu.scala:1453:49]
        if (wrap_20)	// @[util.scala:205:25]
          stq_commit_head <= 5'h0;	// @[lsu.scala:218:29]
        else	// @[util.scala:205:25]
          stq_commit_head <= _T_2051;	// @[lsu.scala:218:29, util.scala:206:28]
      end
      if (clear_store & _GEN_491) begin	// @[lsu.scala:258:33, :1286:5, :1496:29, :1497:3, :1502:17, :1507:3, :1516:5, :1517:24]
        if (stq_execute_head == 5'h17)	// @[lsu.scala:219:29, util.scala:205:25]
          stq_execute_head <= 5'h0;	// @[lsu.scala:219:29]
        else	// @[util.scala:205:25]
          stq_execute_head <= stq_execute_head + 5'h1;	// @[lsu.scala:219:29, :305:44, util.scala:206:28]
      end
      else if (~io_dmem_nack_0_valid | io_dmem_nack_0_bits_is_hella | io_dmem_nack_0_bits_uop_uses_ldq | io_dmem_nack_0_bits_uop_stq_idx < stq_head ^ stq_execute_head < stq_head ^ io_dmem_nack_0_bits_uop_stq_idx >= stq_execute_head) begin	// @[lsu.scala:216:29, :219:29, :768:39, :1176:30, :1286:5, :1289:7, :1293:7, :1301:86, util.scala:363:{52,64,78}]
        if (_GEN_299 | ~(will_fire_store_commit_0_will_fire & dmem_req_fire_0)) begin	// @[lsu.scala:219:29, :536:61, :754:55, :768:39, :775:43, :782:45, :791:{44,50}]
        end
        else if (stq_execute_head == 5'h17)	// @[lsu.scala:219:29, util.scala:205:25]
          stq_execute_head <= 5'h0;	// @[lsu.scala:219:29]
        else	// @[util.scala:205:25]
          stq_execute_head <= stq_execute_head + 5'h1;	// @[lsu.scala:219:29, :305:44, util.scala:206:28]
      end
      else	// @[lsu.scala:768:39, :1286:5, :1289:7]
        stq_execute_head <= io_dmem_nack_0_bits_uop_stq_idx;	// @[lsu.scala:219:29]
    end
    stq_0_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_taken <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1196)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_0_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_906) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_544) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_0_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2570)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_0_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_0_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1003 | ~_GEN_906)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_0_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_544) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_0_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2570)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_0_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_0_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1196 & _GEN_1027 & _GEN_906 & _GEN_833 & _GEN_544 & stq_0_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h0 | (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1196 ? (_GEN_1027 ? (_GEN_906 ? (_GEN_833 ? (_GEN_544 ? stq_0_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_0_bits_addr_valid <= ~_GEN_2546 & (clear_store ? ~_GEN_2472 & _GEN_1293 : ~_GEN_2086 & _GEN_1293);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1292) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_0_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_0_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_0_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_0_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_0_bits_data_valid <= ~_GEN_2546 & (clear_store ? ~_GEN_2472 & _GEN_1341 : ~_GEN_2086 & _GEN_1341);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1340) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_0_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_0_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_0_bits_committed <= ~_GEN_2519 & (commit_store_4 & _GEN_2423 | (commit_store_3 ? _GEN_2375 | _GEN_2304 | _GEN_2232 : _GEN_2304 | _GEN_2232));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_0_bits_succeeded <= ~_GEN_2519 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h0 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h0)) & _GEN_1196 & _GEN_1027 & _GEN_906 & _GEN_833 & _GEN_544 & stq_0_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_1_valid <= ~_GEN_2547 & (clear_store ? ~_GEN_2474 & _GEN_1151 : ~_GEN_2087 & _GEN_1151);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_1_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_taken <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1197)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_1_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_907) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_545) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_1_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2571)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_1_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_1_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1004 | ~_GEN_907)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_1_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_545) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_1_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2571)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_1_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_1_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1197 & _GEN_1028 & _GEN_907 & _GEN_834 & _GEN_545 & stq_1_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h1 | (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1197 ? (_GEN_1028 ? (_GEN_907 ? (_GEN_834 ? (_GEN_545 ? stq_1_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_1_bits_addr_valid <= ~_GEN_2547 & (clear_store ? ~_GEN_2474 & _GEN_1295 : ~_GEN_2087 & _GEN_1295);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1294) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_1_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_1_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_1_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_1_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_1_bits_data_valid <= ~_GEN_2547 & (clear_store ? ~_GEN_2474 & _GEN_1343 : ~_GEN_2087 & _GEN_1343);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1342) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_1_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_1_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_1_bits_committed <= ~_GEN_2520 & (commit_store_4 & _GEN_2424 | (commit_store_3 ? _GEN_2376 | _GEN_2306 | _GEN_2234 : _GEN_2306 | _GEN_2234));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_1_bits_succeeded <= ~_GEN_2520 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h1 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h1)) & _GEN_1197 & _GEN_1028 & _GEN_907 & _GEN_834 & _GEN_545 & stq_1_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_2_valid <= ~_GEN_2548 & (clear_store ? ~_GEN_2476 & _GEN_1153 : ~_GEN_2088 & _GEN_1153);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_2_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_taken <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1198)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_2_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_908) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_546) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_2_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2572)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_2_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_2_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1005 | ~_GEN_908)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_2_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_546) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_2_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2572)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_2_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_2_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1198 & _GEN_1029 & _GEN_908 & _GEN_835 & _GEN_546 & stq_2_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h2 | (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1198 ? (_GEN_1029 ? (_GEN_908 ? (_GEN_835 ? (_GEN_546 ? stq_2_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_2_bits_addr_valid <= ~_GEN_2548 & (clear_store ? ~_GEN_2476 & _GEN_1297 : ~_GEN_2088 & _GEN_1297);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1296) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_2_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_2_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_2_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_2_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_2_bits_data_valid <= ~_GEN_2548 & (clear_store ? ~_GEN_2476 & _GEN_1345 : ~_GEN_2088 & _GEN_1345);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1344) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_2_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_2_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_2_bits_committed <= ~_GEN_2521 & (commit_store_4 & _GEN_2425 | (commit_store_3 ? _GEN_2377 | _GEN_2308 | _GEN_2236 : _GEN_2308 | _GEN_2236));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_2_bits_succeeded <= ~_GEN_2521 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h2 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h2)) & _GEN_1198 & _GEN_1029 & _GEN_908 & _GEN_835 & _GEN_546 & stq_2_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_3_valid <= ~_GEN_2549 & (clear_store ? ~_GEN_2478 & _GEN_1155 : ~_GEN_2089 & _GEN_1155);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_3_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_taken <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1199)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_3_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_909) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_547) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_3_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2573)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_3_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_3_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1006 | ~_GEN_909)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_3_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_547) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_3_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2573)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_3_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_3_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1199 & _GEN_1030 & _GEN_909 & _GEN_836 & _GEN_547 & stq_3_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h3 | (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1199 ? (_GEN_1030 ? (_GEN_909 ? (_GEN_836 ? (_GEN_547 ? stq_3_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_3_bits_addr_valid <= ~_GEN_2549 & (clear_store ? ~_GEN_2478 & _GEN_1299 : ~_GEN_2089 & _GEN_1299);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1298) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_3_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_3_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_3_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_3_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_3_bits_data_valid <= ~_GEN_2549 & (clear_store ? ~_GEN_2478 & _GEN_1347 : ~_GEN_2089 & _GEN_1347);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1346) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_3_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_3_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_3_bits_committed <= ~_GEN_2522 & (commit_store_4 & _GEN_2426 | (commit_store_3 ? _GEN_2378 | _GEN_2310 | _GEN_2238 : _GEN_2310 | _GEN_2238));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_3_bits_succeeded <= ~_GEN_2522 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h3 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h3)) & _GEN_1199 & _GEN_1030 & _GEN_909 & _GEN_836 & _GEN_547 & stq_3_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_4_valid <= ~_GEN_2550 & (clear_store ? ~_GEN_2480 & _GEN_1157 : ~_GEN_2090 & _GEN_1157);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_4_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_taken <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1200)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_4_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_910) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_548) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_4_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2574)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_4_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_4_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1007 | ~_GEN_910)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_4_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_548) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_4_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2574)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_4_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_4_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1200 & _GEN_1031 & _GEN_910 & _GEN_837 & _GEN_548 & stq_4_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h4 | (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1200 ? (_GEN_1031 ? (_GEN_910 ? (_GEN_837 ? (_GEN_548 ? stq_4_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_4_bits_addr_valid <= ~_GEN_2550 & (clear_store ? ~_GEN_2480 & _GEN_1301 : ~_GEN_2090 & _GEN_1301);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1300) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_4_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_4_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_4_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_4_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_4_bits_data_valid <= ~_GEN_2550 & (clear_store ? ~_GEN_2480 & _GEN_1349 : ~_GEN_2090 & _GEN_1349);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1348) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_4_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_4_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_4_bits_committed <= ~_GEN_2523 & (commit_store_4 & _GEN_2427 | (commit_store_3 ? _GEN_2379 | _GEN_2312 | _GEN_2240 : _GEN_2312 | _GEN_2240));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_4_bits_succeeded <= ~_GEN_2523 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h4 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h4)) & _GEN_1200 & _GEN_1031 & _GEN_910 & _GEN_837 & _GEN_548 & stq_4_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_5_valid <= ~_GEN_2551 & (clear_store ? ~_GEN_2482 & _GEN_1159 : ~_GEN_2091 & _GEN_1159);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_5_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_taken <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1201)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_5_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_911) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_549) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_5_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2575)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_5_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_5_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1008 | ~_GEN_911)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_5_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_549) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_5_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2575)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_5_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_5_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1201 & _GEN_1032 & _GEN_911 & _GEN_838 & _GEN_549 & stq_5_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h5 | (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1201 ? (_GEN_1032 ? (_GEN_911 ? (_GEN_838 ? (_GEN_549 ? stq_5_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_5_bits_addr_valid <= ~_GEN_2551 & (clear_store ? ~_GEN_2482 & _GEN_1303 : ~_GEN_2091 & _GEN_1303);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1302) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_5_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_5_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_5_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_5_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_5_bits_data_valid <= ~_GEN_2551 & (clear_store ? ~_GEN_2482 & _GEN_1351 : ~_GEN_2091 & _GEN_1351);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1350) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_5_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_5_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_5_bits_committed <= ~_GEN_2524 & (commit_store_4 & _GEN_2428 | (commit_store_3 ? _GEN_2380 | _GEN_2314 | _GEN_2242 : _GEN_2314 | _GEN_2242));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_5_bits_succeeded <= ~_GEN_2524 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h5 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h5)) & _GEN_1201 & _GEN_1032 & _GEN_911 & _GEN_838 & _GEN_549 & stq_5_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_6_valid <= ~_GEN_2552 & (clear_store ? ~_GEN_2484 & _GEN_1161 : ~_GEN_2092 & _GEN_1161);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_6_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_taken <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1202)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_6_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_912) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_550) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_6_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2576)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_6_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_6_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1009 | ~_GEN_912)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_6_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_550) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_6_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2576)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_6_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_6_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1202 & _GEN_1033 & _GEN_912 & _GEN_839 & _GEN_550 & stq_6_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h6 | (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1202 ? (_GEN_1033 ? (_GEN_912 ? (_GEN_839 ? (_GEN_550 ? stq_6_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_6_bits_addr_valid <= ~_GEN_2552 & (clear_store ? ~_GEN_2484 & _GEN_1305 : ~_GEN_2092 & _GEN_1305);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1304) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_6_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_6_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_6_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_6_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_6_bits_data_valid <= ~_GEN_2552 & (clear_store ? ~_GEN_2484 & _GEN_1353 : ~_GEN_2092 & _GEN_1353);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1352) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_6_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_6_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_6_bits_committed <= ~_GEN_2525 & (commit_store_4 & _GEN_2429 | (commit_store_3 ? _GEN_2381 | _GEN_2316 | _GEN_2244 : _GEN_2316 | _GEN_2244));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_6_bits_succeeded <= ~_GEN_2525 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h6 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h6)) & _GEN_1202 & _GEN_1033 & _GEN_912 & _GEN_839 & _GEN_550 & stq_6_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_7_valid <= ~_GEN_2553 & (clear_store ? ~_GEN_2486 & _GEN_1163 : ~_GEN_2093 & _GEN_1163);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_7_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_taken <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1203)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_7_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_913) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_551) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_7_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2577)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_7_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_7_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1010 | ~_GEN_913)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_7_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_551) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_7_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2577)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_7_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_7_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1203 & _GEN_1034 & _GEN_913 & _GEN_840 & _GEN_551 & stq_7_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h7 | (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1203 ? (_GEN_1034 ? (_GEN_913 ? (_GEN_840 ? (_GEN_551 ? stq_7_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_7_bits_addr_valid <= ~_GEN_2553 & (clear_store ? ~_GEN_2486 & _GEN_1307 : ~_GEN_2093 & _GEN_1307);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1306) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_7_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_7_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_7_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_7_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_7_bits_data_valid <= ~_GEN_2553 & (clear_store ? ~_GEN_2486 & _GEN_1355 : ~_GEN_2093 & _GEN_1355);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1354) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_7_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_7_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_7_bits_committed <= ~_GEN_2526 & (commit_store_4 & _GEN_2430 | (commit_store_3 ? _GEN_2382 | _GEN_2318 | _GEN_2246 : _GEN_2318 | _GEN_2246));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_7_bits_succeeded <= ~_GEN_2526 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h7 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h7)) & _GEN_1203 & _GEN_1034 & _GEN_913 & _GEN_840 & _GEN_551 & stq_7_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_8_valid <= ~_GEN_2554 & (clear_store ? ~_GEN_2488 & _GEN_1165 : ~_GEN_2094 & _GEN_1165);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_8_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_taken <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1204)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_8_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_914) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_552) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_8_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2578)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_8_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_8_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1011 | ~_GEN_914)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_8_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_552) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_8_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2578)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_8_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_8_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1204 & _GEN_1035 & _GEN_914 & _GEN_841 & _GEN_552 & stq_8_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h8 | (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1204 ? (_GEN_1035 ? (_GEN_914 ? (_GEN_841 ? (_GEN_552 ? stq_8_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_8_bits_addr_valid <= ~_GEN_2554 & (clear_store ? ~_GEN_2488 & _GEN_1309 : ~_GEN_2094 & _GEN_1309);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1308) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_8_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_8_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_8_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_8_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_8_bits_data_valid <= ~_GEN_2554 & (clear_store ? ~_GEN_2488 & _GEN_1357 : ~_GEN_2094 & _GEN_1357);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1356) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_8_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_8_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_8_bits_committed <= ~_GEN_2527 & (commit_store_4 & _GEN_2431 | (commit_store_3 ? _GEN_2383 | _GEN_2320 | _GEN_2248 : _GEN_2320 | _GEN_2248));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_8_bits_succeeded <= ~_GEN_2527 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h8 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h8)) & _GEN_1204 & _GEN_1035 & _GEN_914 & _GEN_841 & _GEN_552 & stq_8_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_9_valid <= ~_GEN_2555 & (clear_store ? ~_GEN_2490 & _GEN_1167 : ~_GEN_2095 & _GEN_1167);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_9_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_taken <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1205)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_9_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_915) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_553) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_9_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2579)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_9_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_9_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1012 | ~_GEN_915)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_9_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_553) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_9_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2579)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_9_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_9_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1205 & _GEN_1036 & _GEN_915 & _GEN_842 & _GEN_553 & stq_9_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h9 | (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1205 ? (_GEN_1036 ? (_GEN_915 ? (_GEN_842 ? (_GEN_553 ? stq_9_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_9_bits_addr_valid <= ~_GEN_2555 & (clear_store ? ~_GEN_2490 & _GEN_1311 : ~_GEN_2095 & _GEN_1311);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1310) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_9_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_9_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_9_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_9_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_9_bits_data_valid <= ~_GEN_2555 & (clear_store ? ~_GEN_2490 & _GEN_1359 : ~_GEN_2095 & _GEN_1359);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1358) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_9_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_9_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_9_bits_committed <= ~_GEN_2528 & (commit_store_4 & _GEN_2432 | (commit_store_3 ? _GEN_2384 | _GEN_2322 | _GEN_2250 : _GEN_2322 | _GEN_2250));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_9_bits_succeeded <= ~_GEN_2528 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h9 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h9)) & _GEN_1205 & _GEN_1036 & _GEN_915 & _GEN_842 & _GEN_553 & stq_9_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_10_valid <= ~_GEN_2556 & (clear_store ? ~_GEN_2492 & _GEN_1169 : ~_GEN_2096 & _GEN_1169);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_10_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_taken <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1206)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_10_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_916) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_554) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_10_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2580)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_10_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_10_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1013 | ~_GEN_916)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_10_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_554) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_10_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2580)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_10_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_10_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1206 & _GEN_1037 & _GEN_916 & _GEN_843 & _GEN_554 & stq_10_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hA | (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1206 ? (_GEN_1037 ? (_GEN_916 ? (_GEN_843 ? (_GEN_554 ? stq_10_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_10_bits_addr_valid <= ~_GEN_2556 & (clear_store ? ~_GEN_2492 & _GEN_1313 : ~_GEN_2096 & _GEN_1313);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1312) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_10_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_10_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_10_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_10_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_10_bits_data_valid <= ~_GEN_2556 & (clear_store ? ~_GEN_2492 & _GEN_1361 : ~_GEN_2096 & _GEN_1361);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1360) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_10_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_10_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_10_bits_committed <= ~_GEN_2529 & (commit_store_4 & _GEN_2433 | (commit_store_3 ? _GEN_2385 | _GEN_2324 | _GEN_2252 : _GEN_2324 | _GEN_2252));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_10_bits_succeeded <= ~_GEN_2529 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hA | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hA)) & _GEN_1206 & _GEN_1037 & _GEN_916 & _GEN_843 & _GEN_554 & stq_10_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_11_valid <= ~_GEN_2557 & (clear_store ? ~_GEN_2494 & _GEN_1171 : ~_GEN_2097 & _GEN_1171);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_11_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_taken <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1207)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_11_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_917) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_555) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_11_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2581)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_11_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_11_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1014 | ~_GEN_917)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_11_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_555) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_11_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2581)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_11_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_11_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1207 & _GEN_1038 & _GEN_917 & _GEN_844 & _GEN_555 & stq_11_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hB | (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1207 ? (_GEN_1038 ? (_GEN_917 ? (_GEN_844 ? (_GEN_555 ? stq_11_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_11_bits_addr_valid <= ~_GEN_2557 & (clear_store ? ~_GEN_2494 & _GEN_1315 : ~_GEN_2097 & _GEN_1315);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1314) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_11_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_11_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_11_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_11_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_11_bits_data_valid <= ~_GEN_2557 & (clear_store ? ~_GEN_2494 & _GEN_1363 : ~_GEN_2097 & _GEN_1363);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1362) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_11_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_11_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_11_bits_committed <= ~_GEN_2530 & (commit_store_4 & _GEN_2434 | (commit_store_3 ? _GEN_2386 | _GEN_2326 | _GEN_2254 : _GEN_2326 | _GEN_2254));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_11_bits_succeeded <= ~_GEN_2530 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hB | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hB)) & _GEN_1207 & _GEN_1038 & _GEN_917 & _GEN_844 & _GEN_555 & stq_11_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_12_valid <= ~_GEN_2558 & (clear_store ? ~_GEN_2496 & _GEN_1173 : ~_GEN_2098 & _GEN_1173);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_12_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_taken <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1208)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_12_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_918) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_556) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_12_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2582)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_12_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_12_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1015 | ~_GEN_918)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_12_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_556) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_12_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2582)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_12_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_12_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1208 & _GEN_1039 & _GEN_918 & _GEN_845 & _GEN_556 & stq_12_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hC | (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1208 ? (_GEN_1039 ? (_GEN_918 ? (_GEN_845 ? (_GEN_556 ? stq_12_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_12_bits_addr_valid <= ~_GEN_2558 & (clear_store ? ~_GEN_2496 & _GEN_1317 : ~_GEN_2098 & _GEN_1317);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1316) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_12_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_12_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_12_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_12_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_12_bits_data_valid <= ~_GEN_2558 & (clear_store ? ~_GEN_2496 & _GEN_1365 : ~_GEN_2098 & _GEN_1365);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1364) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_12_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_12_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_12_bits_committed <= ~_GEN_2531 & (commit_store_4 & _GEN_2435 | (commit_store_3 ? _GEN_2387 | _GEN_2328 | _GEN_2256 : _GEN_2328 | _GEN_2256));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_12_bits_succeeded <= ~_GEN_2531 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hC | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hC)) & _GEN_1208 & _GEN_1039 & _GEN_918 & _GEN_845 & _GEN_556 & stq_12_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_13_valid <= ~_GEN_2559 & (clear_store ? ~_GEN_2498 & _GEN_1175 : ~_GEN_2099 & _GEN_1175);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_13_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_taken <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1209)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_13_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_919) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_557) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_13_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2583)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_13_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_13_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1016 | ~_GEN_919)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_13_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_557) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_13_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2583)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_13_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_13_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1209 & _GEN_1040 & _GEN_919 & _GEN_846 & _GEN_557 & stq_13_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hD | (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1209 ? (_GEN_1040 ? (_GEN_919 ? (_GEN_846 ? (_GEN_557 ? stq_13_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_13_bits_addr_valid <= ~_GEN_2559 & (clear_store ? ~_GEN_2498 & _GEN_1319 : ~_GEN_2099 & _GEN_1319);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1318) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_13_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_13_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_13_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_13_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_13_bits_data_valid <= ~_GEN_2559 & (clear_store ? ~_GEN_2498 & _GEN_1367 : ~_GEN_2099 & _GEN_1367);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1366) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_13_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_13_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_13_bits_committed <= ~_GEN_2532 & (commit_store_4 & _GEN_2436 | (commit_store_3 ? _GEN_2388 | _GEN_2330 | _GEN_2258 : _GEN_2330 | _GEN_2258));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_13_bits_succeeded <= ~_GEN_2532 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hD | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hD)) & _GEN_1209 & _GEN_1040 & _GEN_919 & _GEN_846 & _GEN_557 & stq_13_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_14_valid <= ~_GEN_2560 & (clear_store ? ~_GEN_2500 & _GEN_1177 : ~_GEN_2100 & _GEN_1177);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_14_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_taken <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1210)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_14_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_920) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_558) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_14_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2584)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_14_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_14_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1017 | ~_GEN_920)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_14_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_558) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_14_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2584)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_14_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_14_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1210 & _GEN_1041 & _GEN_920 & _GEN_847 & _GEN_558 & stq_14_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hE | (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1210 ? (_GEN_1041 ? (_GEN_920 ? (_GEN_847 ? (_GEN_558 ? stq_14_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_14_bits_addr_valid <= ~_GEN_2560 & (clear_store ? ~_GEN_2500 & _GEN_1321 : ~_GEN_2100 & _GEN_1321);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1320) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_14_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_14_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_14_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_14_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_14_bits_data_valid <= ~_GEN_2560 & (clear_store ? ~_GEN_2500 & _GEN_1369 : ~_GEN_2100 & _GEN_1369);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1368) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_14_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_14_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_14_bits_committed <= ~_GEN_2533 & (commit_store_4 & _GEN_2437 | (commit_store_3 ? _GEN_2389 | _GEN_2332 | _GEN_2260 : _GEN_2332 | _GEN_2260));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_14_bits_succeeded <= ~_GEN_2533 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hE | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hE)) & _GEN_1210 & _GEN_1041 & _GEN_920 & _GEN_847 & _GEN_558 & stq_14_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_15_valid <= ~_GEN_2561 & (clear_store ? ~_GEN_2502 & _GEN_1179 : ~_GEN_2101 & _GEN_1179);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_15_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_taken <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1211)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_15_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_921) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_559) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_15_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2585)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_15_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_15_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1018 | ~_GEN_921)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_15_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_559) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_15_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2585)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_15_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_15_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1211 & _GEN_1042 & _GEN_921 & _GEN_848 & _GEN_559 & stq_15_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'hF | (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1211 ? (_GEN_1042 ? (_GEN_921 ? (_GEN_848 ? (_GEN_559 ? stq_15_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_15_bits_addr_valid <= ~_GEN_2561 & (clear_store ? ~_GEN_2502 & _GEN_1323 : ~_GEN_2101 & _GEN_1323);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1322) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_15_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_15_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_15_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_15_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_15_bits_data_valid <= ~_GEN_2561 & (clear_store ? ~_GEN_2502 & _GEN_1371 : ~_GEN_2101 & _GEN_1371);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1370) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_15_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_15_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_15_bits_committed <= ~_GEN_2534 & (commit_store_4 & _GEN_2438 | (commit_store_3 ? _GEN_2390 | _GEN_2334 | _GEN_2262 : _GEN_2334 | _GEN_2262));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_15_bits_succeeded <= ~_GEN_2534 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'hF | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'hF)) & _GEN_1211 & _GEN_1042 & _GEN_921 & _GEN_848 & _GEN_559 & stq_15_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_16_valid <= ~_GEN_2562 & (clear_store ? ~_GEN_2504 & _GEN_1181 : ~_GEN_2102 & _GEN_1181);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_16_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_taken <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1212)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_16_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_922) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_560) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_16_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2586)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_16_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_16_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1019 | ~_GEN_922)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_16_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_560) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_16_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2586)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_16_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_16_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1212 & _GEN_1043 & _GEN_922 & _GEN_849 & _GEN_560 & stq_16_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h10 | (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1212 ? (_GEN_1043 ? (_GEN_922 ? (_GEN_849 ? (_GEN_560 ? stq_16_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_16_bits_addr_valid <= ~_GEN_2562 & (clear_store ? ~_GEN_2504 & _GEN_1325 : ~_GEN_2102 & _GEN_1325);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1324) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_16_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_16_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_16_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_16_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_16_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_16_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_16_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_16_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_16_bits_data_valid <= ~_GEN_2562 & (clear_store ? ~_GEN_2504 & _GEN_1373 : ~_GEN_2102 & _GEN_1373);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1372) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_16_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_16_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_16_bits_committed <= ~_GEN_2535 & (commit_store_4 & _GEN_2439 | (commit_store_3 ? _GEN_2391 | _GEN_2336 | _GEN_2264 : _GEN_2336 | _GEN_2264));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_16_bits_succeeded <= ~_GEN_2535 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h10 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h10)) & _GEN_1212 & _GEN_1043 & _GEN_922 & _GEN_849 & _GEN_560 & stq_16_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_17_valid <= ~_GEN_2563 & (clear_store ? ~_GEN_2506 & _GEN_1183 : ~_GEN_2103 & _GEN_1183);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_17_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_taken <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1213)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_17_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_923) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_561) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_17_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2587)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_17_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_17_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1020 | ~_GEN_923)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_17_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_561) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_17_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2587)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_17_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_17_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1213 & _GEN_1044 & _GEN_923 & _GEN_850 & _GEN_561 & stq_17_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h11 | (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1213 ? (_GEN_1044 ? (_GEN_923 ? (_GEN_850 ? (_GEN_561 ? stq_17_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_17_bits_addr_valid <= ~_GEN_2563 & (clear_store ? ~_GEN_2506 & _GEN_1327 : ~_GEN_2103 & _GEN_1327);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1326) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_17_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_17_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_17_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_17_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_17_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_17_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_17_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_17_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_17_bits_data_valid <= ~_GEN_2563 & (clear_store ? ~_GEN_2506 & _GEN_1375 : ~_GEN_2103 & _GEN_1375);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1374) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_17_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_17_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_17_bits_committed <= ~_GEN_2536 & (commit_store_4 & _GEN_2440 | (commit_store_3 ? _GEN_2392 | _GEN_2338 | _GEN_2266 : _GEN_2338 | _GEN_2266));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_17_bits_succeeded <= ~_GEN_2536 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h11 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h11)) & _GEN_1213 & _GEN_1044 & _GEN_923 & _GEN_850 & _GEN_561 & stq_17_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_18_valid <= ~_GEN_2564 & (clear_store ? ~_GEN_2508 & _GEN_1185 : ~_GEN_2104 & _GEN_1185);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_18_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_taken <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1214)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_18_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_924) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_562) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_18_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2588)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_18_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_18_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1021 | ~_GEN_924)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_18_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_562) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_18_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2588)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_18_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_18_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1214 & _GEN_1045 & _GEN_924 & _GEN_851 & _GEN_562 & stq_18_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h12 | (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1214 ? (_GEN_1045 ? (_GEN_924 ? (_GEN_851 ? (_GEN_562 ? stq_18_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_18_bits_addr_valid <= ~_GEN_2564 & (clear_store ? ~_GEN_2508 & _GEN_1329 : ~_GEN_2104 & _GEN_1329);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1328) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_18_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_18_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_18_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_18_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_18_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_18_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_18_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_18_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_18_bits_data_valid <= ~_GEN_2564 & (clear_store ? ~_GEN_2508 & _GEN_1377 : ~_GEN_2104 & _GEN_1377);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1376) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_18_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_18_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_18_bits_committed <= ~_GEN_2537 & (commit_store_4 & _GEN_2441 | (commit_store_3 ? _GEN_2393 | _GEN_2340 | _GEN_2268 : _GEN_2340 | _GEN_2268));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_18_bits_succeeded <= ~_GEN_2537 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h12 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h12)) & _GEN_1214 & _GEN_1045 & _GEN_924 & _GEN_851 & _GEN_562 & stq_18_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_19_valid <= ~_GEN_2565 & (clear_store ? ~_GEN_2510 & _GEN_1187 : ~_GEN_2105 & _GEN_1187);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_19_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_taken <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1215)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_19_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_925) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_563) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_19_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2589)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_19_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_19_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1022 | ~_GEN_925)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_19_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_563) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_19_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2589)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_19_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_19_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1215 & _GEN_1046 & _GEN_925 & _GEN_852 & _GEN_563 & stq_19_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h13 | (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1215 ? (_GEN_1046 ? (_GEN_925 ? (_GEN_852 ? (_GEN_563 ? stq_19_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_19_bits_addr_valid <= ~_GEN_2565 & (clear_store ? ~_GEN_2510 & _GEN_1331 : ~_GEN_2105 & _GEN_1331);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1330) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_19_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_19_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_19_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_19_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_19_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_19_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_19_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_19_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_19_bits_data_valid <= ~_GEN_2565 & (clear_store ? ~_GEN_2510 & _GEN_1379 : ~_GEN_2105 & _GEN_1379);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1378) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_19_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_19_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_19_bits_committed <= ~_GEN_2538 & (commit_store_4 & _GEN_2442 | (commit_store_3 ? _GEN_2394 | _GEN_2342 | _GEN_2270 : _GEN_2342 | _GEN_2270));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_19_bits_succeeded <= ~_GEN_2538 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h13 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h13)) & _GEN_1215 & _GEN_1046 & _GEN_925 & _GEN_852 & _GEN_563 & stq_19_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_20_valid <= ~_GEN_2566 & (clear_store ? ~_GEN_2512 & _GEN_1189 : ~_GEN_2106 & _GEN_1189);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_20_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_taken <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1216)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_20_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_926) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_564) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_20_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2590)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_20_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_20_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1023 | ~_GEN_926)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_20_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_564) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_20_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2590)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_20_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_20_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1216 & _GEN_1047 & _GEN_926 & _GEN_853 & _GEN_564 & stq_20_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h14 | (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1216 ? (_GEN_1047 ? (_GEN_926 ? (_GEN_853 ? (_GEN_564 ? stq_20_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_20_bits_addr_valid <= ~_GEN_2566 & (clear_store ? ~_GEN_2512 & _GEN_1333 : ~_GEN_2106 & _GEN_1333);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1332) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_20_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_20_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_20_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_20_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_20_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_20_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_20_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_20_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_20_bits_data_valid <= ~_GEN_2566 & (clear_store ? ~_GEN_2512 & _GEN_1381 : ~_GEN_2106 & _GEN_1381);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1380) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_20_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_20_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_20_bits_committed <= ~_GEN_2539 & (commit_store_4 & _GEN_2443 | (commit_store_3 ? _GEN_2395 | _GEN_2344 | _GEN_2272 : _GEN_2344 | _GEN_2272));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_20_bits_succeeded <= ~_GEN_2539 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h14 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h14)) & _GEN_1216 & _GEN_1047 & _GEN_926 & _GEN_853 & _GEN_564 & stq_20_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_21_valid <= ~_GEN_2567 & (clear_store ? ~_GEN_2514 & _GEN_1191 : ~_GEN_2107 & _GEN_1191);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_21_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_taken <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1217)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_21_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_927) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_565) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_21_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2591)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_21_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_21_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1024 | ~_GEN_927)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_21_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_565) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_21_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2591)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_21_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_21_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1217 & _GEN_1048 & _GEN_927 & _GEN_854 & _GEN_565 & stq_21_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h15 | (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1217 ? (_GEN_1048 ? (_GEN_927 ? (_GEN_854 ? (_GEN_565 ? stq_21_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_21_bits_addr_valid <= ~_GEN_2567 & (clear_store ? ~_GEN_2514 & _GEN_1335 : ~_GEN_2107 & _GEN_1335);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1334) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_21_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_21_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_21_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_21_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_21_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_21_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_21_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_21_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_21_bits_data_valid <= ~_GEN_2567 & (clear_store ? ~_GEN_2514 & _GEN_1383 : ~_GEN_2107 & _GEN_1383);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1382) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_21_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_21_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_21_bits_committed <= ~_GEN_2540 & (commit_store_4 & _GEN_2444 | (commit_store_3 ? _GEN_2396 | _GEN_2346 | _GEN_2274 : _GEN_2346 | _GEN_2274));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_21_bits_succeeded <= ~_GEN_2540 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h15 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h15)) & _GEN_1217 & _GEN_1048 & _GEN_927 & _GEN_854 & _GEN_565 & stq_21_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_22_valid <= ~_GEN_2568 & (clear_store ? ~_GEN_2516 & _GEN_1193 : ~_GEN_2108 & _GEN_1193);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_22_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_taken <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1218)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_22_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_928) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_566) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_22_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2592)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_22_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_22_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1025 | ~_GEN_928)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_22_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_566) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_22_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2592)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_22_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_22_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1218 & _GEN_1049 & _GEN_928 & _GEN_855 & _GEN_566 & stq_22_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h16 | (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :305:44, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1218 ? (_GEN_1049 ? (_GEN_928 ? (_GEN_855 ? (_GEN_566 ? stq_22_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_22_bits_addr_valid <= ~_GEN_2568 & (clear_store ? ~_GEN_2516 & _GEN_1337 : ~_GEN_2108 & _GEN_1337);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1336) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_22_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_22_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_22_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_22_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_22_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_22_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_22_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_22_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_22_bits_data_valid <= ~_GEN_2568 & (clear_store ? ~_GEN_2516 & _GEN_1385 : ~_GEN_2108 & _GEN_1385);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1384) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_22_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_22_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_22_bits_committed <= ~_GEN_2541 & (commit_store_4 & _GEN_2445 | (commit_store_3 ? _GEN_2397 | _GEN_2348 | _GEN_2276 : _GEN_2348 | _GEN_2276));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_22_bits_succeeded <= ~_GEN_2541 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h16 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h16)) & _GEN_1218 & _GEN_1049 & _GEN_928 & _GEN_855 & _GEN_566 & stq_22_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :305:44, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35]
    stq_23_valid <= ~_GEN_2569 & (clear_store ? ~_GEN_2518 & _GEN_1195 : ~_GEN_2109 & _GEN_1195);	// @[lsu.scala:210:16, :258:33, :304:5, :321:5, :1406:5, :1410:7, :1411:32, :1497:3, :1502:17, :1507:3, :1508:35, :1599:3, :1604:5, :1612:32, :1625:9, :1626:34]
    stq_23_bits_uop_is_rvc <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_is_rvc : io_core_dis_uops_0_bits_is_rvc) : io_core_dis_uops_1_bits_is_rvc) : io_core_dis_uops_2_bits_is_rvc) : io_core_dis_uops_3_bits_is_rvc) : io_core_dis_uops_4_bits_is_rvc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_ctrl_fcn_dw <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_ctrl_fcn_dw : io_core_dis_uops_0_bits_ctrl_fcn_dw) : io_core_dis_uops_1_bits_ctrl_fcn_dw) : io_core_dis_uops_2_bits_ctrl_fcn_dw) : io_core_dis_uops_3_bits_ctrl_fcn_dw) : io_core_dis_uops_4_bits_ctrl_fcn_dw);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_ctrl_is_load <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_ctrl_is_load : io_core_dis_uops_0_bits_ctrl_is_load) : io_core_dis_uops_1_bits_ctrl_is_load) : io_core_dis_uops_2_bits_ctrl_is_load) : io_core_dis_uops_3_bits_ctrl_is_load) : io_core_dis_uops_4_bits_ctrl_is_load);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_ctrl_is_sta <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_ctrl_is_sta : io_core_dis_uops_0_bits_ctrl_is_sta) : io_core_dis_uops_1_bits_ctrl_is_sta) : io_core_dis_uops_2_bits_ctrl_is_sta) : io_core_dis_uops_3_bits_ctrl_is_sta) : io_core_dis_uops_4_bits_ctrl_is_sta);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_ctrl_is_std <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_ctrl_is_std : io_core_dis_uops_0_bits_ctrl_is_std) : io_core_dis_uops_1_bits_ctrl_is_std) : io_core_dis_uops_2_bits_ctrl_is_std) : io_core_dis_uops_3_bits_ctrl_is_std) : io_core_dis_uops_4_bits_ctrl_is_std);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_iw_p1_poisoned <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_iw_p1_poisoned : io_core_dis_uops_0_bits_iw_p1_poisoned) : io_core_dis_uops_1_bits_iw_p1_poisoned) : io_core_dis_uops_2_bits_iw_p1_poisoned) : io_core_dis_uops_3_bits_iw_p1_poisoned) : io_core_dis_uops_4_bits_iw_p1_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_iw_p2_poisoned <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_iw_p2_poisoned : io_core_dis_uops_0_bits_iw_p2_poisoned) : io_core_dis_uops_1_bits_iw_p2_poisoned) : io_core_dis_uops_2_bits_iw_p2_poisoned) : io_core_dis_uops_3_bits_iw_p2_poisoned) : io_core_dis_uops_4_bits_iw_p2_poisoned);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_br <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_is_br : io_core_dis_uops_0_bits_is_br) : io_core_dis_uops_1_bits_is_br) : io_core_dis_uops_2_bits_is_br) : io_core_dis_uops_3_bits_is_br) : io_core_dis_uops_4_bits_is_br);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_jalr <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_is_jalr : io_core_dis_uops_0_bits_is_jalr) : io_core_dis_uops_1_bits_is_jalr) : io_core_dis_uops_2_bits_is_jalr) : io_core_dis_uops_3_bits_is_jalr) : io_core_dis_uops_4_bits_is_jalr);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_jal <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_is_jal : io_core_dis_uops_0_bits_is_jal) : io_core_dis_uops_1_bits_is_jal) : io_core_dis_uops_2_bits_is_jal) : io_core_dis_uops_3_bits_is_jal) : io_core_dis_uops_4_bits_is_jal);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_sfb <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_is_sfb : io_core_dis_uops_0_bits_is_sfb) : io_core_dis_uops_1_bits_is_sfb) : io_core_dis_uops_2_bits_is_sfb) : io_core_dis_uops_3_bits_is_sfb) : io_core_dis_uops_4_bits_is_sfb);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_edge_inst <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_edge_inst : io_core_dis_uops_0_bits_edge_inst) : io_core_dis_uops_1_bits_edge_inst) : io_core_dis_uops_2_bits_edge_inst) : io_core_dis_uops_3_bits_edge_inst) : io_core_dis_uops_4_bits_edge_inst);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_taken <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_taken : io_core_dis_uops_0_bits_taken) : io_core_dis_uops_1_bits_taken) : io_core_dis_uops_2_bits_taken) : io_core_dis_uops_3_bits_taken) : io_core_dis_uops_4_bits_taken);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    if (_GEN_2545 | ~_GEN_1219)	// @[lsu.scala:304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
      stq_23_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
      if (_GEN_929) begin	// @[lsu.scala:304:5, :321:5]
        if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (_GEN_567) begin	// @[lsu.scala:210:16, :304:5, :321:5]
          end
          else	// @[lsu.scala:210:16, :304:5, :321:5]
            stq_23_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
        end
        else if (_GEN_2593)	// @[lsu.scala:304:5, :321:5, :323:39]
          stq_23_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:304:5, :321:5]
        stq_23_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_1026 | ~_GEN_929)	// @[lsu.scala:304:5, :321:5, :322:39, :323:39]
      stq_23_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
      if (_GEN_567) begin	// @[lsu.scala:210:16, :304:5, :321:5]
      end
      else	// @[lsu.scala:210:16, :304:5, :321:5]
        stq_23_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    end
    else if (_GEN_2593)	// @[lsu.scala:304:5, :321:5, :323:39]
      stq_23_bits_uop_ppred <= 6'h0;	// @[lsu.scala:210:16]
    stq_23_bits_uop_prs1_busy <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_prs1_busy : io_core_dis_uops_0_bits_prs1_busy) : io_core_dis_uops_1_bits_prs1_busy) : io_core_dis_uops_2_bits_prs1_busy) : io_core_dis_uops_3_bits_prs1_busy) : io_core_dis_uops_4_bits_prs1_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_prs2_busy <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_prs2_busy : io_core_dis_uops_0_bits_prs2_busy) : io_core_dis_uops_1_bits_prs2_busy) : io_core_dis_uops_2_bits_prs2_busy) : io_core_dis_uops_3_bits_prs2_busy) : io_core_dis_uops_4_bits_prs2_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_prs3_busy <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_prs3_busy : io_core_dis_uops_0_bits_prs3_busy) : io_core_dis_uops_1_bits_prs3_busy) : io_core_dis_uops_2_bits_prs3_busy) : io_core_dis_uops_3_bits_prs3_busy) : io_core_dis_uops_4_bits_prs3_busy);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_ppred_busy <= ~_GEN_2545 & _GEN_1219 & _GEN_1050 & _GEN_929 & _GEN_856 & _GEN_567 & stq_23_bits_uop_ppred_busy;	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_exception <= ~_GEN_2545 & (mem_xcpt_valids_0 & ~mem_xcpt_uops_0_uses_ldq & mem_xcpt_uops_0_stq_idx == 5'h17 | (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_exception : io_core_dis_uops_0_bits_exception) : io_core_dis_uops_1_bits_exception) : io_core_dis_uops_2_bits_exception) : io_core_dis_uops_3_bits_exception) : io_core_dis_uops_4_bits_exception));	// @[lsu.scala:210:16, :304:5, :321:5, :669:32, :673:32, :719:5, :725:7, :730:58, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32, util.scala:205:25]
    stq_23_bits_uop_bypassable <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_bypassable : io_core_dis_uops_0_bits_bypassable) : io_core_dis_uops_1_bits_bypassable) : io_core_dis_uops_2_bits_bypassable) : io_core_dis_uops_3_bits_bypassable) : io_core_dis_uops_4_bits_bypassable);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_mem_signed <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_mem_signed : io_core_dis_uops_0_bits_mem_signed) : io_core_dis_uops_1_bits_mem_signed) : io_core_dis_uops_2_bits_mem_signed) : io_core_dis_uops_3_bits_mem_signed) : io_core_dis_uops_4_bits_mem_signed);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_fence <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_is_fence : io_core_dis_uops_0_bits_is_fence) : io_core_dis_uops_1_bits_is_fence) : io_core_dis_uops_2_bits_is_fence) : io_core_dis_uops_3_bits_is_fence) : io_core_dis_uops_4_bits_is_fence);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_fencei <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_is_fencei : io_core_dis_uops_0_bits_is_fencei) : io_core_dis_uops_1_bits_is_fencei) : io_core_dis_uops_2_bits_is_fencei) : io_core_dis_uops_3_bits_is_fencei) : io_core_dis_uops_4_bits_is_fencei);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_amo <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_is_amo : io_core_dis_uops_0_bits_is_amo) : io_core_dis_uops_1_bits_is_amo) : io_core_dis_uops_2_bits_is_amo) : io_core_dis_uops_3_bits_is_amo) : io_core_dis_uops_4_bits_is_amo);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_uses_ldq <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_uses_ldq : io_core_dis_uops_0_bits_uses_ldq) : io_core_dis_uops_1_bits_uses_ldq) : io_core_dis_uops_2_bits_uses_ldq) : io_core_dis_uops_3_bits_uses_ldq) : io_core_dis_uops_4_bits_uses_ldq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_uses_stq <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_uses_stq : io_core_dis_uops_0_bits_uses_stq) : io_core_dis_uops_1_bits_uses_stq) : io_core_dis_uops_2_bits_uses_stq) : io_core_dis_uops_3_bits_uses_stq) : io_core_dis_uops_4_bits_uses_stq);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_sys_pc2epc <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_is_sys_pc2epc : io_core_dis_uops_0_bits_is_sys_pc2epc) : io_core_dis_uops_1_bits_is_sys_pc2epc) : io_core_dis_uops_2_bits_is_sys_pc2epc) : io_core_dis_uops_3_bits_is_sys_pc2epc) : io_core_dis_uops_4_bits_is_sys_pc2epc);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_is_unique <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_is_unique : io_core_dis_uops_0_bits_is_unique) : io_core_dis_uops_1_bits_is_unique) : io_core_dis_uops_2_bits_is_unique) : io_core_dis_uops_3_bits_is_unique) : io_core_dis_uops_4_bits_is_unique);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_flush_on_commit <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_flush_on_commit : io_core_dis_uops_0_bits_flush_on_commit) : io_core_dis_uops_1_bits_flush_on_commit) : io_core_dis_uops_2_bits_flush_on_commit) : io_core_dis_uops_3_bits_flush_on_commit) : io_core_dis_uops_4_bits_flush_on_commit);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_ldst_is_rs1 <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_ldst_is_rs1 : io_core_dis_uops_0_bits_ldst_is_rs1) : io_core_dis_uops_1_bits_ldst_is_rs1) : io_core_dis_uops_2_bits_ldst_is_rs1) : io_core_dis_uops_3_bits_ldst_is_rs1) : io_core_dis_uops_4_bits_ldst_is_rs1);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_ldst_val <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_ldst_val : io_core_dis_uops_0_bits_ldst_val) : io_core_dis_uops_1_bits_ldst_val) : io_core_dis_uops_2_bits_ldst_val) : io_core_dis_uops_3_bits_ldst_val) : io_core_dis_uops_4_bits_ldst_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_frs3_en <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_frs3_en : io_core_dis_uops_0_bits_frs3_en) : io_core_dis_uops_1_bits_frs3_en) : io_core_dis_uops_2_bits_frs3_en) : io_core_dis_uops_3_bits_frs3_en) : io_core_dis_uops_4_bits_frs3_en);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_fp_val <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_fp_val : io_core_dis_uops_0_bits_fp_val) : io_core_dis_uops_1_bits_fp_val) : io_core_dis_uops_2_bits_fp_val) : io_core_dis_uops_3_bits_fp_val) : io_core_dis_uops_4_bits_fp_val);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_fp_single <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_fp_single : io_core_dis_uops_0_bits_fp_single) : io_core_dis_uops_1_bits_fp_single) : io_core_dis_uops_2_bits_fp_single) : io_core_dis_uops_3_bits_fp_single) : io_core_dis_uops_4_bits_fp_single);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_xcpt_pf_if <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_xcpt_pf_if : io_core_dis_uops_0_bits_xcpt_pf_if) : io_core_dis_uops_1_bits_xcpt_pf_if) : io_core_dis_uops_2_bits_xcpt_pf_if) : io_core_dis_uops_3_bits_xcpt_pf_if) : io_core_dis_uops_4_bits_xcpt_pf_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_xcpt_ae_if <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_xcpt_ae_if : io_core_dis_uops_0_bits_xcpt_ae_if) : io_core_dis_uops_1_bits_xcpt_ae_if) : io_core_dis_uops_2_bits_xcpt_ae_if) : io_core_dis_uops_3_bits_xcpt_ae_if) : io_core_dis_uops_4_bits_xcpt_ae_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_xcpt_ma_if <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_xcpt_ma_if : io_core_dis_uops_0_bits_xcpt_ma_if) : io_core_dis_uops_1_bits_xcpt_ma_if) : io_core_dis_uops_2_bits_xcpt_ma_if) : io_core_dis_uops_3_bits_xcpt_ma_if) : io_core_dis_uops_4_bits_xcpt_ma_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_bp_debug_if <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_bp_debug_if : io_core_dis_uops_0_bits_bp_debug_if) : io_core_dis_uops_1_bits_bp_debug_if) : io_core_dis_uops_2_bits_bp_debug_if) : io_core_dis_uops_3_bits_bp_debug_if) : io_core_dis_uops_4_bits_bp_debug_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_uop_bp_xcpt_if <= ~_GEN_2545 & (_GEN_1219 ? (_GEN_1050 ? (_GEN_929 ? (_GEN_856 ? (_GEN_567 ? stq_23_bits_uop_bp_xcpt_if : io_core_dis_uops_0_bits_bp_xcpt_if) : io_core_dis_uops_1_bits_bp_xcpt_if) : io_core_dis_uops_2_bits_bp_xcpt_if) : io_core_dis_uops_3_bits_bp_xcpt_if) : io_core_dis_uops_4_bits_bp_xcpt_if);	// @[lsu.scala:210:16, :304:5, :321:5, :1507:3, :1599:3, :1604:5, :1605:16, :1615:32]
    stq_23_bits_addr_valid <= ~_GEN_2569 & (clear_store ? ~_GEN_2518 & _GEN_1339 : ~_GEN_2109 & _GEN_1339);	// @[lsu.scala:210:16, :258:33, :304:5, :851:5, :855:36, :1406:5, :1410:7, :1411:32, :1412:32, :1497:3, :1502:17, :1507:3, :1508:35, :1509:35, :1599:3, :1604:5, :1612:32, :1613:32, :1625:9, :1626:34, :1627:34]
    if (_GEN_1338) begin	// @[lsu.scala:304:5, :851:5, :855:36]
      if (exe_tlb_miss_0) begin	// @[lsu.scala:710:58]
        if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
          stq_23_bits_addr_bits <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:210:16]
        else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
          stq_23_bits_addr_bits <= _GEN_296;	// @[lsu.scala:210:16, :610:24]
        else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_23_bits_addr_bits <= _GEN_184;	// @[lsu.scala:210:16, :465:79]
        else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
          stq_23_bits_addr_bits <= _GEN_193;	// @[lsu.scala:210:16, :478:79]
        else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
          stq_23_bits_addr_bits <= hella_req_addr;	// @[lsu.scala:210:16, :242:34]
        else	// @[lsu.scala:536:61]
          stq_23_bits_addr_bits <= 40'h0;	// @[lsu.scala:210:16]
      end
      else	// @[lsu.scala:710:58]
        stq_23_bits_addr_bits <= _GEN_297;	// @[lsu.scala:210:16, :770:30]
      stq_23_bits_addr_is_virtual <= exe_tlb_miss_0;	// @[lsu.scala:210:16, :710:58]
    end
    stq_23_bits_data_valid <= ~_GEN_2569 & (clear_store ? ~_GEN_2518 & _GEN_1387 : ~_GEN_2109 & _GEN_1387);	// @[lsu.scala:210:16, :258:33, :304:5, :871:5, :875:33, :1406:5, :1410:7, :1411:32, :1413:32, :1497:3, :1502:17, :1507:3, :1508:35, :1510:35, :1599:3, :1604:5, :1612:32, :1614:32, :1625:9, :1626:34, :1628:34]
    if (_GEN_1386) begin	// @[lsu.scala:304:5, :871:5, :875:33]
      if (_stq_bits_data_bits_T)	// @[lsu.scala:870:37]
        stq_23_bits_data_bits <= io_core_exe_0_req_bits_data;	// @[lsu.scala:210:16]
      else	// @[lsu.scala:870:37]
        stq_23_bits_data_bits <= io_core_fp_stdata_bits_data;	// @[lsu.scala:210:16]
    end
    stq_23_bits_committed <= ~_GEN_2542 & (commit_store_4 & _GEN_2446 | (commit_store_3 ? _GEN_2398 | _GEN_2350 | _GEN_2278 : _GEN_2350 | _GEN_2278));	// @[lsu.scala:210:16, :1308:5, :1453:49, :1457:5, :1458:31, :1507:3, :1511:35, :1512:35]
    stq_23_bits_succeeded <= ~_GEN_2542 & (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & io_dmem_resp_0_bits_uop_stq_idx == 5'h17 | (_GEN_299 | ~(will_fire_store_commit_0_will_fire & stq_execute_head == 5'h17)) & _GEN_1219 & _GEN_1050 & _GEN_929 & _GEN_856 & _GEN_567 & stq_23_bits_succeeded);	// @[lsu.scala:210:16, :219:29, :304:5, :321:5, :536:61, :768:39, :775:43, :782:45, :795:44, :1308:5, :1310:7, :1330:7, :1332:62, :1507:3, :1511:35, util.scala:205:25]
    if (_T_2141) begin	// @[lsu.scala:1598:22]
      ldq_head <= 5'h0;	// @[lsu.scala:214:29]
      ldq_tail <= 5'h0;	// @[lsu.scala:215:29]
      if (reset)
        stq_tail <= 5'h0;	// @[lsu.scala:217:29]
      else
        stq_tail <= stq_commit_head;	// @[lsu.scala:217:29, :218:29]
    end
    else begin	// @[lsu.scala:1598:22]
      if (commit_load_4) begin	// @[lsu.scala:1454:49]
        if (_T_2105 == 5'h17)	// @[lsu.scala:1488:31, util.scala:205:25]
          ldq_head <= 5'h0;	// @[lsu.scala:214:29]
        else	// @[util.scala:205:25]
          ldq_head <= _T_2105 + 5'h1;	// @[lsu.scala:214:29, :305:44, :1488:31, util.scala:206:28]
      end
      else if (commit_load_3) begin	// @[lsu.scala:1454:49]
        if (wrap_27)	// @[util.scala:205:25]
          ldq_head <= 5'h0;	// @[lsu.scala:214:29]
        else	// @[util.scala:205:25]
          ldq_head <= _T_2103;	// @[lsu.scala:214:29, util.scala:206:28]
      end
      else if (commit_load_2) begin	// @[lsu.scala:1454:49]
        if (wrap_25)	// @[util.scala:205:25]
          ldq_head <= 5'h0;	// @[lsu.scala:214:29]
        else	// @[util.scala:205:25]
          ldq_head <= _T_2087;	// @[lsu.scala:214:29, util.scala:206:28]
      end
      else if (commit_load_1) begin	// @[lsu.scala:1454:49]
        if (wrap_23)	// @[util.scala:205:25]
          ldq_head <= 5'h0;	// @[lsu.scala:214:29]
        else	// @[util.scala:205:25]
          ldq_head <= _T_2071;	// @[lsu.scala:214:29, util.scala:206:28]
      end
      else if (commit_load) begin	// @[lsu.scala:1454:49]
        if (wrap_21)	// @[util.scala:205:25]
          ldq_head <= 5'h0;	// @[lsu.scala:214:29]
        else	// @[util.scala:205:25]
          ldq_head <= _T_2055;	// @[lsu.scala:214:29, util.scala:206:28]
      end
      if (io_core_brupdate_b2_mispredict & ~io_core_exception) begin	// @[lsu.scala:671:22, :1437:40]
        ldq_tail <= io_core_brupdate_b2_uop_ldq_idx;	// @[lsu.scala:215:29]
        stq_tail <= io_core_brupdate_b2_uop_stq_idx;	// @[lsu.scala:217:29]
      end
      else begin	// @[lsu.scala:1437:40]
        if (dis_ld_val_4) begin	// @[lsu.scala:301:85]
          if (wrap_16)	// @[util.scala:205:25]
            ldq_tail <= 5'h0;	// @[lsu.scala:215:29]
          else	// @[util.scala:205:25]
            ldq_tail <= _T_169;	// @[lsu.scala:215:29, util.scala:206:28]
        end
        else if (dis_ld_val_3) begin	// @[lsu.scala:301:85]
          if (wrap_12)	// @[util.scala:205:25]
            ldq_tail <= 5'h0;	// @[lsu.scala:215:29]
          else	// @[util.scala:205:25]
            ldq_tail <= _T_129;	// @[lsu.scala:215:29, util.scala:206:28]
        end
        else if (dis_ld_val_2) begin	// @[lsu.scala:301:85]
          if (wrap_8)	// @[util.scala:205:25]
            ldq_tail <= 5'h0;	// @[lsu.scala:215:29]
          else	// @[util.scala:205:25]
            ldq_tail <= _T_89;	// @[lsu.scala:215:29, util.scala:206:28]
        end
        else if (dis_ld_val_1) begin	// @[lsu.scala:301:85]
          if (wrap_4)	// @[util.scala:205:25]
            ldq_tail <= 5'h0;	// @[lsu.scala:215:29]
          else	// @[util.scala:205:25]
            ldq_tail <= _T_49;	// @[lsu.scala:215:29, util.scala:206:28]
        end
        else if (dis_ld_val) begin	// @[lsu.scala:301:85]
          if (wrap)	// @[util.scala:205:25]
            ldq_tail <= 5'h0;	// @[lsu.scala:215:29]
          else	// @[util.scala:205:25]
            ldq_tail <= _T_9;	// @[lsu.scala:215:29, util.scala:206:28]
        end
        if (dis_st_val_4) begin	// @[lsu.scala:302:85]
          if (wrap_17)	// @[util.scala:205:25]
            stq_tail <= 5'h0;	// @[lsu.scala:217:29]
          else	// @[util.scala:205:25]
            stq_tail <= _T_172;	// @[lsu.scala:217:29, util.scala:206:28]
        end
        else if (dis_st_val_3) begin	// @[lsu.scala:302:85]
          if (wrap_13)	// @[util.scala:205:25]
            stq_tail <= 5'h0;	// @[lsu.scala:217:29]
          else	// @[util.scala:205:25]
            stq_tail <= _T_133;	// @[lsu.scala:217:29, util.scala:206:28]
        end
        else if (dis_st_val_2) begin	// @[lsu.scala:302:85]
          if (wrap_9)	// @[util.scala:205:25]
            stq_tail <= 5'h0;	// @[lsu.scala:217:29]
          else	// @[util.scala:205:25]
            stq_tail <= _T_93;	// @[lsu.scala:217:29, util.scala:206:28]
        end
        else if (dis_st_val_1) begin	// @[lsu.scala:302:85]
          if (wrap_5)	// @[util.scala:205:25]
            stq_tail <= 5'h0;	// @[lsu.scala:217:29]
          else	// @[util.scala:205:25]
            stq_tail <= _T_53;	// @[lsu.scala:217:29, util.scala:206:28]
        end
        else if (dis_st_val) begin	// @[lsu.scala:302:85]
          if (wrap_1)	// @[util.scala:205:25]
            stq_tail <= 5'h0;	// @[lsu.scala:217:29]
          else	// @[util.scala:205:25]
            stq_tail <= _T_13;	// @[lsu.scala:217:29, util.scala:206:28]
        end
      end
    end
    if (_GEN_2543) begin	// @[lsu.scala:242:34, :1529:34, :1531:35, :1532:19]
      hella_req_addr <= io_hellacache_req_bits_addr;	// @[lsu.scala:242:34]
      hella_req_cmd <= 5'h0;	// @[lsu.scala:242:34]
      hella_req_size <= 2'h3;	// @[lsu.scala:242:34]
    end
    hella_req_signed <= ~_GEN_2543 & hella_req_signed;	// @[lsu.scala:242:34, :1529:34, :1531:35, :1532:19]
    hella_req_phys <= _GEN_2543 | hella_req_phys;	// @[lsu.scala:242:34, :1529:34, :1531:35, :1532:19]
    if (_GEN_2544) begin	// @[lsu.scala:243:34, :1529:34, :1535:38]
    end
    else begin	// @[lsu.scala:243:34, :1529:34, :1535:38]
      hella_data_data <= 64'h0;	// @[lsu.scala:243:34]
      hella_xcpt_ma_ld <= _dtlb_io_resp_0_ma_ld;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_ma_st <= _dtlb_io_resp_0_ma_st;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_pf_ld <= _dtlb_io_resp_0_pf_ld;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_pf_st <= _dtlb_io_resp_0_pf_st;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_ae_ld <= _dtlb_io_resp_0_ae_ld;	// @[lsu.scala:245:34, :248:20]
      hella_xcpt_ae_st <= _dtlb_io_resp_0_ae_st;	// @[lsu.scala:245:34, :248:20]
    end
    if (_GEN_301 | ~will_fire_hella_incoming_0_will_fire) begin	// @[lsu.scala:244:34, :536:61, :768:39, :775:43, :782:45, :796:44, :804:47]
    end
    else	// @[lsu.scala:244:34, :768:39, :775:43, :782:45, :796:44, :804:47]
      hella_paddr <= exe_tlb_paddr_0;	// @[Cat.scala:33:92, lsu.scala:244:34]
    hella_xcpt_gf_ld <= _GEN_2544 & hella_xcpt_gf_ld;	// @[lsu.scala:243:34, :245:34, :1529:34, :1535:38]
    hella_xcpt_gf_st <= _GEN_2544 & hella_xcpt_gf_st;	// @[lsu.scala:243:34, :245:34, :1529:34, :1535:38]
    if (will_fire_load_wakeup_0_will_fire) begin	// @[lsu.scala:536:61]
      p1_block_load_mask_0 <= _GEN_200;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_1 <= _GEN_201;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_2 <= _GEN_202;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_3 <= _GEN_203;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_4 <= _GEN_204;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_5 <= _GEN_205;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_6 <= _GEN_206;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_7 <= _GEN_207;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_8 <= _GEN_208;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_9 <= _GEN_209;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_10 <= _GEN_210;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_11 <= _GEN_211;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_12 <= _GEN_212;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_13 <= _GEN_213;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_14 <= _GEN_214;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_15 <= _GEN_215;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_16 <= _GEN_216;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_17 <= _GEN_217;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_18 <= _GEN_218;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_19 <= _GEN_219;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_20 <= _GEN_220;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_21 <= _GEN_221;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_22 <= _GEN_222;	// @[lsu.scala:398:35, :570:49]
      p1_block_load_mask_23 <= _GEN_223;	// @[lsu.scala:398:35, :570:49]
    end
    else if (will_fire_load_incoming_0_will_fire) begin	// @[lsu.scala:536:61]
      p1_block_load_mask_0 <= _GEN_224;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_1 <= _GEN_225;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_2 <= _GEN_226;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_3 <= _GEN_227;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_4 <= _GEN_228;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_5 <= _GEN_229;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_6 <= _GEN_230;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_7 <= _GEN_231;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_8 <= _GEN_232;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_9 <= _GEN_233;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_10 <= _GEN_234;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_11 <= _GEN_235;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_12 <= _GEN_236;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_13 <= _GEN_237;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_14 <= _GEN_238;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_15 <= _GEN_239;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_16 <= _GEN_240;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_17 <= _GEN_241;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_18 <= _GEN_242;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_19 <= _GEN_243;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_20 <= _GEN_244;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_21 <= _GEN_245;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_22 <= _GEN_246;	// @[lsu.scala:398:35, :572:52]
      p1_block_load_mask_23 <= _GEN_247;	// @[lsu.scala:398:35, :572:52]
    end
    else begin	// @[lsu.scala:536:61]
      p1_block_load_mask_0 <= _GEN_249;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_1 <= _GEN_251;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_2 <= _GEN_253;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_3 <= _GEN_255;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_4 <= _GEN_257;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_5 <= _GEN_259;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_6 <= _GEN_261;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_7 <= _GEN_263;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_8 <= _GEN_265;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_9 <= _GEN_267;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_10 <= _GEN_269;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_11 <= _GEN_271;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_12 <= _GEN_273;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_13 <= _GEN_275;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_14 <= _GEN_277;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_15 <= _GEN_279;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_16 <= _GEN_281;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_17 <= _GEN_283;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_18 <= _GEN_285;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_19 <= _GEN_287;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_20 <= _GEN_289;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_21 <= _GEN_291;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_22 <= _GEN_293;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
      p1_block_load_mask_23 <= _GEN_295;	// @[lsu.scala:397:36, :398:35, :573:43, :574:49]
    end
    p2_block_load_mask_0 <= p1_block_load_mask_0;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_1 <= p1_block_load_mask_1;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_2 <= p1_block_load_mask_2;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_3 <= p1_block_load_mask_3;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_4 <= p1_block_load_mask_4;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_5 <= p1_block_load_mask_5;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_6 <= p1_block_load_mask_6;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_7 <= p1_block_load_mask_7;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_8 <= p1_block_load_mask_8;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_9 <= p1_block_load_mask_9;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_10 <= p1_block_load_mask_10;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_11 <= p1_block_load_mask_11;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_12 <= p1_block_load_mask_12;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_13 <= p1_block_load_mask_13;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_14 <= p1_block_load_mask_14;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_15 <= p1_block_load_mask_15;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_16 <= p1_block_load_mask_16;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_17 <= p1_block_load_mask_17;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_18 <= p1_block_load_mask_18;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_19 <= p1_block_load_mask_19;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_20 <= p1_block_load_mask_20;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_21 <= p1_block_load_mask_21;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_22 <= p1_block_load_mask_22;	// @[lsu.scala:398:35, :399:35]
    p2_block_load_mask_23 <= p1_block_load_mask_23;	// @[lsu.scala:398:35, :399:35]
    ldq_retry_idx <= _ldq_retry_idx_T_2 & _temp_bits_T ? 5'h0 : _ldq_retry_idx_T_5 & _temp_bits_T_2 ? 5'h1 : _ldq_retry_idx_T_8 & _temp_bits_T_4 ? 5'h2 : _ldq_retry_idx_T_11 & _temp_bits_T_6 ? 5'h3 : _ldq_retry_idx_T_14 & _temp_bits_T_8 ? 5'h4 : _ldq_retry_idx_T_17 & _temp_bits_T_10 ? 5'h5 : _ldq_retry_idx_T_20 & _temp_bits_T_12 ? 5'h6 : _ldq_retry_idx_T_23 & _temp_bits_T_14 ? 5'h7 : _ldq_retry_idx_T_26 & _temp_bits_T_16 ? 5'h8 : _ldq_retry_idx_T_29 & _temp_bits_T_18 ? 5'h9 : _ldq_retry_idx_T_32 & _temp_bits_T_20 ? 5'hA : _ldq_retry_idx_T_35 & _temp_bits_T_22 ? 5'hB : _ldq_retry_idx_T_38 & _temp_bits_T_24 ? 5'hC : _ldq_retry_idx_T_41 & _temp_bits_T_26 ? 5'hD : _ldq_retry_idx_T_44 & _temp_bits_T_28 ? 5'hE : _ldq_retry_idx_T_47 & ~(ldq_head[4]) ? 5'hF : _ldq_retry_idx_T_50 & _temp_bits_T_32 ? 5'h10 : _ldq_retry_idx_T_53 & _temp_bits_T_34 ? 5'h11 : _ldq_retry_idx_T_56 & _temp_bits_T_36 ? 5'h12 : _ldq_retry_idx_T_59 & _temp_bits_T_38 ? 5'h13 : _ldq_retry_idx_idx_T_34[4:0];	// @[Mux.scala:47:70, lsu.scala:214:29, :305:44, :415:30, :418:39, util.scala:351:{65,72}]
    stq_retry_idx <= _stq_retry_idx_T & stq_commit_head == 5'h0 ? 5'h0 : _stq_retry_idx_T_1 & stq_commit_head < 5'h2 ? 5'h1 : _stq_retry_idx_T_2 & stq_commit_head < 5'h3 ? 5'h2 : _stq_retry_idx_T_3 & stq_commit_head < 5'h4 ? 5'h3 : _stq_retry_idx_T_4 & stq_commit_head < 5'h5 ? 5'h4 : _stq_retry_idx_T_5 & stq_commit_head < 5'h6 ? 5'h5 : _stq_retry_idx_T_6 & stq_commit_head < 5'h7 ? 5'h6 : _stq_retry_idx_T_7 & stq_commit_head < 5'h8 ? 5'h7 : _stq_retry_idx_T_8 & stq_commit_head < 5'h9 ? 5'h8 : _stq_retry_idx_T_9 & stq_commit_head < 5'hA ? 5'h9 : _stq_retry_idx_T_10 & stq_commit_head < 5'hB ? 5'hA : _stq_retry_idx_T_11 & stq_commit_head < 5'hC ? 5'hB : _stq_retry_idx_T_12 & stq_commit_head < 5'hD ? 5'hC : _stq_retry_idx_T_13 & stq_commit_head < 5'hE ? 5'hD : _stq_retry_idx_T_14 & stq_commit_head < 5'hF ? 5'hE : _stq_retry_idx_T_15 & ~(stq_commit_head[4]) ? 5'hF : _stq_retry_idx_T_16 & stq_commit_head < 5'h11 ? 5'h10 : _stq_retry_idx_T_17 & stq_commit_head < 5'h12 ? 5'h11 : _stq_retry_idx_T_18 & stq_commit_head < 5'h13 ? 5'h12 : _stq_retry_idx_T_19 & stq_commit_head < 5'h14 ? 5'h13 : _stq_retry_idx_idx_T_34[4:0];	// @[Mux.scala:47:70, lsu.scala:218:29, :305:44, :422:30, :424:18, util.scala:351:{65,72}]
    ldq_wakeup_idx <= _ldq_wakeup_idx_T_7 & _temp_bits_T ? 5'h0 : _ldq_wakeup_idx_T_15 & _temp_bits_T_2 ? 5'h1 : _ldq_wakeup_idx_T_23 & _temp_bits_T_4 ? 5'h2 : _ldq_wakeup_idx_T_31 & _temp_bits_T_6 ? 5'h3 : _ldq_wakeup_idx_T_39 & _temp_bits_T_8 ? 5'h4 : _ldq_wakeup_idx_T_47 & _temp_bits_T_10 ? 5'h5 : _ldq_wakeup_idx_T_55 & _temp_bits_T_12 ? 5'h6 : _ldq_wakeup_idx_T_63 & _temp_bits_T_14 ? 5'h7 : _ldq_wakeup_idx_T_71 & _temp_bits_T_16 ? 5'h8 : _ldq_wakeup_idx_T_79 & _temp_bits_T_18 ? 5'h9 : _ldq_wakeup_idx_T_87 & _temp_bits_T_20 ? 5'hA : _ldq_wakeup_idx_T_95 & _temp_bits_T_22 ? 5'hB : _ldq_wakeup_idx_T_103 & _temp_bits_T_24 ? 5'hC : _ldq_wakeup_idx_T_111 & _temp_bits_T_26 ? 5'hD : _ldq_wakeup_idx_T_119 & _temp_bits_T_28 ? 5'hE : _ldq_wakeup_idx_T_127 & ~(ldq_head[4]) ? 5'hF : _ldq_wakeup_idx_T_135 & _temp_bits_T_32 ? 5'h10 : _ldq_wakeup_idx_T_143 & _temp_bits_T_34 ? 5'h11 : _ldq_wakeup_idx_T_151 & _temp_bits_T_36 ? 5'h12 : _ldq_wakeup_idx_T_159 & _temp_bits_T_38 ? 5'h13 : _ldq_wakeup_idx_idx_T_34[4:0];	// @[Mux.scala:47:70, lsu.scala:214:29, :305:44, :430:31, :433:71, util.scala:351:{65,72}]
    can_fire_load_retry_REG <= _dtlb_io_miss_rdy;	// @[lsu.scala:248:20, :470:40]
    can_fire_sta_retry_REG <= _dtlb_io_miss_rdy;	// @[lsu.scala:248:20, :482:41]
    mem_xcpt_valids_0 <= (pf_ld_0 | pf_st_0 | ae_ld_0 | ~_will_fire_store_commit_0_T_2 & _dtlb_io_resp_0_ae_st & _mem_xcpt_uops_WIRE_0_uses_stq | ma_ld_0 | ma_st_0) & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & exe_tlb_uop_0_br_mask) == 16'h0;	// @[lsu.scala:248:20, :538:31, :576:25, :597:24, :661:56, :662:87, :663:75, :664:75, :665:75, :666:75, :669:32, :670:80, :671:{22,41}, util.scala:118:{51,59}]
    mem_xcpt_uops_0_br_mask <= exe_tlb_uop_0_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:597:24, :673:32, util.scala:85:{25,27}]
    if (_exe_tlb_uop_T_2) begin	// @[lsu.scala:599:53]
      mem_xcpt_uops_0_rob_idx <= io_core_exe_0_req_bits_uop_rob_idx;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_ldq_idx <= io_core_exe_0_req_bits_uop_ldq_idx;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_stq_idx <= io_core_exe_0_req_bits_uop_stq_idx;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_uses_ldq <= io_core_exe_0_req_bits_uop_uses_ldq;	// @[lsu.scala:673:32]
      mem_xcpt_uops_0_uses_stq <= io_core_exe_0_req_bits_uop_uses_stq;	// @[lsu.scala:673:32]
    end
    else if (will_fire_load_retry_0_will_fire) begin	// @[lsu.scala:536:61]
      mem_xcpt_uops_0_rob_idx <= _GEN_134;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_ldq_idx <= _GEN_136;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_stq_idx <= mem_ldq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_uses_ldq <= _GEN_158;	// @[lsu.scala:465:79, :673:32]
      mem_xcpt_uops_0_uses_stq <= _GEN_160;	// @[lsu.scala:465:79, :673:32]
    end
    else begin	// @[lsu.scala:536:61]
      if (will_fire_sta_retry_0_will_fire) begin	// @[lsu.scala:536:61]
        mem_xcpt_uops_0_rob_idx <= mem_stq_retry_e_out_bits_uop_rob_idx;	// @[lsu.scala:478:79, :673:32]
        mem_xcpt_uops_0_ldq_idx <= _GEN_191;	// @[lsu.scala:478:79, :673:32]
        mem_xcpt_uops_0_stq_idx <= mem_stq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:478:79, :673:32]
      end
      else begin	// @[lsu.scala:536:61]
        mem_xcpt_uops_0_rob_idx <= 8'h0;	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_ldq_idx <= 5'h0;	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_stq_idx <= 5'h0;	// @[lsu.scala:673:32]
      end
      mem_xcpt_uops_0_uses_ldq <= _exe_tlb_uop_T_4_uses_ldq;	// @[lsu.scala:602:24, :673:32]
      mem_xcpt_uops_0_uses_stq <= _exe_tlb_uop_T_4_uses_stq;	// @[lsu.scala:602:24, :673:32]
    end
    if (ma_ld_0)	// @[lsu.scala:661:56]
      mem_xcpt_causes_0 <= 4'h4;	// @[lsu.scala:674:32, :675:8]
    else if (ma_st_0)	// @[lsu.scala:662:87]
      mem_xcpt_causes_0 <= 4'h6;	// @[lsu.scala:674:32, :676:8]
    else if (pf_ld_0)	// @[lsu.scala:663:75]
      mem_xcpt_causes_0 <= 4'hD;	// @[lsu.scala:674:32, util.scala:351:72]
    else if (pf_st_0)	// @[lsu.scala:664:75]
      mem_xcpt_causes_0 <= 4'hF;	// @[lsu.scala:674:32, util.scala:351:72]
    else	// @[lsu.scala:664:75]
      mem_xcpt_causes_0 <= {2'h1, ~ae_ld_0, 1'h1};	// @[lsu.scala:665:75, :674:32, :678:8, :679:8]
    if (_exe_tlb_vaddr_T_1)	// @[lsu.scala:608:53]
      mem_xcpt_vaddrs_0 <= io_core_exe_0_req_bits_addr;	// @[lsu.scala:681:32]
    else if (will_fire_sfence_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= _GEN_296;	// @[lsu.scala:610:24, :681:32]
    else if (will_fire_load_retry_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= _GEN_184;	// @[lsu.scala:465:79, :681:32]
    else if (will_fire_sta_retry_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= _GEN_193;	// @[lsu.scala:478:79, :681:32]
    else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= hella_req_addr;	// @[lsu.scala:242:34, :681:32]
    else	// @[lsu.scala:536:61]
      mem_xcpt_vaddrs_0 <= 40'h0;	// @[lsu.scala:681:32]
    REG <= _T_264 | will_fire_sta_incoming_0_will_fire | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire;	// @[lsu.scala:536:61, :567:63, :720:21, :721:33]
    fired_load_incoming_REG <= will_fire_load_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :896:{51,79}, util.scala:118:59]
    fired_stad_incoming_REG <= will_fire_stad_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :897:{51,79}, util.scala:118:59]
    fired_sta_incoming_REG <= will_fire_sta_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :898:{51,79}, util.scala:118:59]
    fired_std_incoming_REG <= will_fire_std_incoming_0_will_fire & _fired_std_incoming_T;	// @[lsu.scala:536:61, :899:{51,79}, util.scala:118:59]
    fired_stdf_incoming <= fp_stdata_fire & (io_core_brupdate_b1_mispredict_mask & io_core_fp_stdata_bits_uop_br_mask) == 16'h0;	// @[Decoupled.scala:51:35, lsu.scala:900:{37,62}, util.scala:118:{51,59}]
    fired_sfence_0 <= will_fire_sfence_0_will_fire;	// @[lsu.scala:536:61, :901:37]
    fired_release_0 <= will_fire_release_0_will_fire;	// @[lsu.scala:536:61, :902:37]
    fired_load_retry_REG <= will_fire_load_retry_0_will_fire & (io_core_brupdate_b1_mispredict_mask & _GEN_125) == 16'h0;	// @[lsu.scala:465:79, :536:61, :903:{51,79}, util.scala:118:{51,59}]
    fired_sta_retry_REG <= will_fire_sta_retry_0_will_fire & _mem_stq_retry_e_out_valid_T == 16'h0;	// @[lsu.scala:536:61, :904:{51,79}, util.scala:118:{51,59}]
    fired_load_wakeup_REG <= will_fire_load_wakeup_0_will_fire & (io_core_brupdate_b1_mispredict_mask & _GEN_194) == 16'h0;	// @[lsu.scala:502:88, :536:61, :906:{51,79}, util.scala:118:{51,59}]
    mem_incoming_uop_0_br_mask <= io_core_exe_0_req_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:910:37, util.scala:85:{25,27}]
    mem_incoming_uop_0_rob_idx <= io_core_exe_0_req_bits_uop_rob_idx;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_ldq_idx <= io_core_exe_0_req_bits_uop_ldq_idx;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_stq_idx <= io_core_exe_0_req_bits_uop_stq_idx;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_pdst <= io_core_exe_0_req_bits_uop_pdst;	// @[lsu.scala:910:37]
    mem_incoming_uop_0_fp_val <= io_core_exe_0_req_bits_uop_fp_val;	// @[lsu.scala:910:37]
    mem_ldq_incoming_e_0_bits_uop_br_mask <= _GEN_95[io_core_exe_0_req_bits_uop_ldq_idx] & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:264:49, :911:37, util.scala:85:27, :89:21]
    mem_ldq_incoming_e_0_bits_uop_stq_idx <= _GEN_96[io_core_exe_0_req_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :911:37]
    mem_ldq_incoming_e_0_bits_uop_mem_size <= _GEN_97[io_core_exe_0_req_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :911:37]
    mem_ldq_incoming_e_0_bits_st_dep_mask <= _GEN_100[io_core_exe_0_req_bits_uop_ldq_idx];	// @[lsu.scala:264:49, :911:37]
    mem_stq_incoming_e_0_valid <= _GEN_1[io_core_exe_0_req_bits_uop_stq_idx] & (io_core_brupdate_b1_mispredict_mask & stq_incoming_e_0_bits_uop_br_mask) == 16'h0;	// @[lsu.scala:223:42, :264:49, :912:37, util.scala:108:31, :118:{51,59}]
    mem_stq_incoming_e_0_bits_uop_br_mask <= stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:264:49, :912:37, util.scala:85:27, :89:21]
    mem_stq_incoming_e_0_bits_uop_rob_idx <= _GEN_35[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_uop_stq_idx <= _GEN_37[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_uop_mem_size <= _GEN_54[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_uop_is_amo <= _GEN_60[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_addr_valid <= _mem_stq_incoming_e_WIRE_0_bits_addr_valid;	// @[lsu.scala:264:49, :912:37]
    mem_stq_incoming_e_0_bits_addr_is_virtual <= _GEN_89[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_stq_incoming_e_0_bits_data_valid <= _GEN_90[io_core_exe_0_req_bits_uop_stq_idx];	// @[lsu.scala:223:42, :264:49, :912:37]
    mem_ldq_wakeup_e_bits_uop_br_mask <= _GEN_194 & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:502:88, :913:37, util.scala:85:27, :89:21]
    mem_ldq_wakeup_e_bits_uop_stq_idx <= mem_ldq_wakeup_e_out_bits_uop_stq_idx;	// @[lsu.scala:502:88, :913:37]
    mem_ldq_wakeup_e_bits_uop_mem_size <= mem_ldq_wakeup_e_out_bits_uop_mem_size;	// @[lsu.scala:502:88, :913:37]
    mem_ldq_wakeup_e_bits_st_dep_mask <= mem_ldq_wakeup_e_out_bits_st_dep_mask;	// @[lsu.scala:502:88, :913:37]
    mem_ldq_retry_e_bits_uop_br_mask <= _GEN_125 & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:465:79, :914:37, util.scala:85:27, :89:21]
    mem_ldq_retry_e_bits_uop_stq_idx <= mem_ldq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:465:79, :914:37]
    mem_ldq_retry_e_bits_uop_mem_size <= mem_ldq_retry_e_out_bits_uop_mem_size;	// @[lsu.scala:465:79, :914:37]
    mem_ldq_retry_e_bits_st_dep_mask <= _GEN_100[ldq_retry_idx];	// @[lsu.scala:264:49, :415:30, :465:79, :914:37]
    mem_stq_retry_e_valid <= _GEN_189 & _mem_stq_retry_e_out_valid_T == 16'h0;	// @[lsu.scala:478:79, :915:37, util.scala:108:31, :118:{51,59}]
    mem_stq_retry_e_bits_uop_br_mask <= _GEN_190 & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:478:79, :915:37, util.scala:85:27, :89:21]
    mem_stq_retry_e_bits_uop_rob_idx <= mem_stq_retry_e_out_bits_uop_rob_idx;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_uop_stq_idx <= mem_stq_retry_e_out_bits_uop_stq_idx;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_uop_mem_size <= mem_stq_retry_e_out_bits_uop_mem_size;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_uop_is_amo <= mem_stq_retry_e_out_bits_uop_is_amo;	// @[lsu.scala:478:79, :915:37]
    mem_stq_retry_e_bits_data_valid <= _GEN_90[stq_retry_idx];	// @[lsu.scala:223:42, :422:30, :478:79, :915:37]
    mem_stdf_uop_br_mask <= io_core_fp_stdata_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:924:37, util.scala:85:{25,27}]
    mem_stdf_uop_rob_idx <= io_core_fp_stdata_bits_uop_rob_idx;	// @[lsu.scala:924:37]
    mem_stdf_uop_stq_idx <= io_core_fp_stdata_bits_uop_stq_idx;	// @[lsu.scala:924:37]
    mem_tlb_miss_0 <= exe_tlb_miss_0;	// @[lsu.scala:710:58, :927:41]
    mem_tlb_uncacheable_0 <= ~_dtlb_io_resp_0_cacheable;	// @[lsu.scala:248:20, :713:43, :928:41]
    if (_GEN_303)	// @[lsu.scala:768:39, :770:30, :775:43]
      mem_paddr_0 <= _GEN_297;	// @[lsu.scala:770:30, :929:41]
    else if (will_fire_store_commit_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_88;	// @[lsu.scala:223:42, :929:41]
    else if (will_fire_load_wakeup_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_195;	// @[lsu.scala:502:88, :929:41]
    else if (will_fire_hella_incoming_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_297;	// @[lsu.scala:770:30, :929:41]
    else if (will_fire_hella_wakeup_0_will_fire)	// @[lsu.scala:536:61]
      mem_paddr_0 <= _GEN_302;	// @[lsu.scala:824:39, :929:41]
    else	// @[lsu.scala:536:61]
      mem_paddr_0 <= 40'h0;	// @[lsu.scala:929:41]
    if (fired_stad_incoming_REG | fired_sta_incoming_REG | fired_std_incoming_REG)	// @[lsu.scala:897:51, :898:51, :899:51, :942:35, :947:27, :949:41, :955:27, :957:41, :963:27, :965:35]
      clr_bsy_rob_idx_0 <= mem_stq_incoming_e_0_bits_uop_rob_idx;	// @[lsu.scala:912:37, :933:28]
    else if (fired_sfence_0)	// @[lsu.scala:901:37]
      clr_bsy_rob_idx_0 <= mem_incoming_uop_0_rob_idx;	// @[lsu.scala:910:37, :933:28]
    else if (fired_sta_retry_REG)	// @[lsu.scala:904:51]
      clr_bsy_rob_idx_0 <= mem_stq_retry_e_bits_uop_rob_idx;	// @[lsu.scala:915:37, :933:28]
    else	// @[lsu.scala:904:51]
      clr_bsy_rob_idx_0 <= 8'h0;	// @[lsu.scala:933:28]
    if (fired_stad_incoming_REG)	// @[lsu.scala:897:51]
      clr_bsy_brmask_0 <= mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:912:37, :934:28, util.scala:85:{25,27}]
    else if (fired_sta_incoming_REG)	// @[lsu.scala:898:51]
      clr_bsy_brmask_0 <= mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:912:37, :934:28, util.scala:85:{25,27}]
    else if (fired_std_incoming_REG)	// @[lsu.scala:899:51]
      clr_bsy_brmask_0 <= mem_stq_incoming_e_0_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:912:37, :934:28, util.scala:85:{25,27}]
    else if (fired_sfence_0)	// @[lsu.scala:901:37]
      clr_bsy_brmask_0 <= mem_incoming_uop_0_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:910:37, :934:28, util.scala:85:{25,27}]
    else if (fired_sta_retry_REG)	// @[lsu.scala:904:51]
      clr_bsy_brmask_0 <= mem_stq_retry_e_bits_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:915:37, :934:28, util.scala:85:{25,27}]
    else	// @[lsu.scala:904:51]
      clr_bsy_brmask_0 <= 16'h0;	// @[lsu.scala:934:28]
    io_core_clr_bsy_0_valid_REG <= io_core_exception;	// @[lsu.scala:981:62]
    io_core_clr_bsy_0_valid_REG_1 <= io_core_exception;	// @[lsu.scala:981:101]
    io_core_clr_bsy_0_valid_REG_2 <= io_core_clr_bsy_0_valid_REG_1;	// @[lsu.scala:981:{93,101}]
    if (fired_stdf_incoming) begin	// @[lsu.scala:900:37]
      stdf_clr_bsy_rob_idx <= mem_stdf_uop_rob_idx;	// @[lsu.scala:924:37, :986:33]
      stdf_clr_bsy_brmask <= mem_stdf_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:924:37, :987:33, util.scala:85:{25,27}]
    end
    else begin	// @[lsu.scala:900:37]
      stdf_clr_bsy_rob_idx <= 8'h0;	// @[lsu.scala:986:33]
      stdf_clr_bsy_brmask <= 16'h0;	// @[lsu.scala:987:33]
    end
    io_core_clr_bsy_1_valid_REG <= io_core_exception;	// @[lsu.scala:1006:67]
    io_core_clr_bsy_1_valid_REG_1 <= io_core_exception;	// @[lsu.scala:1006:106]
    io_core_clr_bsy_1_valid_REG_2 <= io_core_clr_bsy_1_valid_REG_1;	// @[lsu.scala:1006:{98,106}]
    lcam_addr_REG <= exe_tlb_paddr_0;	// @[Cat.scala:33:92, lsu.scala:1028:45]
    lcam_addr_REG_1 <= io_dmem_release_bits_address;	// @[lsu.scala:1029:67]
    lcam_ldq_idx_REG <= ldq_wakeup_idx;	// @[lsu.scala:430:31, :1039:58]
    lcam_ldq_idx_REG_1 <= ldq_retry_idx;	// @[lsu.scala:415:30, :1040:58]
    lcam_stq_idx_REG <= stq_retry_idx;	// @[lsu.scala:422:30, :1044:58]
    if (will_fire_load_incoming_0_will_fire) begin	// @[lsu.scala:536:61]
      s1_executing_loads_0 <= _GEN_224 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_1 <= _GEN_225 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_2 <= _GEN_226 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_3 <= _GEN_227 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_4 <= _GEN_228 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_5 <= _GEN_229 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_6 <= _GEN_230 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_7 <= _GEN_231 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_8 <= _GEN_232 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_9 <= _GEN_233 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_10 <= _GEN_234 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_11 <= _GEN_235 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_12 <= _GEN_236 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_13 <= _GEN_237 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_14 <= _GEN_238 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_15 <= _GEN_239 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_16 <= _GEN_240 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_17 <= _GEN_241 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_18 <= _GEN_242 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_19 <= _GEN_243 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_20 <= _GEN_244 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_21 <= _GEN_245 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_22 <= _GEN_246 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
      s1_executing_loads_23 <= _GEN_247 & dmem_req_fire_0;	// @[lsu.scala:572:52, :754:55, :756:36, :773:47, :1058:35]
    end
    else if (will_fire_load_retry_0_will_fire) begin	// @[lsu.scala:536:61]
      s1_executing_loads_0 <= _GEN_248 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_1 <= _GEN_250 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_2 <= _GEN_252 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_3 <= _GEN_254 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_4 <= _GEN_256 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_5 <= _GEN_258 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_6 <= _GEN_260 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_7 <= _GEN_262 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_8 <= _GEN_264 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_9 <= _GEN_266 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_10 <= _GEN_268 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_11 <= _GEN_270 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_12 <= _GEN_272 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_13 <= _GEN_274 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_14 <= _GEN_276 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_15 <= _GEN_278 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_16 <= _GEN_280 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_17 <= _GEN_282 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_18 <= _GEN_284 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_19 <= _GEN_286 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_20 <= _GEN_288 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_21 <= _GEN_290 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_22 <= _GEN_292 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
      s1_executing_loads_23 <= _GEN_294 & dmem_req_fire_0;	// @[lsu.scala:574:49, :754:55, :756:36, :780:41, :1058:35]
    end
    else begin	// @[lsu.scala:536:61]
      s1_executing_loads_0 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_200 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_1 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_201 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_2 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_202 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_3 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_203 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_4 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_204 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_5 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_205 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_6 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_206 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_7 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_207 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_8 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_208 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_9 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_209 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_10 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_210 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_11 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_211 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_12 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_212 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_13 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_213 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_14 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_214 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_15 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_215 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_16 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_216 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_17 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_217 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_18 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_218 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_19 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_219 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_20 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_220 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_21 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_221 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_22 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_222 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
      s1_executing_loads_23 <= ~will_fire_store_commit_0_will_fire & will_fire_load_wakeup_0_will_fire & _GEN_223 & dmem_req_fire_0;	// @[lsu.scala:536:61, :570:49, :754:55, :756:36, :782:45, :796:44, :1058:35]
    end
    wb_forward_valid_0 <= _WIRE_1_0;	// @[lsu.scala:1066:36, :1191:53]
    if (fired_load_incoming_REG)	// @[lsu.scala:896:51]
      wb_forward_ldq_idx_0 <= mem_incoming_uop_0_ldq_idx;	// @[lsu.scala:910:37, :1067:36]
    else if (fired_load_wakeup_REG)	// @[lsu.scala:906:51]
      wb_forward_ldq_idx_0 <= lcam_ldq_idx_REG;	// @[lsu.scala:1039:58, :1067:36]
    else if (fired_load_retry_REG)	// @[lsu.scala:903:51]
      wb_forward_ldq_idx_0 <= lcam_ldq_idx_REG_1;	// @[lsu.scala:1040:58, :1067:36]
    else	// @[lsu.scala:903:51]
      wb_forward_ldq_idx_0 <= 5'h0;	// @[lsu.scala:1067:36]
    if (_lcam_addr_T_1)	// @[lsu.scala:1027:86]
      wb_forward_ld_addr_0 <= _GEN_307;	// @[lsu.scala:1027:37, :1068:36]
    else if (fired_release_0)	// @[lsu.scala:902:37]
      wb_forward_ld_addr_0 <= _GEN_306;	// @[lsu.scala:1029:41, :1068:36]
    else	// @[lsu.scala:902:37]
      wb_forward_ld_addr_0 <= mem_paddr_0;	// @[lsu.scala:929:41, :1068:36]
    wb_forward_stq_idx_0 <= _forwarding_age_logic_0_io_forwarding_idx;	// @[lsu.scala:1069:36, :1180:57]
    older_nacked_REG <= nacking_loads_0;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_1 <= nacking_loads_1;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_1 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_2 <= nacking_loads_2;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_2 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_3 <= nacking_loads_3;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_3 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_4 <= nacking_loads_4;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_4 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_5 <= nacking_loads_5;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_5 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_6 <= nacking_loads_6;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_6 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_7 <= nacking_loads_7;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_7 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_8 <= nacking_loads_8;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_8 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_9 <= nacking_loads_9;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_9 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_10 <= nacking_loads_10;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_10 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_11 <= nacking_loads_11;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_11 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_12 <= nacking_loads_12;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_12 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_13 <= nacking_loads_13;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_13 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_14 <= nacking_loads_14;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_14 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_15 <= nacking_loads_15;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_15 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_16 <= nacking_loads_16;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_16 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_17 <= nacking_loads_17;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_17 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_18 <= nacking_loads_18;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_18 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_19 <= nacking_loads_19;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_19 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_20 <= nacking_loads_20;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_20 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_21 <= nacking_loads_21;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_21 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_22 <= nacking_loads_22;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_22 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    older_nacked_REG_23 <= nacking_loads_23;	// @[lsu.scala:1056:34, :1130:57, :1286:5, :1289:7]
    io_dmem_s1_kill_0_REG_23 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1133:58]
    io_dmem_s1_kill_0_REG_24 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_25 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_26 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_27 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_28 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_29 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_30 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_31 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_32 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_33 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_34 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_35 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_36 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_37 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_38 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_39 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_40 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_41 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_42 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_43 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_44 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_45 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_46 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_47 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_48 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_49 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_50 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_51 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_52 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_53 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_54 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_55 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_56 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_57 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_58 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_59 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_60 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_61 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_62 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_63 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_64 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_65 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_66 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_67 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_68 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_69 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_70 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_71 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_72 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_73 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_74 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_75 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_76 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_77 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_78 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_79 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_80 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_81 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_82 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_83 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_84 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_85 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_86 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_87 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_88 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_89 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_90 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_91 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_92 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    io_dmem_s1_kill_0_REG_93 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1155:56]
    io_dmem_s1_kill_0_REG_94 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1161:56]
    io_dmem_s1_kill_0_REG_95 <= dmem_req_fire_0;	// @[lsu.scala:754:55, :1167:56]
    REG_1 <= io_core_exception;	// @[lsu.scala:1191:64]
    REG_2 <= (ldst_addr_matches_0_0 | ldst_addr_matches_0_1 | ldst_addr_matches_0_2 | ldst_addr_matches_0_3 | ldst_addr_matches_0_4 | ldst_addr_matches_0_5 | ldst_addr_matches_0_6 | ldst_addr_matches_0_7 | ldst_addr_matches_0_8 | ldst_addr_matches_0_9 | ldst_addr_matches_0_10 | ldst_addr_matches_0_11 | ldst_addr_matches_0_12 | ldst_addr_matches_0_13 | ldst_addr_matches_0_14 | ldst_addr_matches_0_15 | ldst_addr_matches_0_16 | ldst_addr_matches_0_17 | ldst_addr_matches_0_18 | ldst_addr_matches_0_19 | ldst_addr_matches_0_20 | ldst_addr_matches_0_21 | ldst_addr_matches_0_22 | ldst_addr_matches_0_23) & ~_WIRE_1_0;	// @[lsu.scala:1051:38, :1150:72, :1152:9, :1191:53, :1201:{18,48,53,56}]
    if (will_fire_store_commit_0_will_fire | ~can_fire_store_commit_0)	// @[lsu.scala:493:79, :536:61, :1207:{37,40}]
      store_blocked_counter <= 4'h0;	// @[lsu.scala:1206:36]
    else if (can_fire_store_commit_0 & ~will_fire_store_commit_0_will_fire) begin	// @[lsu.scala:493:79, :536:61, :584:6, :1209:43]
      if (&store_blocked_counter)	// @[lsu.scala:1206:36, :1210:58]
        store_blocked_counter <= 4'hF;	// @[lsu.scala:1206:36, util.scala:351:72]
      else	// @[lsu.scala:1210:58]
        store_blocked_counter <= store_blocked_counter + 4'h1;	// @[lsu.scala:305:44, :1206:36, :1210:96]
    end
    r_xcpt_uop_br_mask <= xcpt_uop_br_mask & ~io_core_brupdate_b1_resolve_mask;	// @[lsu.scala:1238:25, :1245:21, util.scala:85:{25,27}]
    if (use_mem_xcpt) begin	// @[lsu.scala:1243:115]
      r_xcpt_uop_rob_idx <= mem_xcpt_uops_0_rob_idx;	// @[lsu.scala:673:32, :1238:25]
      r_xcpt_cause <= {1'h0, mem_xcpt_causes_0};	// @[lsu.scala:674:32, :1238:25, :1252:28]
    end
    else begin	// @[lsu.scala:1243:115]
      r_xcpt_uop_rob_idx <= _GEN_2037;	// @[lsu.scala:1238:25, util.scala:363:52]
      r_xcpt_cause <= 5'h10;	// @[lsu.scala:305:44, :1238:25]
    end
    r_xcpt_badvaddr <= mem_xcpt_vaddrs_0;	// @[lsu.scala:681:32, :1238:25]
    io_core_ld_miss_REG <= _io_core_spec_ld_wakeup_0_valid_output;	// @[lsu.scala:1262:69, :1382:37]
    spec_ld_succeed_REG <= _io_core_spec_ld_wakeup_0_valid_output;	// @[lsu.scala:1262:69, :1384:13]
    spec_ld_succeed_REG_1 <= mem_incoming_uop_0_ldq_idx;	// @[lsu.scala:910:37, :1386:56]
    if (reset) begin
      hella_state <= 3'h0;	// @[lsu.scala:241:38]
      live_store_mask <= 24'h0;	// @[lsu.scala:259:32]
      clr_bsy_valid_0 <= 1'h0;	// @[lsu.scala:932:32]
      stdf_clr_bsy_valid <= 1'h0;	// @[lsu.scala:985:37]
      r_xcpt_valid <= 1'h0;	// @[lsu.scala:1237:29]
    end
    else begin
      hella_state <= _GEN_2594[hella_state];	// @[lsu.scala:241:38, :1529:{21,34}, :1531:35, :1535:{28,38}, :1541:34, :1552:{28,43}, :1554:17, :1555:{28,38}, :1557:63, :1562:{28,40}, :1564:69, :1578:{28,42}, :1581:76, :1584:40]
      live_store_mask <= ({24{dis_st_val_4}} & _T_193[23:0] | _GEN_1051) & ~{stq_23_valid & (|_T_1982), stq_22_valid & (|_T_1972), stq_21_valid & (|_T_1962), stq_20_valid & (|_T_1952), stq_19_valid & (|_T_1942), stq_18_valid & (|_T_1932), stq_17_valid & (|_T_1922), stq_16_valid & (|_T_1912), stq_15_valid & (|_T_1902), stq_14_valid & (|_T_1892), stq_13_valid & (|_T_1882), stq_12_valid & (|_T_1872), stq_11_valid & (|_T_1862), stq_10_valid & (|_T_1852), stq_9_valid & (|_T_1842), stq_8_valid & (|_T_1832), stq_7_valid & (|_T_1822), stq_6_valid & (|_T_1812), stq_5_valid & (|_T_1802), stq_4_valid & (|_T_1792), stq_3_valid & (|_T_1782), stq_2_valid & (|_T_1772), stq_1_valid & (|_T_1762), stq_0_valid & (|_T_1752)} & ~{_T_2141 & ~reset & _T_2214, _T_2141 & ~reset & _T_2211, _T_2141 & ~reset & _T_2208, _T_2141 & ~reset & _T_2205, _T_2141 & ~reset & _T_2202, _T_2141 & ~reset & _T_2199, _T_2141 & ~reset & _T_2196, _T_2141 & ~reset & _T_2193, _T_2141 & ~reset & _T_2190, _T_2141 & ~reset & _T_2187, _T_2141 & ~reset & _T_2184, _T_2141 & ~reset & _T_2181, _T_2141 & ~reset & _T_2178, _T_2141 & ~reset & _T_2175, _T_2141 & ~reset & _T_2172, _T_2141 & ~reset & _T_2169, _T_2141 & ~reset & _T_2166, _T_2141 & ~reset & _T_2163, _T_2141 & ~reset & _T_2160, _T_2141 & ~reset & _T_2157, _T_2141 & ~reset & _T_2154, _T_2141 & ~reset & _T_2151, _T_2141 & ~reset & _T_2148, _T_2141 & ~reset & _T_2145};	// @[lsu.scala:210:16, :259:32, :302:85, :336:{31,72}, :1403:25, :1406:5, :1410:7, :1596:36, :1598:22, :1599:3, :1604:5, :1624:38, :1625:9, :1649:{21,40,48}, :1650:{21,42}, util.scala:118:{51,59}]
      if (fired_stad_incoming_REG)	// @[lsu.scala:897:51]
        clr_bsy_valid_0 <= mem_stq_incoming_e_0_valid & ~mem_tlb_miss_0 & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 16'h0;	// @[lsu.scala:912:37, :927:41, :932:32, :944:29, :945:{29,68}, util.scala:118:{51,59}]
      else if (fired_sta_incoming_REG)	// @[lsu.scala:898:51]
        clr_bsy_valid_0 <= mem_stq_incoming_e_0_valid & mem_stq_incoming_e_0_bits_data_valid & ~mem_tlb_miss_0 & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 16'h0;	// @[lsu.scala:912:37, :927:41, :932:32, :952:29, :953:{29,69}, util.scala:118:{51,59}]
      else if (fired_std_incoming_REG)	// @[lsu.scala:899:51]
        clr_bsy_valid_0 <= mem_stq_incoming_e_0_valid & mem_stq_incoming_e_0_bits_addr_valid & ~mem_stq_incoming_e_0_bits_addr_is_virtual & ~mem_stq_incoming_e_0_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_incoming_e_0_bits_uop_br_mask) == 16'h0;	// @[lsu.scala:912:37, :932:32, :960:29, :961:{29,74}, util.scala:118:{51,59}]
      else	// @[lsu.scala:899:51]
        clr_bsy_valid_0 <= fired_sfence_0 | fired_sta_retry_REG & mem_stq_retry_e_valid & mem_stq_retry_e_bits_data_valid & ~mem_tlb_miss_0 & ~mem_stq_retry_e_bits_uop_is_amo & (io_core_brupdate_b1_mispredict_mask & mem_stq_retry_e_bits_uop_br_mask) == 16'h0;	// @[lsu.scala:901:37, :904:51, :915:37, :927:41, :932:32, :937:25, :965:35, :966:27, :969:38, :970:27, :972:29, :973:29, util.scala:118:{51,59}]
      stdf_clr_bsy_valid <= fired_stdf_incoming & _GEN_1[mem_stdf_uop_stq_idx] & _GEN_86[mem_stdf_uop_stq_idx] & ~_GEN_89[mem_stdf_uop_stq_idx] & ~_GEN_60[mem_stdf_uop_stq_idx] & (io_core_brupdate_b1_mispredict_mask & mem_stdf_uop_br_mask) == 16'h0;	// @[lsu.scala:223:42, :900:37, :924:37, :985:37, :988:24, :991:30, :993:{26,62}, :995:29, :996:29, util.scala:118:{51,59}]
      r_xcpt_valid <= (ld_xcpt_valid | mem_xcpt_valids_0) & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & xcpt_uop_br_mask) == 16'h0;	// @[lsu.scala:669:32, :671:22, :1237:29, :1240:44, :1245:21, :1247:34, :1248:39, util.scala:118:{51,59}]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire         _GEN_2595 = ~dis_ld_val & dis_st_val;	// @[lsu.scala:301:85, :302:85, :304:5, :321:5]
    wire         _GEN_2596 = ~dis_ld_val_1 & dis_st_val_1;	// @[lsu.scala:301:85, :302:85, :304:5, :321:5]
    wire         _GEN_2597 = ~dis_ld_val_2 & dis_st_val_2;	// @[lsu.scala:301:85, :302:85, :304:5, :321:5]
    wire         _GEN_2598 = ~dis_ld_val_3 & dis_st_val_3;	// @[lsu.scala:301:85, :302:85, :304:5, :321:5]
    wire         _GEN_2599 = ~dis_ld_val_4 & dis_st_val_4;	// @[lsu.scala:301:85, :302:85, :304:5, :321:5]
    wire         _GEN_2600 = ~will_fire_load_incoming_0_will_fire & ~will_fire_load_retry_0_will_fire & ~will_fire_store_commit_0_will_fire;	// @[lsu.scala:536:61, :768:39, :775:43, :782:45]
    wire         _GEN_2601 = _GEN_2600 & ~will_fire_load_wakeup_0_will_fire;	// @[lsu.scala:536:61, :782:45, :796:44]
    wire  [31:0] _GEN_2602 = {{ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_0_bits_forward_std_val}, {ldq_23_bits_forward_std_val}, {ldq_22_bits_forward_std_val}, {ldq_21_bits_forward_std_val}, {ldq_20_bits_forward_std_val}, {ldq_19_bits_forward_std_val}, {ldq_18_bits_forward_std_val}, {ldq_17_bits_forward_std_val}, {ldq_16_bits_forward_std_val}, {ldq_15_bits_forward_std_val}, {ldq_14_bits_forward_std_val}, {ldq_13_bits_forward_std_val}, {ldq_12_bits_forward_std_val}, {ldq_11_bits_forward_std_val}, {ldq_10_bits_forward_std_val}, {ldq_9_bits_forward_std_val}, {ldq_8_bits_forward_std_val}, {ldq_7_bits_forward_std_val}, {ldq_6_bits_forward_std_val}, {ldq_5_bits_forward_std_val}, {ldq_4_bits_forward_std_val}, {ldq_3_bits_forward_std_val}, {ldq_2_bits_forward_std_val}, {ldq_1_bits_forward_std_val}, {ldq_0_bits_forward_std_val}};	// @[lsu.scala:209:16, :1461:39]
    always @(posedge clock) begin	// @[lsu.scala:223:10]
      if (~reset & ~(io_core_brupdate_b2_mispredict | _GEN_2 | stq_head == stq_execute_head | stq_tail == stq_execute_head)) begin	// @[lsu.scala:216:29, :217:29, :219:29, :223:{10,42}, :225:{20,41}, :226:20]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:223:10]
          $error("Assertion failed: stq_execute_head got off track.\n    at lsu.scala:223 assert (io.core.brupdate.b2.mispredict ||\n");	// @[lsu.scala:223:10]
        if (`STOP_COND_)	// @[lsu.scala:223:10]
          $fatal;	// @[lsu.scala:223:10]
      end
      if (dis_ld_val & ~reset & ldq_tail != io_core_dis_uops_0_bits_ldq_idx) begin	// @[lsu.scala:215:29, :301:85, :317:{14,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:317:14]
          $error("Assertion failed: [lsu] mismatch enq load tag.\n    at lsu.scala:317 assert (ld_enq_idx === io.core.dis_uops(w).bits.ldq_idx, \"[lsu] mismatch enq load tag.\")\n");	// @[lsu.scala:317:14]
        if (`STOP_COND_)	// @[lsu.scala:317:14]
          $fatal;	// @[lsu.scala:317:14]
      end
      if (dis_ld_val & ~reset & _GEN_94[ldq_tail]) begin	// @[lsu.scala:215:29, :301:85, :305:44, :318:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:318:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting ldq entries\n    at lsu.scala:318 assert (!ldq(ld_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting ldq entries\")\n");	// @[lsu.scala:318:14]
        if (`STOP_COND_)	// @[lsu.scala:318:14]
          $fatal;	// @[lsu.scala:318:14]
      end
      if (_GEN_2595 & ~reset & stq_tail != io_core_dis_uops_0_bits_stq_idx) begin	// @[lsu.scala:217:29, :321:5, :329:{14,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:329:14]
          $error("Assertion failed: [lsu] mismatch enq store tag.\n    at lsu.scala:329 assert (st_enq_idx === io.core.dis_uops(w).bits.stq_idx, \"[lsu] mismatch enq store tag.\")\n");	// @[lsu.scala:329:14]
        if (`STOP_COND_)	// @[lsu.scala:329:14]
          $fatal;	// @[lsu.scala:329:14]
      end
      if (_GEN_2595 & ~reset & _GEN_1[stq_tail]) begin	// @[lsu.scala:217:29, :223:42, :321:5, :322:39, :330:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:330:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting stq entries\n    at lsu.scala:330 assert (!stq(st_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting stq entries\")\n");	// @[lsu.scala:330:14]
        if (`STOP_COND_)	// @[lsu.scala:330:14]
          $fatal;	// @[lsu.scala:330:14]
      end
      if (~reset & dis_ld_val & dis_st_val) begin	// @[lsu.scala:301:85, :302:85, :341:11]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:341:11]
          $error("Assertion failed: A UOP is trying to go into both the LDQ and the STQ\n    at lsu.scala:341 assert(!(dis_ld_val && dis_st_val), \"A UOP is trying to go into both the LDQ and the STQ\")\n");	// @[lsu.scala:341:11]
        if (`STOP_COND_)	// @[lsu.scala:341:11]
          $fatal;	// @[lsu.scala:341:11]
      end
      if (dis_ld_val_1 & ~reset & _T_35 != io_core_dis_uops_1_bits_ldq_idx) begin	// @[lsu.scala:301:85, :317:{14,26}, :333:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:317:14]
          $error("Assertion failed: [lsu] mismatch enq load tag.\n    at lsu.scala:317 assert (ld_enq_idx === io.core.dis_uops(w).bits.ldq_idx, \"[lsu] mismatch enq load tag.\")\n");	// @[lsu.scala:317:14]
        if (`STOP_COND_)	// @[lsu.scala:317:14]
          $fatal;	// @[lsu.scala:317:14]
      end
      if (dis_ld_val_1 & ~reset & _GEN_94[_T_35]) begin	// @[lsu.scala:301:85, :305:44, :318:14, :333:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:318:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting ldq entries\n    at lsu.scala:318 assert (!ldq(ld_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting ldq entries\")\n");	// @[lsu.scala:318:14]
        if (`STOP_COND_)	// @[lsu.scala:318:14]
          $fatal;	// @[lsu.scala:318:14]
      end
      if (_GEN_2596 & ~reset & _T_42 != io_core_dis_uops_1_bits_stq_idx) begin	// @[lsu.scala:321:5, :329:{14,26}, :338:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:329:14]
          $error("Assertion failed: [lsu] mismatch enq store tag.\n    at lsu.scala:329 assert (st_enq_idx === io.core.dis_uops(w).bits.stq_idx, \"[lsu] mismatch enq store tag.\")\n");	// @[lsu.scala:329:14]
        if (`STOP_COND_)	// @[lsu.scala:329:14]
          $fatal;	// @[lsu.scala:329:14]
      end
      if (_GEN_2596 & ~reset & _GEN_1[_T_42]) begin	// @[lsu.scala:223:42, :321:5, :322:39, :330:14, :338:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:330:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting stq entries\n    at lsu.scala:330 assert (!stq(st_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting stq entries\")\n");	// @[lsu.scala:330:14]
        if (`STOP_COND_)	// @[lsu.scala:330:14]
          $fatal;	// @[lsu.scala:330:14]
      end
      if (~reset & dis_ld_val_1 & dis_st_val_1) begin	// @[lsu.scala:301:85, :302:85, :341:11]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:341:11]
          $error("Assertion failed: A UOP is trying to go into both the LDQ and the STQ\n    at lsu.scala:341 assert(!(dis_ld_val && dis_st_val), \"A UOP is trying to go into both the LDQ and the STQ\")\n");	// @[lsu.scala:341:11]
        if (`STOP_COND_)	// @[lsu.scala:341:11]
          $fatal;	// @[lsu.scala:341:11]
      end
      if (dis_ld_val_2 & ~reset & _T_75 != io_core_dis_uops_2_bits_ldq_idx) begin	// @[lsu.scala:301:85, :317:{14,26}, :333:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:317:14]
          $error("Assertion failed: [lsu] mismatch enq load tag.\n    at lsu.scala:317 assert (ld_enq_idx === io.core.dis_uops(w).bits.ldq_idx, \"[lsu] mismatch enq load tag.\")\n");	// @[lsu.scala:317:14]
        if (`STOP_COND_)	// @[lsu.scala:317:14]
          $fatal;	// @[lsu.scala:317:14]
      end
      if (dis_ld_val_2 & ~reset & _GEN_94[_T_75]) begin	// @[lsu.scala:301:85, :305:44, :318:14, :333:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:318:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting ldq entries\n    at lsu.scala:318 assert (!ldq(ld_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting ldq entries\")\n");	// @[lsu.scala:318:14]
        if (`STOP_COND_)	// @[lsu.scala:318:14]
          $fatal;	// @[lsu.scala:318:14]
      end
      if (_GEN_2597 & ~reset & _T_82 != io_core_dis_uops_2_bits_stq_idx) begin	// @[lsu.scala:321:5, :329:{14,26}, :338:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:329:14]
          $error("Assertion failed: [lsu] mismatch enq store tag.\n    at lsu.scala:329 assert (st_enq_idx === io.core.dis_uops(w).bits.stq_idx, \"[lsu] mismatch enq store tag.\")\n");	// @[lsu.scala:329:14]
        if (`STOP_COND_)	// @[lsu.scala:329:14]
          $fatal;	// @[lsu.scala:329:14]
      end
      if (_GEN_2597 & ~reset & _GEN_1[_T_82]) begin	// @[lsu.scala:223:42, :321:5, :322:39, :330:14, :338:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:330:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting stq entries\n    at lsu.scala:330 assert (!stq(st_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting stq entries\")\n");	// @[lsu.scala:330:14]
        if (`STOP_COND_)	// @[lsu.scala:330:14]
          $fatal;	// @[lsu.scala:330:14]
      end
      if (~reset & dis_ld_val_2 & dis_st_val_2) begin	// @[lsu.scala:301:85, :302:85, :341:11]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:341:11]
          $error("Assertion failed: A UOP is trying to go into both the LDQ and the STQ\n    at lsu.scala:341 assert(!(dis_ld_val && dis_st_val), \"A UOP is trying to go into both the LDQ and the STQ\")\n");	// @[lsu.scala:341:11]
        if (`STOP_COND_)	// @[lsu.scala:341:11]
          $fatal;	// @[lsu.scala:341:11]
      end
      if (dis_ld_val_3 & ~reset & _T_115 != io_core_dis_uops_3_bits_ldq_idx) begin	// @[lsu.scala:301:85, :317:{14,26}, :333:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:317:14]
          $error("Assertion failed: [lsu] mismatch enq load tag.\n    at lsu.scala:317 assert (ld_enq_idx === io.core.dis_uops(w).bits.ldq_idx, \"[lsu] mismatch enq load tag.\")\n");	// @[lsu.scala:317:14]
        if (`STOP_COND_)	// @[lsu.scala:317:14]
          $fatal;	// @[lsu.scala:317:14]
      end
      if (dis_ld_val_3 & ~reset & _GEN_94[_T_115]) begin	// @[lsu.scala:301:85, :305:44, :318:14, :333:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:318:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting ldq entries\n    at lsu.scala:318 assert (!ldq(ld_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting ldq entries\")\n");	// @[lsu.scala:318:14]
        if (`STOP_COND_)	// @[lsu.scala:318:14]
          $fatal;	// @[lsu.scala:318:14]
      end
      if (_GEN_2598 & ~reset & _T_122 != io_core_dis_uops_3_bits_stq_idx) begin	// @[lsu.scala:321:5, :329:{14,26}, :338:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:329:14]
          $error("Assertion failed: [lsu] mismatch enq store tag.\n    at lsu.scala:329 assert (st_enq_idx === io.core.dis_uops(w).bits.stq_idx, \"[lsu] mismatch enq store tag.\")\n");	// @[lsu.scala:329:14]
        if (`STOP_COND_)	// @[lsu.scala:329:14]
          $fatal;	// @[lsu.scala:329:14]
      end
      if (_GEN_2598 & ~reset & _GEN_1[_T_122]) begin	// @[lsu.scala:223:42, :321:5, :322:39, :330:14, :338:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:330:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting stq entries\n    at lsu.scala:330 assert (!stq(st_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting stq entries\")\n");	// @[lsu.scala:330:14]
        if (`STOP_COND_)	// @[lsu.scala:330:14]
          $fatal;	// @[lsu.scala:330:14]
      end
      if (~reset & dis_ld_val_3 & dis_st_val_3) begin	// @[lsu.scala:301:85, :302:85, :341:11]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:341:11]
          $error("Assertion failed: A UOP is trying to go into both the LDQ and the STQ\n    at lsu.scala:341 assert(!(dis_ld_val && dis_st_val), \"A UOP is trying to go into both the LDQ and the STQ\")\n");	// @[lsu.scala:341:11]
        if (`STOP_COND_)	// @[lsu.scala:341:11]
          $fatal;	// @[lsu.scala:341:11]
      end
      if (dis_ld_val_4 & ~reset & _T_155 != io_core_dis_uops_4_bits_ldq_idx) begin	// @[lsu.scala:301:85, :317:{14,26}, :333:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:317:14]
          $error("Assertion failed: [lsu] mismatch enq load tag.\n    at lsu.scala:317 assert (ld_enq_idx === io.core.dis_uops(w).bits.ldq_idx, \"[lsu] mismatch enq load tag.\")\n");	// @[lsu.scala:317:14]
        if (`STOP_COND_)	// @[lsu.scala:317:14]
          $fatal;	// @[lsu.scala:317:14]
      end
      if (dis_ld_val_4 & ~reset & _GEN_94[_T_155]) begin	// @[lsu.scala:301:85, :305:44, :318:14, :333:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:318:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting ldq entries\n    at lsu.scala:318 assert (!ldq(ld_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting ldq entries\")\n");	// @[lsu.scala:318:14]
        if (`STOP_COND_)	// @[lsu.scala:318:14]
          $fatal;	// @[lsu.scala:318:14]
      end
      if (_GEN_2599 & ~reset & _T_162 != io_core_dis_uops_4_bits_stq_idx) begin	// @[lsu.scala:321:5, :329:{14,26}, :338:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:329:14]
          $error("Assertion failed: [lsu] mismatch enq store tag.\n    at lsu.scala:329 assert (st_enq_idx === io.core.dis_uops(w).bits.stq_idx, \"[lsu] mismatch enq store tag.\")\n");	// @[lsu.scala:329:14]
        if (`STOP_COND_)	// @[lsu.scala:329:14]
          $fatal;	// @[lsu.scala:329:14]
      end
      if (_GEN_2599 & ~reset & _GEN_1[_T_162]) begin	// @[lsu.scala:223:42, :321:5, :322:39, :330:14, :338:21]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:330:14]
          $error("Assertion failed: [lsu] Enqueuing uop is overwriting stq entries\n    at lsu.scala:330 assert (!stq(st_enq_idx).valid, \"[lsu] Enqueuing uop is overwriting stq entries\")\n");	// @[lsu.scala:330:14]
        if (`STOP_COND_)	// @[lsu.scala:330:14]
          $fatal;	// @[lsu.scala:330:14]
      end
      if (~reset & dis_ld_val_4 & dis_st_val_4) begin	// @[lsu.scala:301:85, :302:85, :341:11]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:341:11]
          $error("Assertion failed: A UOP is trying to go into both the LDQ and the STQ\n    at lsu.scala:341 assert(!(dis_ld_val && dis_st_val), \"A UOP is trying to go into both the LDQ and the STQ\")\n");	// @[lsu.scala:341:11]
        if (`STOP_COND_)	// @[lsu.scala:341:11]
          $fatal;	// @[lsu.scala:341:11]
      end
      if (~reset & io_core_exe_0_req_valid & ~(_T_264 | will_fire_sta_incoming_0_will_fire | will_fire_std_incoming_0_will_fire | will_fire_sfence_0_will_fire)) begin	// @[lsu.scala:536:61, :567:{11,34,63,151}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:567:11]
          $error("Assertion failed\n    at lsu.scala:567 assert(!(exe_req(w).valid && !(will_fire_load_incoming(w) || will_fire_stad_incoming(w) || will_fire_sta_incoming(w) || will_fire_std_incoming(w) || will_fire_sfence(w))))\n");	// @[lsu.scala:567:11]
        if (`STOP_COND_)	// @[lsu.scala:567:11]
          $fatal;	// @[lsu.scala:567:11]
      end
      if (~reset & (|hella_state) & hella_req_cmd == 5'h14) begin	// @[lsu.scala:241:38, :242:34, :305:44, :593:{9,24,53}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:593:9]
          $error("Assertion failed: SFENCE through hella interface not supported\n    at lsu.scala:593 assert(!(hella_state =/= h_ready && hella_req.cmd === rocket.M_SFENCE),\n");	// @[lsu.scala:593:9]
        if (`STOP_COND_)	// @[lsu.scala:593:9]
          $fatal;	// @[lsu.scala:593:9]
      end
      if (~reset & ~_will_fire_store_commit_0_T_2 & exe_tlb_uop_0_is_fence) begin	// @[lsu.scala:538:31, :576:25, :597:24, :684:12]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:684:12]
          $error("Assertion failed: Fence is pretending to talk to the TLB\n    at lsu.scala:684 assert (!(dtlb.io.req(w).valid && exe_tlb_uop(w).is_fence), \"Fence is pretending to talk to the TLB\")\n");	// @[lsu.scala:684:12]
        if (`STOP_COND_)	// @[lsu.scala:684:12]
          $fatal;	// @[lsu.scala:684:12]
      end
      if (~reset & (will_fire_load_incoming_0_will_fire | will_fire_sta_incoming_0_will_fire | will_fire_stad_incoming_0_will_fire) & io_core_exe_0_req_bits_mxcpt_valid & ~_will_fire_store_commit_0_T_2 & ~(exe_tlb_uop_0_ctrl_is_load | exe_tlb_uop_0_ctrl_is_sta)) begin	// @[lsu.scala:536:61, :538:31, :576:25, :597:24, :685:{12,72}, :687:{5,35}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:685:12]
          $error("Assertion failed: A uop that's not a load or store-address is throwing a memory exception.\n    at lsu.scala:685 assert (!((will_fire_load_incoming(w) || will_fire_sta_incoming(w) || will_fire_stad_incoming(w)) &&\n");	// @[lsu.scala:685:12]
        if (`STOP_COND_)	// @[lsu.scala:685:12]
          $fatal;	// @[lsu.scala:685:12]
      end
      if (~reset & ~(exe_tlb_paddr_0 == _dtlb_io_resp_0_paddr | io_core_exe_0_req_bits_sfence_valid)) begin	// @[Cat.scala:33:92, lsu.scala:248:20, :716:{12,30,56}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:716:12]
          $error("Assertion failed: [lsu] paddrs should match.\n    at lsu.scala:716 assert (exe_tlb_paddr(w) === dtlb.io.resp(w).paddr || exe_req(w).bits.sfence.valid, \"[lsu] paddrs should match.\")\n");	// @[lsu.scala:716:12]
        if (`STOP_COND_)	// @[lsu.scala:716:12]
          $fatal;	// @[lsu.scala:716:12]
      end
      if (mem_xcpt_valids_0 & ~reset & ~REG) begin	// @[lsu.scala:669:32, :720:{13,21}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:720:13]
          $error("Assertion failed\n    at lsu.scala:720 assert(RegNext(will_fire_load_incoming(w) || will_fire_stad_incoming(w) || will_fire_sta_incoming(w) ||\n");	// @[lsu.scala:720:13]
        if (`STOP_COND_)	// @[lsu.scala:720:13]
          $fatal;	// @[lsu.scala:720:13]
      end
      if (mem_xcpt_valids_0 & ~reset & (mem_xcpt_uops_0_uses_ldq ^ ~mem_xcpt_uops_0_uses_stq)) begin	// @[lsu.scala:669:32, :673:32, :723:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:723:13]
          $error("Assertion failed\n    at lsu.scala:723 assert(mem_xcpt_uops(w).uses_ldq ^ mem_xcpt_uops(w).uses_stq)\n");	// @[lsu.scala:723:13]
        if (`STOP_COND_)	// @[lsu.scala:723:13]
          $fatal;	// @[lsu.scala:723:13]
      end
      if (will_fire_load_incoming_0_will_fire & ~reset & _GEN_99[io_core_exe_0_req_bits_uop_ldq_idx]) begin	// @[lsu.scala:264:49, :536:61, :774:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:774:13]
          $error("Assertion failed\n    at lsu.scala:774 assert(!ldq_incoming_e(w).bits.executed)\n");	// @[lsu.scala:774:13]
        if (`STOP_COND_)	// @[lsu.scala:774:13]
          $fatal;	// @[lsu.scala:774:13]
      end
      if (~will_fire_load_incoming_0_will_fire & will_fire_load_retry_0_will_fire & ~reset & _GEN_99[ldq_retry_idx]) begin	// @[lsu.scala:264:49, :415:30, :465:79, :536:61, :768:39, :781:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:781:13]
          $error("Assertion failed\n    at lsu.scala:781 assert(!ldq_retry_e.bits.executed)\n");	// @[lsu.scala:781:13]
        if (`STOP_COND_)	// @[lsu.scala:781:13]
          $fatal;	// @[lsu.scala:781:13]
      end
      if (_GEN_2600 & will_fire_load_wakeup_0_will_fire & ~reset & ~(~_GEN_198 & ~_GEN_196)) begin	// @[lsu.scala:502:88, :505:31, :506:31, :536:61, :782:45, :803:{13,42}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:803:13]
          $error("Assertion failed\n    at lsu.scala:803 assert(!ldq_wakeup_e.bits.executed && !ldq_wakeup_e.bits.addr_is_virtual)\n");	// @[lsu.scala:803:13]
        if (`STOP_COND_)	// @[lsu.scala:803:13]
          $fatal;	// @[lsu.scala:803:13]
      end
      if (_GEN_2601 & will_fire_hella_incoming_0_will_fire & ~reset & hella_state != 3'h1) begin	// @[lsu.scala:241:38, :536:61, :796:44, :805:{13,26}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:805:13]
          $error("Assertion failed\n    at lsu.scala:805 assert(hella_state === h_s1)\n");	// @[lsu.scala:805:13]
        if (`STOP_COND_)	// @[lsu.scala:805:13]
          $fatal;	// @[lsu.scala:805:13]
      end
      if (_GEN_2601 & ~will_fire_hella_incoming_0_will_fire & will_fire_hella_wakeup_0_will_fire & ~reset & hella_state != 3'h5) begin	// @[lsu.scala:241:38, :536:61, :796:44, :804:47, :822:{13,26}, util.scala:351:72]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:822:13]
          $error("Assertion failed\n    at lsu.scala:822 assert(hella_state === h_replay)\n");	// @[lsu.scala:822:13]
        if (`STOP_COND_)	// @[lsu.scala:822:13]
          $fatal;	// @[lsu.scala:822:13]
      end
      if (_T_301 & ~reset & will_fire_load_incoming_0_will_fire & _GEN_98[io_core_exe_0_req_bits_uop_ldq_idx]) begin	// @[lsu.scala:264:49, :536:61, :837:38, :846:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:846:13]
          $error("Assertion failed: [lsu] Incoming load is overwriting a valid address\n    at lsu.scala:846 assert(!(will_fire_load_incoming(w) && ldq_incoming_e(w).bits.addr.valid),\n");	// @[lsu.scala:846:13]
        if (`STOP_COND_)	// @[lsu.scala:846:13]
          $fatal;	// @[lsu.scala:846:13]
      end
      if (_T_318 & ~reset & will_fire_sta_incoming_0_will_fire & _mem_stq_incoming_e_WIRE_0_bits_addr_valid) begin	// @[lsu.scala:264:49, :536:61, :850:67, :860:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:860:13]
          $error("Assertion failed: [lsu] Incoming store is overwriting a valid address\n    at lsu.scala:860 assert(!(will_fire_sta_incoming(w) && stq_incoming_e(w).bits.addr.valid),\n");	// @[lsu.scala:860:13]
        if (`STOP_COND_)	// @[lsu.scala:860:13]
          $fatal;	// @[lsu.scala:860:13]
      end
      if (_T_333 & ~reset & _GEN_90[sidx]) begin	// @[lsu.scala:223:42, :870:67, :872:21, :875:33, :879:13]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:879:13]
          $error("Assertion failed: [lsu] Incoming store is overwriting a valid data entry\n    at lsu.scala:879 assert(!(stq(sidx).bits.data.valid),\n");	// @[lsu.scala:879:13]
        if (`STOP_COND_)	// @[lsu.scala:879:13]
          $fatal;	// @[lsu.scala:879:13]
      end
      if (io_dmem_nack_0_valid & io_dmem_nack_0_bits_is_hella & ~reset & ~(hella_state == 3'h4 | hella_state == 3'h6)) begin	// @[lsu.scala:241:38, :1290:{15,28,39,54}, util.scala:351:72]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1290:15]
          $error("Assertion failed\n    at lsu.scala:1290 assert(hella_state === h_wait || hella_state === h_dead)\n");	// @[lsu.scala:1290:15]
        if (`STOP_COND_)	// @[lsu.scala:1290:15]
          $fatal;	// @[lsu.scala:1290:15]
      end
      if (_GEN_431 & ~_GEN_432) begin	// @[lsu.scala:1294:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1294:15]
          $error("Assertion failed\n    at lsu.scala:1294 assert(ldq(io.dmem.nack(w).bits.uop.ldq_idx).bits.executed)\n");	// @[lsu.scala:1294:15]
        if (`STOP_COND_)	// @[lsu.scala:1294:15]
          $fatal;	// @[lsu.scala:1294:15]
      end
      if (_GEN_430 & ~io_dmem_nack_0_bits_uop_uses_ldq & ~reset & ~io_dmem_nack_0_bits_uop_uses_stq) begin	// @[lsu.scala:1289:7, :1293:7, :1300:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1300:15]
          $error("Assertion failed\n    at lsu.scala:1300 assert(io.dmem.nack(w).bits.uop.uses_stq)\n");	// @[lsu.scala:1300:15]
        if (`STOP_COND_)	// @[lsu.scala:1300:15]
          $fatal;	// @[lsu.scala:1300:15]
      end
      if (_GEN_457 & ~reset & io_dmem_resp_0_bits_is_hella) begin	// @[lsu.scala:1310:7, :1311:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1311:15]
          $error("Assertion failed\n    at lsu.scala:1311 assert(!io.dmem.resp(w).bits.is_hella)\n");	// @[lsu.scala:1311:15]
        if (`STOP_COND_)	// @[lsu.scala:1311:15]
          $fatal;	// @[lsu.scala:1311:15]
      end
      if (_GEN_457 & ~reset & (send_iresp ^ ~send_fresp)) begin	// @[lsu.scala:1310:7, :1313:58, :1314:58, :1323:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1323:15]
          $error("Assertion failed\n    at lsu.scala:1323 assert(send_iresp ^ send_fresp)\n");	// @[lsu.scala:1323:15]
        if (`STOP_COND_)	// @[lsu.scala:1323:15]
          $fatal;	// @[lsu.scala:1323:15]
      end
      if (io_dmem_resp_0_valid & ~io_dmem_resp_0_bits_uop_uses_ldq & io_dmem_resp_0_bits_uop_uses_stq & ~reset & io_dmem_resp_0_bits_is_hella) begin	// @[lsu.scala:1310:7, :1331:15]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1331:15]
          $error("Assertion failed\n    at lsu.scala:1331 assert(!io.dmem.resp(w).bits.is_hella)\n");	// @[lsu.scala:1331:15]
        if (`STOP_COND_)	// @[lsu.scala:1331:15]
          $fatal;	// @[lsu.scala:1331:15]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_0_bits_uop_br_mask)) & stq_0_valid & stq_0_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_1_bits_uop_br_mask)) & stq_1_valid & stq_1_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_2_bits_uop_br_mask)) & stq_2_valid & stq_2_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_3_bits_uop_br_mask)) & stq_3_valid & stq_3_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_4_bits_uop_br_mask)) & stq_4_valid & stq_4_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_5_bits_uop_br_mask)) & stq_5_valid & stq_5_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_6_bits_uop_br_mask)) & stq_6_valid & stq_6_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_7_bits_uop_br_mask)) & stq_7_valid & stq_7_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_8_bits_uop_br_mask)) & stq_8_valid & stq_8_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_9_bits_uop_br_mask)) & stq_9_valid & stq_9_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_10_bits_uop_br_mask)) & stq_10_valid & stq_10_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_11_bits_uop_br_mask)) & stq_11_valid & stq_11_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_12_bits_uop_br_mask)) & stq_12_valid & stq_12_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_13_bits_uop_br_mask)) & stq_13_valid & stq_13_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_14_bits_uop_br_mask)) & stq_14_valid & stq_14_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_15_bits_uop_br_mask)) & stq_15_valid & stq_15_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_16_bits_uop_br_mask)) & stq_16_valid & stq_16_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_17_bits_uop_br_mask)) & stq_17_valid & stq_17_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_18_bits_uop_br_mask)) & stq_18_valid & stq_18_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_19_bits_uop_br_mask)) & stq_19_valid & stq_19_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_20_bits_uop_br_mask)) & stq_20_valid & stq_20_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_21_bits_uop_br_mask)) & stq_21_valid & stq_21_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_22_bits_uop_br_mask)) & stq_22_valid & stq_22_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (~reset & (|(io_core_brupdate_b1_mispredict_mask & stq_23_bits_uop_br_mask)) & stq_23_valid & stq_23_bits_committed) begin	// @[lsu.scala:210:16, :1418:12, util.scala:118:{51,59}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1418:12]
          $error("Assertion failed: Branch is trying to clear a committed store.\n    at lsu.scala:1418 assert (!(IsKilledByBranch(io.core.brupdate, stq(i).bits.uop) && stq(i).valid && stq(i).bits.committed),\n");	// @[lsu.scala:1418:12]
        if (`STOP_COND_)	// @[lsu.scala:1418:12]
          $fatal;	// @[lsu.scala:1418:12]
      end
      if (_GEN_477 & ~_GEN_478) begin	// @[lsu.scala:1460:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1460:14]
          $error("Assertion failed: [lsu] trying to commit an un-allocated load entry.\n    at lsu.scala:1460 assert (ldq(idx).valid, \"[lsu] trying to commit an un-allocated load entry.\")\n");	// @[lsu.scala:1460:14]
        if (`STOP_COND_)	// @[lsu.scala:1460:14]
          $fatal;	// @[lsu.scala:1460:14]
      end
      if (_GEN_476 & ~reset & ~((_GEN_99[idx] | _GEN_2602[idx]) & _GEN_199[idx])) begin	// @[lsu.scala:264:49, :502:88, :1455:18, :1459:31, :1461:{14,39,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1461:14]
          $error("Assertion failed: [lsu] trying to commit an un-executed load entry.\n    at lsu.scala:1461 assert ((ldq(idx).bits.executed || ldq(idx).bits.forward_std_val) && ldq(idx).bits.succeeded ,\n");	// @[lsu.scala:1461:14]
        if (`STOP_COND_)	// @[lsu.scala:1461:14]
          $fatal;	// @[lsu.scala:1461:14]
      end
      if (_GEN_480 & ~_GEN_481) begin	// @[lsu.scala:1460:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1460:14]
          $error("Assertion failed: [lsu] trying to commit an un-allocated load entry.\n    at lsu.scala:1460 assert (ldq(idx).valid, \"[lsu] trying to commit an un-allocated load entry.\")\n");	// @[lsu.scala:1460:14]
        if (`STOP_COND_)	// @[lsu.scala:1460:14]
          $fatal;	// @[lsu.scala:1460:14]
      end
      if (_GEN_479 & ~reset & ~((_GEN_99[idx_1] | _GEN_2602[idx_1]) & _GEN_199[idx_1])) begin	// @[lsu.scala:264:49, :502:88, :1455:18, :1459:31, :1461:{14,39,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1461:14]
          $error("Assertion failed: [lsu] trying to commit an un-executed load entry.\n    at lsu.scala:1461 assert ((ldq(idx).bits.executed || ldq(idx).bits.forward_std_val) && ldq(idx).bits.succeeded ,\n");	// @[lsu.scala:1461:14]
        if (`STOP_COND_)	// @[lsu.scala:1461:14]
          $fatal;	// @[lsu.scala:1461:14]
      end
      if (_GEN_483 & ~_GEN_484) begin	// @[lsu.scala:1460:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1460:14]
          $error("Assertion failed: [lsu] trying to commit an un-allocated load entry.\n    at lsu.scala:1460 assert (ldq(idx).valid, \"[lsu] trying to commit an un-allocated load entry.\")\n");	// @[lsu.scala:1460:14]
        if (`STOP_COND_)	// @[lsu.scala:1460:14]
          $fatal;	// @[lsu.scala:1460:14]
      end
      if (_GEN_482 & ~reset & ~((_GEN_99[idx_2] | _GEN_2602[idx_2]) & _GEN_199[idx_2])) begin	// @[lsu.scala:264:49, :502:88, :1455:18, :1459:31, :1461:{14,39,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1461:14]
          $error("Assertion failed: [lsu] trying to commit an un-executed load entry.\n    at lsu.scala:1461 assert ((ldq(idx).bits.executed || ldq(idx).bits.forward_std_val) && ldq(idx).bits.succeeded ,\n");	// @[lsu.scala:1461:14]
        if (`STOP_COND_)	// @[lsu.scala:1461:14]
          $fatal;	// @[lsu.scala:1461:14]
      end
      if (_GEN_486 & ~_GEN_487) begin	// @[lsu.scala:1460:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1460:14]
          $error("Assertion failed: [lsu] trying to commit an un-allocated load entry.\n    at lsu.scala:1460 assert (ldq(idx).valid, \"[lsu] trying to commit an un-allocated load entry.\")\n");	// @[lsu.scala:1460:14]
        if (`STOP_COND_)	// @[lsu.scala:1460:14]
          $fatal;	// @[lsu.scala:1460:14]
      end
      if (_GEN_485 & ~reset & ~((_GEN_99[idx_3] | _GEN_2602[idx_3]) & _GEN_199[idx_3])) begin	// @[lsu.scala:264:49, :502:88, :1455:18, :1459:31, :1461:{14,39,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1461:14]
          $error("Assertion failed: [lsu] trying to commit an un-executed load entry.\n    at lsu.scala:1461 assert ((ldq(idx).bits.executed || ldq(idx).bits.forward_std_val) && ldq(idx).bits.succeeded ,\n");	// @[lsu.scala:1461:14]
        if (`STOP_COND_)	// @[lsu.scala:1461:14]
          $fatal;	// @[lsu.scala:1461:14]
      end
      if (_GEN_489 & ~_GEN_490) begin	// @[lsu.scala:1460:14]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1460:14]
          $error("Assertion failed: [lsu] trying to commit an un-allocated load entry.\n    at lsu.scala:1460 assert (ldq(idx).valid, \"[lsu] trying to commit an un-allocated load entry.\")\n");	// @[lsu.scala:1460:14]
        if (`STOP_COND_)	// @[lsu.scala:1460:14]
          $fatal;	// @[lsu.scala:1460:14]
      end
      if (_GEN_488 & ~reset & ~((_GEN_99[idx_4] | _GEN_2602[idx_4]) & _GEN_199[idx_4])) begin	// @[lsu.scala:264:49, :502:88, :1455:18, :1459:31, :1461:{14,39,73}]
        if (`ASSERT_VERBOSE_COND_)	// @[lsu.scala:1461:14]
          $error("Assertion failed: [lsu] trying to commit an un-executed load entry.\n    at lsu.scala:1461 assert ((ldq(idx).bits.executed || ldq(idx).bits.forward_std_val) && ldq(idx).bits.succeeded ,\n");	// @[lsu.scala:1461:14]
        if (`STOP_COND_)	// @[lsu.scala:1461:14]
          $fatal;	// @[lsu.scala:1461:14]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    logic [31:0] _RANDOM_70;
    logic [31:0] _RANDOM_71;
    logic [31:0] _RANDOM_72;
    logic [31:0] _RANDOM_73;
    logic [31:0] _RANDOM_74;
    logic [31:0] _RANDOM_75;
    logic [31:0] _RANDOM_76;
    logic [31:0] _RANDOM_77;
    logic [31:0] _RANDOM_78;
    logic [31:0] _RANDOM_79;
    logic [31:0] _RANDOM_80;
    logic [31:0] _RANDOM_81;
    logic [31:0] _RANDOM_82;
    logic [31:0] _RANDOM_83;
    logic [31:0] _RANDOM_84;
    logic [31:0] _RANDOM_85;
    logic [31:0] _RANDOM_86;
    logic [31:0] _RANDOM_87;
    logic [31:0] _RANDOM_88;
    logic [31:0] _RANDOM_89;
    logic [31:0] _RANDOM_90;
    logic [31:0] _RANDOM_91;
    logic [31:0] _RANDOM_92;
    logic [31:0] _RANDOM_93;
    logic [31:0] _RANDOM_94;
    logic [31:0] _RANDOM_95;
    logic [31:0] _RANDOM_96;
    logic [31:0] _RANDOM_97;
    logic [31:0] _RANDOM_98;
    logic [31:0] _RANDOM_99;
    logic [31:0] _RANDOM_100;
    logic [31:0] _RANDOM_101;
    logic [31:0] _RANDOM_102;
    logic [31:0] _RANDOM_103;
    logic [31:0] _RANDOM_104;
    logic [31:0] _RANDOM_105;
    logic [31:0] _RANDOM_106;
    logic [31:0] _RANDOM_107;
    logic [31:0] _RANDOM_108;
    logic [31:0] _RANDOM_109;
    logic [31:0] _RANDOM_110;
    logic [31:0] _RANDOM_111;
    logic [31:0] _RANDOM_112;
    logic [31:0] _RANDOM_113;
    logic [31:0] _RANDOM_114;
    logic [31:0] _RANDOM_115;
    logic [31:0] _RANDOM_116;
    logic [31:0] _RANDOM_117;
    logic [31:0] _RANDOM_118;
    logic [31:0] _RANDOM_119;
    logic [31:0] _RANDOM_120;
    logic [31:0] _RANDOM_121;
    logic [31:0] _RANDOM_122;
    logic [31:0] _RANDOM_123;
    logic [31:0] _RANDOM_124;
    logic [31:0] _RANDOM_125;
    logic [31:0] _RANDOM_126;
    logic [31:0] _RANDOM_127;
    logic [31:0] _RANDOM_128;
    logic [31:0] _RANDOM_129;
    logic [31:0] _RANDOM_130;
    logic [31:0] _RANDOM_131;
    logic [31:0] _RANDOM_132;
    logic [31:0] _RANDOM_133;
    logic [31:0] _RANDOM_134;
    logic [31:0] _RANDOM_135;
    logic [31:0] _RANDOM_136;
    logic [31:0] _RANDOM_137;
    logic [31:0] _RANDOM_138;
    logic [31:0] _RANDOM_139;
    logic [31:0] _RANDOM_140;
    logic [31:0] _RANDOM_141;
    logic [31:0] _RANDOM_142;
    logic [31:0] _RANDOM_143;
    logic [31:0] _RANDOM_144;
    logic [31:0] _RANDOM_145;
    logic [31:0] _RANDOM_146;
    logic [31:0] _RANDOM_147;
    logic [31:0] _RANDOM_148;
    logic [31:0] _RANDOM_149;
    logic [31:0] _RANDOM_150;
    logic [31:0] _RANDOM_151;
    logic [31:0] _RANDOM_152;
    logic [31:0] _RANDOM_153;
    logic [31:0] _RANDOM_154;
    logic [31:0] _RANDOM_155;
    logic [31:0] _RANDOM_156;
    logic [31:0] _RANDOM_157;
    logic [31:0] _RANDOM_158;
    logic [31:0] _RANDOM_159;
    logic [31:0] _RANDOM_160;
    logic [31:0] _RANDOM_161;
    logic [31:0] _RANDOM_162;
    logic [31:0] _RANDOM_163;
    logic [31:0] _RANDOM_164;
    logic [31:0] _RANDOM_165;
    logic [31:0] _RANDOM_166;
    logic [31:0] _RANDOM_167;
    logic [31:0] _RANDOM_168;
    logic [31:0] _RANDOM_169;
    logic [31:0] _RANDOM_170;
    logic [31:0] _RANDOM_171;
    logic [31:0] _RANDOM_172;
    logic [31:0] _RANDOM_173;
    logic [31:0] _RANDOM_174;
    logic [31:0] _RANDOM_175;
    logic [31:0] _RANDOM_176;
    logic [31:0] _RANDOM_177;
    logic [31:0] _RANDOM_178;
    logic [31:0] _RANDOM_179;
    logic [31:0] _RANDOM_180;
    logic [31:0] _RANDOM_181;
    logic [31:0] _RANDOM_182;
    logic [31:0] _RANDOM_183;
    logic [31:0] _RANDOM_184;
    logic [31:0] _RANDOM_185;
    logic [31:0] _RANDOM_186;
    logic [31:0] _RANDOM_187;
    logic [31:0] _RANDOM_188;
    logic [31:0] _RANDOM_189;
    logic [31:0] _RANDOM_190;
    logic [31:0] _RANDOM_191;
    logic [31:0] _RANDOM_192;
    logic [31:0] _RANDOM_193;
    logic [31:0] _RANDOM_194;
    logic [31:0] _RANDOM_195;
    logic [31:0] _RANDOM_196;
    logic [31:0] _RANDOM_197;
    logic [31:0] _RANDOM_198;
    logic [31:0] _RANDOM_199;
    logic [31:0] _RANDOM_200;
    logic [31:0] _RANDOM_201;
    logic [31:0] _RANDOM_202;
    logic [31:0] _RANDOM_203;
    logic [31:0] _RANDOM_204;
    logic [31:0] _RANDOM_205;
    logic [31:0] _RANDOM_206;
    logic [31:0] _RANDOM_207;
    logic [31:0] _RANDOM_208;
    logic [31:0] _RANDOM_209;
    logic [31:0] _RANDOM_210;
    logic [31:0] _RANDOM_211;
    logic [31:0] _RANDOM_212;
    logic [31:0] _RANDOM_213;
    logic [31:0] _RANDOM_214;
    logic [31:0] _RANDOM_215;
    logic [31:0] _RANDOM_216;
    logic [31:0] _RANDOM_217;
    logic [31:0] _RANDOM_218;
    logic [31:0] _RANDOM_219;
    logic [31:0] _RANDOM_220;
    logic [31:0] _RANDOM_221;
    logic [31:0] _RANDOM_222;
    logic [31:0] _RANDOM_223;
    logic [31:0] _RANDOM_224;
    logic [31:0] _RANDOM_225;
    logic [31:0] _RANDOM_226;
    logic [31:0] _RANDOM_227;
    logic [31:0] _RANDOM_228;
    logic [31:0] _RANDOM_229;
    logic [31:0] _RANDOM_230;
    logic [31:0] _RANDOM_231;
    logic [31:0] _RANDOM_232;
    logic [31:0] _RANDOM_233;
    logic [31:0] _RANDOM_234;
    logic [31:0] _RANDOM_235;
    logic [31:0] _RANDOM_236;
    logic [31:0] _RANDOM_237;
    logic [31:0] _RANDOM_238;
    logic [31:0] _RANDOM_239;
    logic [31:0] _RANDOM_240;
    logic [31:0] _RANDOM_241;
    logic [31:0] _RANDOM_242;
    logic [31:0] _RANDOM_243;
    logic [31:0] _RANDOM_244;
    logic [31:0] _RANDOM_245;
    logic [31:0] _RANDOM_246;
    logic [31:0] _RANDOM_247;
    logic [31:0] _RANDOM_248;
    logic [31:0] _RANDOM_249;
    logic [31:0] _RANDOM_250;
    logic [31:0] _RANDOM_251;
    logic [31:0] _RANDOM_252;
    logic [31:0] _RANDOM_253;
    logic [31:0] _RANDOM_254;
    logic [31:0] _RANDOM_255;
    logic [31:0] _RANDOM_256;
    logic [31:0] _RANDOM_257;
    logic [31:0] _RANDOM_258;
    logic [31:0] _RANDOM_259;
    logic [31:0] _RANDOM_260;
    logic [31:0] _RANDOM_261;
    logic [31:0] _RANDOM_262;
    logic [31:0] _RANDOM_263;
    logic [31:0] _RANDOM_264;
    logic [31:0] _RANDOM_265;
    logic [31:0] _RANDOM_266;
    logic [31:0] _RANDOM_267;
    logic [31:0] _RANDOM_268;
    logic [31:0] _RANDOM_269;
    logic [31:0] _RANDOM_270;
    logic [31:0] _RANDOM_271;
    logic [31:0] _RANDOM_272;
    logic [31:0] _RANDOM_273;
    logic [31:0] _RANDOM_274;
    logic [31:0] _RANDOM_275;
    logic [31:0] _RANDOM_276;
    logic [31:0] _RANDOM_277;
    logic [31:0] _RANDOM_278;
    logic [31:0] _RANDOM_279;
    logic [31:0] _RANDOM_280;
    logic [31:0] _RANDOM_281;
    logic [31:0] _RANDOM_282;
    logic [31:0] _RANDOM_283;
    logic [31:0] _RANDOM_284;
    logic [31:0] _RANDOM_285;
    logic [31:0] _RANDOM_286;
    logic [31:0] _RANDOM_287;
    logic [31:0] _RANDOM_288;
    logic [31:0] _RANDOM_289;
    logic [31:0] _RANDOM_290;
    logic [31:0] _RANDOM_291;
    logic [31:0] _RANDOM_292;
    logic [31:0] _RANDOM_293;
    logic [31:0] _RANDOM_294;
    logic [31:0] _RANDOM_295;
    logic [31:0] _RANDOM_296;
    logic [31:0] _RANDOM_297;
    logic [31:0] _RANDOM_298;
    logic [31:0] _RANDOM_299;
    logic [31:0] _RANDOM_300;
    logic [31:0] _RANDOM_301;
    logic [31:0] _RANDOM_302;
    logic [31:0] _RANDOM_303;
    logic [31:0] _RANDOM_304;
    logic [31:0] _RANDOM_305;
    logic [31:0] _RANDOM_306;
    logic [31:0] _RANDOM_307;
    logic [31:0] _RANDOM_308;
    logic [31:0] _RANDOM_309;
    logic [31:0] _RANDOM_310;
    logic [31:0] _RANDOM_311;
    logic [31:0] _RANDOM_312;
    logic [31:0] _RANDOM_313;
    logic [31:0] _RANDOM_314;
    logic [31:0] _RANDOM_315;
    logic [31:0] _RANDOM_316;
    logic [31:0] _RANDOM_317;
    logic [31:0] _RANDOM_318;
    logic [31:0] _RANDOM_319;
    logic [31:0] _RANDOM_320;
    logic [31:0] _RANDOM_321;
    logic [31:0] _RANDOM_322;
    logic [31:0] _RANDOM_323;
    logic [31:0] _RANDOM_324;
    logic [31:0] _RANDOM_325;
    logic [31:0] _RANDOM_326;
    logic [31:0] _RANDOM_327;
    logic [31:0] _RANDOM_328;
    logic [31:0] _RANDOM_329;
    logic [31:0] _RANDOM_330;
    logic [31:0] _RANDOM_331;
    logic [31:0] _RANDOM_332;
    logic [31:0] _RANDOM_333;
    logic [31:0] _RANDOM_334;
    logic [31:0] _RANDOM_335;
    logic [31:0] _RANDOM_336;
    logic [31:0] _RANDOM_337;
    logic [31:0] _RANDOM_338;
    logic [31:0] _RANDOM_339;
    logic [31:0] _RANDOM_340;
    logic [31:0] _RANDOM_341;
    logic [31:0] _RANDOM_342;
    logic [31:0] _RANDOM_343;
    logic [31:0] _RANDOM_344;
    logic [31:0] _RANDOM_345;
    logic [31:0] _RANDOM_346;
    logic [31:0] _RANDOM_347;
    logic [31:0] _RANDOM_348;
    logic [31:0] _RANDOM_349;
    logic [31:0] _RANDOM_350;
    logic [31:0] _RANDOM_351;
    logic [31:0] _RANDOM_352;
    logic [31:0] _RANDOM_353;
    logic [31:0] _RANDOM_354;
    logic [31:0] _RANDOM_355;
    logic [31:0] _RANDOM_356;
    logic [31:0] _RANDOM_357;
    logic [31:0] _RANDOM_358;
    logic [31:0] _RANDOM_359;
    logic [31:0] _RANDOM_360;
    logic [31:0] _RANDOM_361;
    logic [31:0] _RANDOM_362;
    logic [31:0] _RANDOM_363;
    logic [31:0] _RANDOM_364;
    logic [31:0] _RANDOM_365;
    logic [31:0] _RANDOM_366;
    logic [31:0] _RANDOM_367;
    logic [31:0] _RANDOM_368;
    logic [31:0] _RANDOM_369;
    logic [31:0] _RANDOM_370;
    logic [31:0] _RANDOM_371;
    logic [31:0] _RANDOM_372;
    logic [31:0] _RANDOM_373;
    logic [31:0] _RANDOM_374;
    logic [31:0] _RANDOM_375;
    logic [31:0] _RANDOM_376;
    logic [31:0] _RANDOM_377;
    logic [31:0] _RANDOM_378;
    logic [31:0] _RANDOM_379;
    logic [31:0] _RANDOM_380;
    logic [31:0] _RANDOM_381;
    logic [31:0] _RANDOM_382;
    logic [31:0] _RANDOM_383;
    logic [31:0] _RANDOM_384;
    logic [31:0] _RANDOM_385;
    logic [31:0] _RANDOM_386;
    logic [31:0] _RANDOM_387;
    logic [31:0] _RANDOM_388;
    logic [31:0] _RANDOM_389;
    logic [31:0] _RANDOM_390;
    logic [31:0] _RANDOM_391;
    logic [31:0] _RANDOM_392;
    logic [31:0] _RANDOM_393;
    logic [31:0] _RANDOM_394;
    logic [31:0] _RANDOM_395;
    logic [31:0] _RANDOM_396;
    logic [31:0] _RANDOM_397;
    logic [31:0] _RANDOM_398;
    logic [31:0] _RANDOM_399;
    logic [31:0] _RANDOM_400;
    logic [31:0] _RANDOM_401;
    logic [31:0] _RANDOM_402;
    logic [31:0] _RANDOM_403;
    logic [31:0] _RANDOM_404;
    logic [31:0] _RANDOM_405;
    logic [31:0] _RANDOM_406;
    logic [31:0] _RANDOM_407;
    logic [31:0] _RANDOM_408;
    logic [31:0] _RANDOM_409;
    logic [31:0] _RANDOM_410;
    logic [31:0] _RANDOM_411;
    logic [31:0] _RANDOM_412;
    logic [31:0] _RANDOM_413;
    logic [31:0] _RANDOM_414;
    logic [31:0] _RANDOM_415;
    logic [31:0] _RANDOM_416;
    logic [31:0] _RANDOM_417;
    logic [31:0] _RANDOM_418;
    logic [31:0] _RANDOM_419;
    logic [31:0] _RANDOM_420;
    logic [31:0] _RANDOM_421;
    logic [31:0] _RANDOM_422;
    logic [31:0] _RANDOM_423;
    logic [31:0] _RANDOM_424;
    logic [31:0] _RANDOM_425;
    logic [31:0] _RANDOM_426;
    logic [31:0] _RANDOM_427;
    logic [31:0] _RANDOM_428;
    logic [31:0] _RANDOM_429;
    logic [31:0] _RANDOM_430;
    logic [31:0] _RANDOM_431;
    logic [31:0] _RANDOM_432;
    logic [31:0] _RANDOM_433;
    logic [31:0] _RANDOM_434;
    logic [31:0] _RANDOM_435;
    logic [31:0] _RANDOM_436;
    logic [31:0] _RANDOM_437;
    logic [31:0] _RANDOM_438;
    logic [31:0] _RANDOM_439;
    logic [31:0] _RANDOM_440;
    logic [31:0] _RANDOM_441;
    logic [31:0] _RANDOM_442;
    logic [31:0] _RANDOM_443;
    logic [31:0] _RANDOM_444;
    logic [31:0] _RANDOM_445;
    logic [31:0] _RANDOM_446;
    logic [31:0] _RANDOM_447;
    logic [31:0] _RANDOM_448;
    logic [31:0] _RANDOM_449;
    logic [31:0] _RANDOM_450;
    logic [31:0] _RANDOM_451;
    logic [31:0] _RANDOM_452;
    logic [31:0] _RANDOM_453;
    logic [31:0] _RANDOM_454;
    logic [31:0] _RANDOM_455;
    logic [31:0] _RANDOM_456;
    logic [31:0] _RANDOM_457;
    logic [31:0] _RANDOM_458;
    logic [31:0] _RANDOM_459;
    logic [31:0] _RANDOM_460;
    logic [31:0] _RANDOM_461;
    logic [31:0] _RANDOM_462;
    logic [31:0] _RANDOM_463;
    logic [31:0] _RANDOM_464;
    logic [31:0] _RANDOM_465;
    logic [31:0] _RANDOM_466;
    logic [31:0] _RANDOM_467;
    logic [31:0] _RANDOM_468;
    logic [31:0] _RANDOM_469;
    logic [31:0] _RANDOM_470;
    logic [31:0] _RANDOM_471;
    logic [31:0] _RANDOM_472;
    logic [31:0] _RANDOM_473;
    logic [31:0] _RANDOM_474;
    logic [31:0] _RANDOM_475;
    logic [31:0] _RANDOM_476;
    logic [31:0] _RANDOM_477;
    logic [31:0] _RANDOM_478;
    logic [31:0] _RANDOM_479;
    logic [31:0] _RANDOM_480;
    logic [31:0] _RANDOM_481;
    logic [31:0] _RANDOM_482;
    logic [31:0] _RANDOM_483;
    logic [31:0] _RANDOM_484;
    logic [31:0] _RANDOM_485;
    logic [31:0] _RANDOM_486;
    logic [31:0] _RANDOM_487;
    logic [31:0] _RANDOM_488;
    logic [31:0] _RANDOM_489;
    logic [31:0] _RANDOM_490;
    logic [31:0] _RANDOM_491;
    logic [31:0] _RANDOM_492;
    logic [31:0] _RANDOM_493;
    logic [31:0] _RANDOM_494;
    logic [31:0] _RANDOM_495;
    logic [31:0] _RANDOM_496;
    logic [31:0] _RANDOM_497;
    logic [31:0] _RANDOM_498;
    logic [31:0] _RANDOM_499;
    logic [31:0] _RANDOM_500;
    logic [31:0] _RANDOM_501;
    logic [31:0] _RANDOM_502;
    logic [31:0] _RANDOM_503;
    logic [31:0] _RANDOM_504;
    logic [31:0] _RANDOM_505;
    logic [31:0] _RANDOM_506;
    logic [31:0] _RANDOM_507;
    logic [31:0] _RANDOM_508;
    logic [31:0] _RANDOM_509;
    logic [31:0] _RANDOM_510;
    logic [31:0] _RANDOM_511;
    logic [31:0] _RANDOM_512;
    logic [31:0] _RANDOM_513;
    logic [31:0] _RANDOM_514;
    logic [31:0] _RANDOM_515;
    logic [31:0] _RANDOM_516;
    logic [31:0] _RANDOM_517;
    logic [31:0] _RANDOM_518;
    logic [31:0] _RANDOM_519;
    logic [31:0] _RANDOM_520;
    logic [31:0] _RANDOM_521;
    logic [31:0] _RANDOM_522;
    logic [31:0] _RANDOM_523;
    logic [31:0] _RANDOM_524;
    logic [31:0] _RANDOM_525;
    logic [31:0] _RANDOM_526;
    logic [31:0] _RANDOM_527;
    logic [31:0] _RANDOM_528;
    logic [31:0] _RANDOM_529;
    logic [31:0] _RANDOM_530;
    logic [31:0] _RANDOM_531;
    logic [31:0] _RANDOM_532;
    logic [31:0] _RANDOM_533;
    logic [31:0] _RANDOM_534;
    logic [31:0] _RANDOM_535;
    logic [31:0] _RANDOM_536;
    logic [31:0] _RANDOM_537;
    logic [31:0] _RANDOM_538;
    logic [31:0] _RANDOM_539;
    logic [31:0] _RANDOM_540;
    logic [31:0] _RANDOM_541;
    logic [31:0] _RANDOM_542;
    logic [31:0] _RANDOM_543;
    logic [31:0] _RANDOM_544;
    logic [31:0] _RANDOM_545;
    logic [31:0] _RANDOM_546;
    logic [31:0] _RANDOM_547;
    logic [31:0] _RANDOM_548;
    logic [31:0] _RANDOM_549;
    logic [31:0] _RANDOM_550;
    logic [31:0] _RANDOM_551;
    logic [31:0] _RANDOM_552;
    logic [31:0] _RANDOM_553;
    logic [31:0] _RANDOM_554;
    logic [31:0] _RANDOM_555;
    logic [31:0] _RANDOM_556;
    logic [31:0] _RANDOM_557;
    logic [31:0] _RANDOM_558;
    logic [31:0] _RANDOM_559;
    logic [31:0] _RANDOM_560;
    logic [31:0] _RANDOM_561;
    logic [31:0] _RANDOM_562;
    logic [31:0] _RANDOM_563;
    logic [31:0] _RANDOM_564;
    logic [31:0] _RANDOM_565;
    logic [31:0] _RANDOM_566;
    logic [31:0] _RANDOM_567;
    logic [31:0] _RANDOM_568;
    logic [31:0] _RANDOM_569;
    logic [31:0] _RANDOM_570;
    logic [31:0] _RANDOM_571;
    logic [31:0] _RANDOM_572;
    logic [31:0] _RANDOM_573;
    logic [31:0] _RANDOM_574;
    logic [31:0] _RANDOM_575;
    logic [31:0] _RANDOM_576;
    logic [31:0] _RANDOM_577;
    logic [31:0] _RANDOM_578;
    logic [31:0] _RANDOM_579;
    logic [31:0] _RANDOM_580;
    logic [31:0] _RANDOM_581;
    logic [31:0] _RANDOM_582;
    logic [31:0] _RANDOM_583;
    logic [31:0] _RANDOM_584;
    logic [31:0] _RANDOM_585;
    logic [31:0] _RANDOM_586;
    logic [31:0] _RANDOM_587;
    logic [31:0] _RANDOM_588;
    logic [31:0] _RANDOM_589;
    logic [31:0] _RANDOM_590;
    logic [31:0] _RANDOM_591;
    logic [31:0] _RANDOM_592;
    logic [31:0] _RANDOM_593;
    logic [31:0] _RANDOM_594;
    logic [31:0] _RANDOM_595;
    logic [31:0] _RANDOM_596;
    logic [31:0] _RANDOM_597;
    logic [31:0] _RANDOM_598;
    logic [31:0] _RANDOM_599;
    logic [31:0] _RANDOM_600;
    logic [31:0] _RANDOM_601;
    logic [31:0] _RANDOM_602;
    logic [31:0] _RANDOM_603;
    logic [31:0] _RANDOM_604;
    logic [31:0] _RANDOM_605;
    logic [31:0] _RANDOM_606;
    logic [31:0] _RANDOM_607;
    logic [31:0] _RANDOM_608;
    logic [31:0] _RANDOM_609;
    logic [31:0] _RANDOM_610;
    logic [31:0] _RANDOM_611;
    logic [31:0] _RANDOM_612;
    logic [31:0] _RANDOM_613;
    logic [31:0] _RANDOM_614;
    logic [31:0] _RANDOM_615;
    logic [31:0] _RANDOM_616;
    logic [31:0] _RANDOM_617;
    logic [31:0] _RANDOM_618;
    logic [31:0] _RANDOM_619;
    logic [31:0] _RANDOM_620;
    logic [31:0] _RANDOM_621;
    logic [31:0] _RANDOM_622;
    logic [31:0] _RANDOM_623;
    logic [31:0] _RANDOM_624;
    logic [31:0] _RANDOM_625;
    logic [31:0] _RANDOM_626;
    logic [31:0] _RANDOM_627;
    logic [31:0] _RANDOM_628;
    logic [31:0] _RANDOM_629;
    logic [31:0] _RANDOM_630;
    logic [31:0] _RANDOM_631;
    logic [31:0] _RANDOM_632;
    logic [31:0] _RANDOM_633;
    logic [31:0] _RANDOM_634;
    logic [31:0] _RANDOM_635;
    logic [31:0] _RANDOM_636;
    logic [31:0] _RANDOM_637;
    logic [31:0] _RANDOM_638;
    logic [31:0] _RANDOM_639;
    logic [31:0] _RANDOM_640;
    logic [31:0] _RANDOM_641;
    logic [31:0] _RANDOM_642;
    logic [31:0] _RANDOM_643;
    logic [31:0] _RANDOM_644;
    logic [31:0] _RANDOM_645;
    logic [31:0] _RANDOM_646;
    logic [31:0] _RANDOM_647;
    logic [31:0] _RANDOM_648;
    logic [31:0] _RANDOM_649;
    logic [31:0] _RANDOM_650;
    logic [31:0] _RANDOM_651;
    logic [31:0] _RANDOM_652;
    logic [31:0] _RANDOM_653;
    logic [31:0] _RANDOM_654;
    logic [31:0] _RANDOM_655;
    logic [31:0] _RANDOM_656;
    logic [31:0] _RANDOM_657;
    logic [31:0] _RANDOM_658;
    logic [31:0] _RANDOM_659;
    logic [31:0] _RANDOM_660;
    logic [31:0] _RANDOM_661;
    logic [31:0] _RANDOM_662;
    logic [31:0] _RANDOM_663;
    logic [31:0] _RANDOM_664;
    logic [31:0] _RANDOM_665;
    logic [31:0] _RANDOM_666;
    logic [31:0] _RANDOM_667;
    logic [31:0] _RANDOM_668;
    logic [31:0] _RANDOM_669;
    logic [31:0] _RANDOM_670;
    logic [31:0] _RANDOM_671;
    logic [31:0] _RANDOM_672;
    logic [31:0] _RANDOM_673;
    logic [31:0] _RANDOM_674;
    logic [31:0] _RANDOM_675;
    logic [31:0] _RANDOM_676;
    logic [31:0] _RANDOM_677;
    logic [31:0] _RANDOM_678;
    logic [31:0] _RANDOM_679;
    logic [31:0] _RANDOM_680;
    logic [31:0] _RANDOM_681;
    logic [31:0] _RANDOM_682;
    logic [31:0] _RANDOM_683;
    logic [31:0] _RANDOM_684;
    logic [31:0] _RANDOM_685;
    logic [31:0] _RANDOM_686;
    logic [31:0] _RANDOM_687;
    logic [31:0] _RANDOM_688;
    logic [31:0] _RANDOM_689;
    logic [31:0] _RANDOM_690;
    logic [31:0] _RANDOM_691;
    logic [31:0] _RANDOM_692;
    logic [31:0] _RANDOM_693;
    logic [31:0] _RANDOM_694;
    logic [31:0] _RANDOM_695;
    logic [31:0] _RANDOM_696;
    logic [31:0] _RANDOM_697;
    logic [31:0] _RANDOM_698;
    logic [31:0] _RANDOM_699;
    logic [31:0] _RANDOM_700;
    logic [31:0] _RANDOM_701;
    logic [31:0] _RANDOM_702;
    logic [31:0] _RANDOM_703;
    logic [31:0] _RANDOM_704;
    logic [31:0] _RANDOM_705;
    logic [31:0] _RANDOM_706;
    logic [31:0] _RANDOM_707;
    logic [31:0] _RANDOM_708;
    logic [31:0] _RANDOM_709;
    logic [31:0] _RANDOM_710;
    logic [31:0] _RANDOM_711;
    logic [31:0] _RANDOM_712;
    logic [31:0] _RANDOM_713;
    logic [31:0] _RANDOM_714;
    logic [31:0] _RANDOM_715;
    logic [31:0] _RANDOM_716;
    logic [31:0] _RANDOM_717;
    logic [31:0] _RANDOM_718;
    logic [31:0] _RANDOM_719;
    logic [31:0] _RANDOM_720;
    logic [31:0] _RANDOM_721;
    logic [31:0] _RANDOM_722;
    logic [31:0] _RANDOM_723;
    logic [31:0] _RANDOM_724;
    logic [31:0] _RANDOM_725;
    logic [31:0] _RANDOM_726;
    logic [31:0] _RANDOM_727;
    logic [31:0] _RANDOM_728;
    logic [31:0] _RANDOM_729;
    logic [31:0] _RANDOM_730;
    logic [31:0] _RANDOM_731;
    logic [31:0] _RANDOM_732;
    logic [31:0] _RANDOM_733;
    logic [31:0] _RANDOM_734;
    logic [31:0] _RANDOM_735;
    logic [31:0] _RANDOM_736;
    logic [31:0] _RANDOM_737;
    logic [31:0] _RANDOM_738;
    logic [31:0] _RANDOM_739;
    logic [31:0] _RANDOM_740;
    logic [31:0] _RANDOM_741;
    logic [31:0] _RANDOM_742;
    logic [31:0] _RANDOM_743;
    logic [31:0] _RANDOM_744;
    logic [31:0] _RANDOM_745;
    logic [31:0] _RANDOM_746;
    logic [31:0] _RANDOM_747;
    logic [31:0] _RANDOM_748;
    logic [31:0] _RANDOM_749;
    logic [31:0] _RANDOM_750;
    logic [31:0] _RANDOM_751;
    logic [31:0] _RANDOM_752;
    logic [31:0] _RANDOM_753;
    logic [31:0] _RANDOM_754;
    logic [31:0] _RANDOM_755;
    logic [31:0] _RANDOM_756;
    logic [31:0] _RANDOM_757;
    logic [31:0] _RANDOM_758;
    logic [31:0] _RANDOM_759;
    logic [31:0] _RANDOM_760;
    logic [31:0] _RANDOM_761;
    logic [31:0] _RANDOM_762;
    logic [31:0] _RANDOM_763;
    logic [31:0] _RANDOM_764;
    logic [31:0] _RANDOM_765;
    logic [31:0] _RANDOM_766;
    logic [31:0] _RANDOM_767;
    logic [31:0] _RANDOM_768;
    logic [31:0] _RANDOM_769;
    logic [31:0] _RANDOM_770;
    logic [31:0] _RANDOM_771;
    logic [31:0] _RANDOM_772;
    logic [31:0] _RANDOM_773;
    logic [31:0] _RANDOM_774;
    logic [31:0] _RANDOM_775;
    logic [31:0] _RANDOM_776;
    logic [31:0] _RANDOM_777;
    logic [31:0] _RANDOM_778;
    logic [31:0] _RANDOM_779;
    logic [31:0] _RANDOM_780;
    logic [31:0] _RANDOM_781;
    logic [31:0] _RANDOM_782;
    logic [31:0] _RANDOM_783;
    logic [31:0] _RANDOM_784;
    logic [31:0] _RANDOM_785;
    logic [31:0] _RANDOM_786;
    logic [31:0] _RANDOM_787;
    logic [31:0] _RANDOM_788;
    logic [31:0] _RANDOM_789;
    logic [31:0] _RANDOM_790;
    logic [31:0] _RANDOM_791;
    logic [31:0] _RANDOM_792;
    logic [31:0] _RANDOM_793;
    logic [31:0] _RANDOM_794;
    logic [31:0] _RANDOM_795;
    logic [31:0] _RANDOM_796;
    logic [31:0] _RANDOM_797;
    logic [31:0] _RANDOM_798;
    logic [31:0] _RANDOM_799;
    logic [31:0] _RANDOM_800;
    logic [31:0] _RANDOM_801;
    logic [31:0] _RANDOM_802;
    logic [31:0] _RANDOM_803;
    logic [31:0] _RANDOM_804;
    logic [31:0] _RANDOM_805;
    logic [31:0] _RANDOM_806;
    logic [31:0] _RANDOM_807;
    logic [31:0] _RANDOM_808;
    logic [31:0] _RANDOM_809;
    logic [31:0] _RANDOM_810;
    logic [31:0] _RANDOM_811;
    logic [31:0] _RANDOM_812;
    logic [31:0] _RANDOM_813;
    logic [31:0] _RANDOM_814;
    logic [31:0] _RANDOM_815;
    logic [31:0] _RANDOM_816;
    logic [31:0] _RANDOM_817;
    logic [31:0] _RANDOM_818;
    logic [31:0] _RANDOM_819;
    logic [31:0] _RANDOM_820;
    logic [31:0] _RANDOM_821;
    logic [31:0] _RANDOM_822;
    logic [31:0] _RANDOM_823;
    logic [31:0] _RANDOM_824;
    logic [31:0] _RANDOM_825;
    logic [31:0] _RANDOM_826;
    logic [31:0] _RANDOM_827;
    logic [31:0] _RANDOM_828;
    logic [31:0] _RANDOM_829;
    logic [31:0] _RANDOM_830;
    logic [31:0] _RANDOM_831;
    logic [31:0] _RANDOM_832;
    logic [31:0] _RANDOM_833;
    logic [31:0] _RANDOM_834;
    logic [31:0] _RANDOM_835;
    logic [31:0] _RANDOM_836;
    logic [31:0] _RANDOM_837;
    logic [31:0] _RANDOM_838;
    logic [31:0] _RANDOM_839;
    logic [31:0] _RANDOM_840;
    logic [31:0] _RANDOM_841;
    logic [31:0] _RANDOM_842;
    logic [31:0] _RANDOM_843;
    logic [31:0] _RANDOM_844;
    logic [31:0] _RANDOM_845;
    logic [31:0] _RANDOM_846;
    logic [31:0] _RANDOM_847;
    logic [31:0] _RANDOM_848;
    logic [31:0] _RANDOM_849;
    logic [31:0] _RANDOM_850;
    logic [31:0] _RANDOM_851;
    logic [31:0] _RANDOM_852;
    logic [31:0] _RANDOM_853;
    logic [31:0] _RANDOM_854;
    logic [31:0] _RANDOM_855;
    logic [31:0] _RANDOM_856;
    logic [31:0] _RANDOM_857;
    logic [31:0] _RANDOM_858;
    logic [31:0] _RANDOM_859;
    logic [31:0] _RANDOM_860;
    logic [31:0] _RANDOM_861;
    logic [31:0] _RANDOM_862;
    logic [31:0] _RANDOM_863;
    logic [31:0] _RANDOM_864;
    logic [31:0] _RANDOM_865;
    logic [31:0] _RANDOM_866;
    logic [31:0] _RANDOM_867;
    logic [31:0] _RANDOM_868;
    logic [31:0] _RANDOM_869;
    logic [31:0] _RANDOM_870;
    logic [31:0] _RANDOM_871;
    logic [31:0] _RANDOM_872;
    logic [31:0] _RANDOM_873;
    logic [31:0] _RANDOM_874;
    logic [31:0] _RANDOM_875;
    logic [31:0] _RANDOM_876;
    logic [31:0] _RANDOM_877;
    logic [31:0] _RANDOM_878;
    logic [31:0] _RANDOM_879;
    logic [31:0] _RANDOM_880;
    logic [31:0] _RANDOM_881;
    logic [31:0] _RANDOM_882;
    logic [31:0] _RANDOM_883;
    logic [31:0] _RANDOM_884;
    logic [31:0] _RANDOM_885;
    logic [31:0] _RANDOM_886;
    logic [31:0] _RANDOM_887;
    logic [31:0] _RANDOM_888;
    logic [31:0] _RANDOM_889;
    logic [31:0] _RANDOM_890;
    logic [31:0] _RANDOM_891;
    logic [31:0] _RANDOM_892;
    logic [31:0] _RANDOM_893;
    logic [31:0] _RANDOM_894;
    logic [31:0] _RANDOM_895;
    logic [31:0] _RANDOM_896;
    logic [31:0] _RANDOM_897;
    logic [31:0] _RANDOM_898;
    logic [31:0] _RANDOM_899;
    logic [31:0] _RANDOM_900;
    logic [31:0] _RANDOM_901;
    logic [31:0] _RANDOM_902;
    logic [31:0] _RANDOM_903;
    logic [31:0] _RANDOM_904;
    logic [31:0] _RANDOM_905;
    logic [31:0] _RANDOM_906;
    logic [31:0] _RANDOM_907;
    logic [31:0] _RANDOM_908;
    logic [31:0] _RANDOM_909;
    logic [31:0] _RANDOM_910;
    logic [31:0] _RANDOM_911;
    logic [31:0] _RANDOM_912;
    logic [31:0] _RANDOM_913;
    logic [31:0] _RANDOM_914;
    logic [31:0] _RANDOM_915;
    logic [31:0] _RANDOM_916;
    logic [31:0] _RANDOM_917;
    logic [31:0] _RANDOM_918;
    logic [31:0] _RANDOM_919;
    logic [31:0] _RANDOM_920;
    logic [31:0] _RANDOM_921;
    logic [31:0] _RANDOM_922;
    logic [31:0] _RANDOM_923;
    logic [31:0] _RANDOM_924;
    logic [31:0] _RANDOM_925;
    logic [31:0] _RANDOM_926;
    logic [31:0] _RANDOM_927;
    logic [31:0] _RANDOM_928;
    logic [31:0] _RANDOM_929;
    logic [31:0] _RANDOM_930;
    logic [31:0] _RANDOM_931;
    logic [31:0] _RANDOM_932;
    logic [31:0] _RANDOM_933;
    logic [31:0] _RANDOM_934;
    logic [31:0] _RANDOM_935;
    logic [31:0] _RANDOM_936;
    logic [31:0] _RANDOM_937;
    logic [31:0] _RANDOM_938;
    logic [31:0] _RANDOM_939;
    logic [31:0] _RANDOM_940;
    logic [31:0] _RANDOM_941;
    logic [31:0] _RANDOM_942;
    logic [31:0] _RANDOM_943;
    logic [31:0] _RANDOM_944;
    logic [31:0] _RANDOM_945;
    logic [31:0] _RANDOM_946;
    logic [31:0] _RANDOM_947;
    logic [31:0] _RANDOM_948;
    logic [31:0] _RANDOM_949;
    logic [31:0] _RANDOM_950;
    logic [31:0] _RANDOM_951;
    logic [31:0] _RANDOM_952;
    logic [31:0] _RANDOM_953;
    logic [31:0] _RANDOM_954;
    logic [31:0] _RANDOM_955;
    logic [31:0] _RANDOM_956;
    logic [31:0] _RANDOM_957;
    logic [31:0] _RANDOM_958;
    logic [31:0] _RANDOM_959;
    logic [31:0] _RANDOM_960;
    logic [31:0] _RANDOM_961;
    logic [31:0] _RANDOM_962;
    logic [31:0] _RANDOM_963;
    logic [31:0] _RANDOM_964;
    logic [31:0] _RANDOM_965;
    logic [31:0] _RANDOM_966;
    logic [31:0] _RANDOM_967;
    logic [31:0] _RANDOM_968;
    logic [31:0] _RANDOM_969;
    logic [31:0] _RANDOM_970;
    logic [31:0] _RANDOM_971;
    logic [31:0] _RANDOM_972;
    logic [31:0] _RANDOM_973;
    logic [31:0] _RANDOM_974;
    logic [31:0] _RANDOM_975;
    logic [31:0] _RANDOM_976;
    logic [31:0] _RANDOM_977;
    logic [31:0] _RANDOM_978;
    logic [31:0] _RANDOM_979;
    logic [31:0] _RANDOM_980;
    logic [31:0] _RANDOM_981;
    logic [31:0] _RANDOM_982;
    logic [31:0] _RANDOM_983;
    logic [31:0] _RANDOM_984;
    logic [31:0] _RANDOM_985;
    logic [31:0] _RANDOM_986;
    logic [31:0] _RANDOM_987;
    logic [31:0] _RANDOM_988;
    logic [31:0] _RANDOM_989;
    logic [31:0] _RANDOM_990;
    logic [31:0] _RANDOM_991;
    logic [31:0] _RANDOM_992;
    logic [31:0] _RANDOM_993;
    logic [31:0] _RANDOM_994;
    logic [31:0] _RANDOM_995;
    logic [31:0] _RANDOM_996;
    logic [31:0] _RANDOM_997;
    logic [31:0] _RANDOM_998;
    logic [31:0] _RANDOM_999;
    logic [31:0] _RANDOM_1000;
    logic [31:0] _RANDOM_1001;
    logic [31:0] _RANDOM_1002;
    logic [31:0] _RANDOM_1003;
    logic [31:0] _RANDOM_1004;
    logic [31:0] _RANDOM_1005;
    logic [31:0] _RANDOM_1006;
    logic [31:0] _RANDOM_1007;
    logic [31:0] _RANDOM_1008;
    logic [31:0] _RANDOM_1009;
    logic [31:0] _RANDOM_1010;
    logic [31:0] _RANDOM_1011;
    logic [31:0] _RANDOM_1012;
    logic [31:0] _RANDOM_1013;
    logic [31:0] _RANDOM_1014;
    logic [31:0] _RANDOM_1015;
    logic [31:0] _RANDOM_1016;
    logic [31:0] _RANDOM_1017;
    logic [31:0] _RANDOM_1018;
    logic [31:0] _RANDOM_1019;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        _RANDOM_70 = `RANDOM;
        _RANDOM_71 = `RANDOM;
        _RANDOM_72 = `RANDOM;
        _RANDOM_73 = `RANDOM;
        _RANDOM_74 = `RANDOM;
        _RANDOM_75 = `RANDOM;
        _RANDOM_76 = `RANDOM;
        _RANDOM_77 = `RANDOM;
        _RANDOM_78 = `RANDOM;
        _RANDOM_79 = `RANDOM;
        _RANDOM_80 = `RANDOM;
        _RANDOM_81 = `RANDOM;
        _RANDOM_82 = `RANDOM;
        _RANDOM_83 = `RANDOM;
        _RANDOM_84 = `RANDOM;
        _RANDOM_85 = `RANDOM;
        _RANDOM_86 = `RANDOM;
        _RANDOM_87 = `RANDOM;
        _RANDOM_88 = `RANDOM;
        _RANDOM_89 = `RANDOM;
        _RANDOM_90 = `RANDOM;
        _RANDOM_91 = `RANDOM;
        _RANDOM_92 = `RANDOM;
        _RANDOM_93 = `RANDOM;
        _RANDOM_94 = `RANDOM;
        _RANDOM_95 = `RANDOM;
        _RANDOM_96 = `RANDOM;
        _RANDOM_97 = `RANDOM;
        _RANDOM_98 = `RANDOM;
        _RANDOM_99 = `RANDOM;
        _RANDOM_100 = `RANDOM;
        _RANDOM_101 = `RANDOM;
        _RANDOM_102 = `RANDOM;
        _RANDOM_103 = `RANDOM;
        _RANDOM_104 = `RANDOM;
        _RANDOM_105 = `RANDOM;
        _RANDOM_106 = `RANDOM;
        _RANDOM_107 = `RANDOM;
        _RANDOM_108 = `RANDOM;
        _RANDOM_109 = `RANDOM;
        _RANDOM_110 = `RANDOM;
        _RANDOM_111 = `RANDOM;
        _RANDOM_112 = `RANDOM;
        _RANDOM_113 = `RANDOM;
        _RANDOM_114 = `RANDOM;
        _RANDOM_115 = `RANDOM;
        _RANDOM_116 = `RANDOM;
        _RANDOM_117 = `RANDOM;
        _RANDOM_118 = `RANDOM;
        _RANDOM_119 = `RANDOM;
        _RANDOM_120 = `RANDOM;
        _RANDOM_121 = `RANDOM;
        _RANDOM_122 = `RANDOM;
        _RANDOM_123 = `RANDOM;
        _RANDOM_124 = `RANDOM;
        _RANDOM_125 = `RANDOM;
        _RANDOM_126 = `RANDOM;
        _RANDOM_127 = `RANDOM;
        _RANDOM_128 = `RANDOM;
        _RANDOM_129 = `RANDOM;
        _RANDOM_130 = `RANDOM;
        _RANDOM_131 = `RANDOM;
        _RANDOM_132 = `RANDOM;
        _RANDOM_133 = `RANDOM;
        _RANDOM_134 = `RANDOM;
        _RANDOM_135 = `RANDOM;
        _RANDOM_136 = `RANDOM;
        _RANDOM_137 = `RANDOM;
        _RANDOM_138 = `RANDOM;
        _RANDOM_139 = `RANDOM;
        _RANDOM_140 = `RANDOM;
        _RANDOM_141 = `RANDOM;
        _RANDOM_142 = `RANDOM;
        _RANDOM_143 = `RANDOM;
        _RANDOM_144 = `RANDOM;
        _RANDOM_145 = `RANDOM;
        _RANDOM_146 = `RANDOM;
        _RANDOM_147 = `RANDOM;
        _RANDOM_148 = `RANDOM;
        _RANDOM_149 = `RANDOM;
        _RANDOM_150 = `RANDOM;
        _RANDOM_151 = `RANDOM;
        _RANDOM_152 = `RANDOM;
        _RANDOM_153 = `RANDOM;
        _RANDOM_154 = `RANDOM;
        _RANDOM_155 = `RANDOM;
        _RANDOM_156 = `RANDOM;
        _RANDOM_157 = `RANDOM;
        _RANDOM_158 = `RANDOM;
        _RANDOM_159 = `RANDOM;
        _RANDOM_160 = `RANDOM;
        _RANDOM_161 = `RANDOM;
        _RANDOM_162 = `RANDOM;
        _RANDOM_163 = `RANDOM;
        _RANDOM_164 = `RANDOM;
        _RANDOM_165 = `RANDOM;
        _RANDOM_166 = `RANDOM;
        _RANDOM_167 = `RANDOM;
        _RANDOM_168 = `RANDOM;
        _RANDOM_169 = `RANDOM;
        _RANDOM_170 = `RANDOM;
        _RANDOM_171 = `RANDOM;
        _RANDOM_172 = `RANDOM;
        _RANDOM_173 = `RANDOM;
        _RANDOM_174 = `RANDOM;
        _RANDOM_175 = `RANDOM;
        _RANDOM_176 = `RANDOM;
        _RANDOM_177 = `RANDOM;
        _RANDOM_178 = `RANDOM;
        _RANDOM_179 = `RANDOM;
        _RANDOM_180 = `RANDOM;
        _RANDOM_181 = `RANDOM;
        _RANDOM_182 = `RANDOM;
        _RANDOM_183 = `RANDOM;
        _RANDOM_184 = `RANDOM;
        _RANDOM_185 = `RANDOM;
        _RANDOM_186 = `RANDOM;
        _RANDOM_187 = `RANDOM;
        _RANDOM_188 = `RANDOM;
        _RANDOM_189 = `RANDOM;
        _RANDOM_190 = `RANDOM;
        _RANDOM_191 = `RANDOM;
        _RANDOM_192 = `RANDOM;
        _RANDOM_193 = `RANDOM;
        _RANDOM_194 = `RANDOM;
        _RANDOM_195 = `RANDOM;
        _RANDOM_196 = `RANDOM;
        _RANDOM_197 = `RANDOM;
        _RANDOM_198 = `RANDOM;
        _RANDOM_199 = `RANDOM;
        _RANDOM_200 = `RANDOM;
        _RANDOM_201 = `RANDOM;
        _RANDOM_202 = `RANDOM;
        _RANDOM_203 = `RANDOM;
        _RANDOM_204 = `RANDOM;
        _RANDOM_205 = `RANDOM;
        _RANDOM_206 = `RANDOM;
        _RANDOM_207 = `RANDOM;
        _RANDOM_208 = `RANDOM;
        _RANDOM_209 = `RANDOM;
        _RANDOM_210 = `RANDOM;
        _RANDOM_211 = `RANDOM;
        _RANDOM_212 = `RANDOM;
        _RANDOM_213 = `RANDOM;
        _RANDOM_214 = `RANDOM;
        _RANDOM_215 = `RANDOM;
        _RANDOM_216 = `RANDOM;
        _RANDOM_217 = `RANDOM;
        _RANDOM_218 = `RANDOM;
        _RANDOM_219 = `RANDOM;
        _RANDOM_220 = `RANDOM;
        _RANDOM_221 = `RANDOM;
        _RANDOM_222 = `RANDOM;
        _RANDOM_223 = `RANDOM;
        _RANDOM_224 = `RANDOM;
        _RANDOM_225 = `RANDOM;
        _RANDOM_226 = `RANDOM;
        _RANDOM_227 = `RANDOM;
        _RANDOM_228 = `RANDOM;
        _RANDOM_229 = `RANDOM;
        _RANDOM_230 = `RANDOM;
        _RANDOM_231 = `RANDOM;
        _RANDOM_232 = `RANDOM;
        _RANDOM_233 = `RANDOM;
        _RANDOM_234 = `RANDOM;
        _RANDOM_235 = `RANDOM;
        _RANDOM_236 = `RANDOM;
        _RANDOM_237 = `RANDOM;
        _RANDOM_238 = `RANDOM;
        _RANDOM_239 = `RANDOM;
        _RANDOM_240 = `RANDOM;
        _RANDOM_241 = `RANDOM;
        _RANDOM_242 = `RANDOM;
        _RANDOM_243 = `RANDOM;
        _RANDOM_244 = `RANDOM;
        _RANDOM_245 = `RANDOM;
        _RANDOM_246 = `RANDOM;
        _RANDOM_247 = `RANDOM;
        _RANDOM_248 = `RANDOM;
        _RANDOM_249 = `RANDOM;
        _RANDOM_250 = `RANDOM;
        _RANDOM_251 = `RANDOM;
        _RANDOM_252 = `RANDOM;
        _RANDOM_253 = `RANDOM;
        _RANDOM_254 = `RANDOM;
        _RANDOM_255 = `RANDOM;
        _RANDOM_256 = `RANDOM;
        _RANDOM_257 = `RANDOM;
        _RANDOM_258 = `RANDOM;
        _RANDOM_259 = `RANDOM;
        _RANDOM_260 = `RANDOM;
        _RANDOM_261 = `RANDOM;
        _RANDOM_262 = `RANDOM;
        _RANDOM_263 = `RANDOM;
        _RANDOM_264 = `RANDOM;
        _RANDOM_265 = `RANDOM;
        _RANDOM_266 = `RANDOM;
        _RANDOM_267 = `RANDOM;
        _RANDOM_268 = `RANDOM;
        _RANDOM_269 = `RANDOM;
        _RANDOM_270 = `RANDOM;
        _RANDOM_271 = `RANDOM;
        _RANDOM_272 = `RANDOM;
        _RANDOM_273 = `RANDOM;
        _RANDOM_274 = `RANDOM;
        _RANDOM_275 = `RANDOM;
        _RANDOM_276 = `RANDOM;
        _RANDOM_277 = `RANDOM;
        _RANDOM_278 = `RANDOM;
        _RANDOM_279 = `RANDOM;
        _RANDOM_280 = `RANDOM;
        _RANDOM_281 = `RANDOM;
        _RANDOM_282 = `RANDOM;
        _RANDOM_283 = `RANDOM;
        _RANDOM_284 = `RANDOM;
        _RANDOM_285 = `RANDOM;
        _RANDOM_286 = `RANDOM;
        _RANDOM_287 = `RANDOM;
        _RANDOM_288 = `RANDOM;
        _RANDOM_289 = `RANDOM;
        _RANDOM_290 = `RANDOM;
        _RANDOM_291 = `RANDOM;
        _RANDOM_292 = `RANDOM;
        _RANDOM_293 = `RANDOM;
        _RANDOM_294 = `RANDOM;
        _RANDOM_295 = `RANDOM;
        _RANDOM_296 = `RANDOM;
        _RANDOM_297 = `RANDOM;
        _RANDOM_298 = `RANDOM;
        _RANDOM_299 = `RANDOM;
        _RANDOM_300 = `RANDOM;
        _RANDOM_301 = `RANDOM;
        _RANDOM_302 = `RANDOM;
        _RANDOM_303 = `RANDOM;
        _RANDOM_304 = `RANDOM;
        _RANDOM_305 = `RANDOM;
        _RANDOM_306 = `RANDOM;
        _RANDOM_307 = `RANDOM;
        _RANDOM_308 = `RANDOM;
        _RANDOM_309 = `RANDOM;
        _RANDOM_310 = `RANDOM;
        _RANDOM_311 = `RANDOM;
        _RANDOM_312 = `RANDOM;
        _RANDOM_313 = `RANDOM;
        _RANDOM_314 = `RANDOM;
        _RANDOM_315 = `RANDOM;
        _RANDOM_316 = `RANDOM;
        _RANDOM_317 = `RANDOM;
        _RANDOM_318 = `RANDOM;
        _RANDOM_319 = `RANDOM;
        _RANDOM_320 = `RANDOM;
        _RANDOM_321 = `RANDOM;
        _RANDOM_322 = `RANDOM;
        _RANDOM_323 = `RANDOM;
        _RANDOM_324 = `RANDOM;
        _RANDOM_325 = `RANDOM;
        _RANDOM_326 = `RANDOM;
        _RANDOM_327 = `RANDOM;
        _RANDOM_328 = `RANDOM;
        _RANDOM_329 = `RANDOM;
        _RANDOM_330 = `RANDOM;
        _RANDOM_331 = `RANDOM;
        _RANDOM_332 = `RANDOM;
        _RANDOM_333 = `RANDOM;
        _RANDOM_334 = `RANDOM;
        _RANDOM_335 = `RANDOM;
        _RANDOM_336 = `RANDOM;
        _RANDOM_337 = `RANDOM;
        _RANDOM_338 = `RANDOM;
        _RANDOM_339 = `RANDOM;
        _RANDOM_340 = `RANDOM;
        _RANDOM_341 = `RANDOM;
        _RANDOM_342 = `RANDOM;
        _RANDOM_343 = `RANDOM;
        _RANDOM_344 = `RANDOM;
        _RANDOM_345 = `RANDOM;
        _RANDOM_346 = `RANDOM;
        _RANDOM_347 = `RANDOM;
        _RANDOM_348 = `RANDOM;
        _RANDOM_349 = `RANDOM;
        _RANDOM_350 = `RANDOM;
        _RANDOM_351 = `RANDOM;
        _RANDOM_352 = `RANDOM;
        _RANDOM_353 = `RANDOM;
        _RANDOM_354 = `RANDOM;
        _RANDOM_355 = `RANDOM;
        _RANDOM_356 = `RANDOM;
        _RANDOM_357 = `RANDOM;
        _RANDOM_358 = `RANDOM;
        _RANDOM_359 = `RANDOM;
        _RANDOM_360 = `RANDOM;
        _RANDOM_361 = `RANDOM;
        _RANDOM_362 = `RANDOM;
        _RANDOM_363 = `RANDOM;
        _RANDOM_364 = `RANDOM;
        _RANDOM_365 = `RANDOM;
        _RANDOM_366 = `RANDOM;
        _RANDOM_367 = `RANDOM;
        _RANDOM_368 = `RANDOM;
        _RANDOM_369 = `RANDOM;
        _RANDOM_370 = `RANDOM;
        _RANDOM_371 = `RANDOM;
        _RANDOM_372 = `RANDOM;
        _RANDOM_373 = `RANDOM;
        _RANDOM_374 = `RANDOM;
        _RANDOM_375 = `RANDOM;
        _RANDOM_376 = `RANDOM;
        _RANDOM_377 = `RANDOM;
        _RANDOM_378 = `RANDOM;
        _RANDOM_379 = `RANDOM;
        _RANDOM_380 = `RANDOM;
        _RANDOM_381 = `RANDOM;
        _RANDOM_382 = `RANDOM;
        _RANDOM_383 = `RANDOM;
        _RANDOM_384 = `RANDOM;
        _RANDOM_385 = `RANDOM;
        _RANDOM_386 = `RANDOM;
        _RANDOM_387 = `RANDOM;
        _RANDOM_388 = `RANDOM;
        _RANDOM_389 = `RANDOM;
        _RANDOM_390 = `RANDOM;
        _RANDOM_391 = `RANDOM;
        _RANDOM_392 = `RANDOM;
        _RANDOM_393 = `RANDOM;
        _RANDOM_394 = `RANDOM;
        _RANDOM_395 = `RANDOM;
        _RANDOM_396 = `RANDOM;
        _RANDOM_397 = `RANDOM;
        _RANDOM_398 = `RANDOM;
        _RANDOM_399 = `RANDOM;
        _RANDOM_400 = `RANDOM;
        _RANDOM_401 = `RANDOM;
        _RANDOM_402 = `RANDOM;
        _RANDOM_403 = `RANDOM;
        _RANDOM_404 = `RANDOM;
        _RANDOM_405 = `RANDOM;
        _RANDOM_406 = `RANDOM;
        _RANDOM_407 = `RANDOM;
        _RANDOM_408 = `RANDOM;
        _RANDOM_409 = `RANDOM;
        _RANDOM_410 = `RANDOM;
        _RANDOM_411 = `RANDOM;
        _RANDOM_412 = `RANDOM;
        _RANDOM_413 = `RANDOM;
        _RANDOM_414 = `RANDOM;
        _RANDOM_415 = `RANDOM;
        _RANDOM_416 = `RANDOM;
        _RANDOM_417 = `RANDOM;
        _RANDOM_418 = `RANDOM;
        _RANDOM_419 = `RANDOM;
        _RANDOM_420 = `RANDOM;
        _RANDOM_421 = `RANDOM;
        _RANDOM_422 = `RANDOM;
        _RANDOM_423 = `RANDOM;
        _RANDOM_424 = `RANDOM;
        _RANDOM_425 = `RANDOM;
        _RANDOM_426 = `RANDOM;
        _RANDOM_427 = `RANDOM;
        _RANDOM_428 = `RANDOM;
        _RANDOM_429 = `RANDOM;
        _RANDOM_430 = `RANDOM;
        _RANDOM_431 = `RANDOM;
        _RANDOM_432 = `RANDOM;
        _RANDOM_433 = `RANDOM;
        _RANDOM_434 = `RANDOM;
        _RANDOM_435 = `RANDOM;
        _RANDOM_436 = `RANDOM;
        _RANDOM_437 = `RANDOM;
        _RANDOM_438 = `RANDOM;
        _RANDOM_439 = `RANDOM;
        _RANDOM_440 = `RANDOM;
        _RANDOM_441 = `RANDOM;
        _RANDOM_442 = `RANDOM;
        _RANDOM_443 = `RANDOM;
        _RANDOM_444 = `RANDOM;
        _RANDOM_445 = `RANDOM;
        _RANDOM_446 = `RANDOM;
        _RANDOM_447 = `RANDOM;
        _RANDOM_448 = `RANDOM;
        _RANDOM_449 = `RANDOM;
        _RANDOM_450 = `RANDOM;
        _RANDOM_451 = `RANDOM;
        _RANDOM_452 = `RANDOM;
        _RANDOM_453 = `RANDOM;
        _RANDOM_454 = `RANDOM;
        _RANDOM_455 = `RANDOM;
        _RANDOM_456 = `RANDOM;
        _RANDOM_457 = `RANDOM;
        _RANDOM_458 = `RANDOM;
        _RANDOM_459 = `RANDOM;
        _RANDOM_460 = `RANDOM;
        _RANDOM_461 = `RANDOM;
        _RANDOM_462 = `RANDOM;
        _RANDOM_463 = `RANDOM;
        _RANDOM_464 = `RANDOM;
        _RANDOM_465 = `RANDOM;
        _RANDOM_466 = `RANDOM;
        _RANDOM_467 = `RANDOM;
        _RANDOM_468 = `RANDOM;
        _RANDOM_469 = `RANDOM;
        _RANDOM_470 = `RANDOM;
        _RANDOM_471 = `RANDOM;
        _RANDOM_472 = `RANDOM;
        _RANDOM_473 = `RANDOM;
        _RANDOM_474 = `RANDOM;
        _RANDOM_475 = `RANDOM;
        _RANDOM_476 = `RANDOM;
        _RANDOM_477 = `RANDOM;
        _RANDOM_478 = `RANDOM;
        _RANDOM_479 = `RANDOM;
        _RANDOM_480 = `RANDOM;
        _RANDOM_481 = `RANDOM;
        _RANDOM_482 = `RANDOM;
        _RANDOM_483 = `RANDOM;
        _RANDOM_484 = `RANDOM;
        _RANDOM_485 = `RANDOM;
        _RANDOM_486 = `RANDOM;
        _RANDOM_487 = `RANDOM;
        _RANDOM_488 = `RANDOM;
        _RANDOM_489 = `RANDOM;
        _RANDOM_490 = `RANDOM;
        _RANDOM_491 = `RANDOM;
        _RANDOM_492 = `RANDOM;
        _RANDOM_493 = `RANDOM;
        _RANDOM_494 = `RANDOM;
        _RANDOM_495 = `RANDOM;
        _RANDOM_496 = `RANDOM;
        _RANDOM_497 = `RANDOM;
        _RANDOM_498 = `RANDOM;
        _RANDOM_499 = `RANDOM;
        _RANDOM_500 = `RANDOM;
        _RANDOM_501 = `RANDOM;
        _RANDOM_502 = `RANDOM;
        _RANDOM_503 = `RANDOM;
        _RANDOM_504 = `RANDOM;
        _RANDOM_505 = `RANDOM;
        _RANDOM_506 = `RANDOM;
        _RANDOM_507 = `RANDOM;
        _RANDOM_508 = `RANDOM;
        _RANDOM_509 = `RANDOM;
        _RANDOM_510 = `RANDOM;
        _RANDOM_511 = `RANDOM;
        _RANDOM_512 = `RANDOM;
        _RANDOM_513 = `RANDOM;
        _RANDOM_514 = `RANDOM;
        _RANDOM_515 = `RANDOM;
        _RANDOM_516 = `RANDOM;
        _RANDOM_517 = `RANDOM;
        _RANDOM_518 = `RANDOM;
        _RANDOM_519 = `RANDOM;
        _RANDOM_520 = `RANDOM;
        _RANDOM_521 = `RANDOM;
        _RANDOM_522 = `RANDOM;
        _RANDOM_523 = `RANDOM;
        _RANDOM_524 = `RANDOM;
        _RANDOM_525 = `RANDOM;
        _RANDOM_526 = `RANDOM;
        _RANDOM_527 = `RANDOM;
        _RANDOM_528 = `RANDOM;
        _RANDOM_529 = `RANDOM;
        _RANDOM_530 = `RANDOM;
        _RANDOM_531 = `RANDOM;
        _RANDOM_532 = `RANDOM;
        _RANDOM_533 = `RANDOM;
        _RANDOM_534 = `RANDOM;
        _RANDOM_535 = `RANDOM;
        _RANDOM_536 = `RANDOM;
        _RANDOM_537 = `RANDOM;
        _RANDOM_538 = `RANDOM;
        _RANDOM_539 = `RANDOM;
        _RANDOM_540 = `RANDOM;
        _RANDOM_541 = `RANDOM;
        _RANDOM_542 = `RANDOM;
        _RANDOM_543 = `RANDOM;
        _RANDOM_544 = `RANDOM;
        _RANDOM_545 = `RANDOM;
        _RANDOM_546 = `RANDOM;
        _RANDOM_547 = `RANDOM;
        _RANDOM_548 = `RANDOM;
        _RANDOM_549 = `RANDOM;
        _RANDOM_550 = `RANDOM;
        _RANDOM_551 = `RANDOM;
        _RANDOM_552 = `RANDOM;
        _RANDOM_553 = `RANDOM;
        _RANDOM_554 = `RANDOM;
        _RANDOM_555 = `RANDOM;
        _RANDOM_556 = `RANDOM;
        _RANDOM_557 = `RANDOM;
        _RANDOM_558 = `RANDOM;
        _RANDOM_559 = `RANDOM;
        _RANDOM_560 = `RANDOM;
        _RANDOM_561 = `RANDOM;
        _RANDOM_562 = `RANDOM;
        _RANDOM_563 = `RANDOM;
        _RANDOM_564 = `RANDOM;
        _RANDOM_565 = `RANDOM;
        _RANDOM_566 = `RANDOM;
        _RANDOM_567 = `RANDOM;
        _RANDOM_568 = `RANDOM;
        _RANDOM_569 = `RANDOM;
        _RANDOM_570 = `RANDOM;
        _RANDOM_571 = `RANDOM;
        _RANDOM_572 = `RANDOM;
        _RANDOM_573 = `RANDOM;
        _RANDOM_574 = `RANDOM;
        _RANDOM_575 = `RANDOM;
        _RANDOM_576 = `RANDOM;
        _RANDOM_577 = `RANDOM;
        _RANDOM_578 = `RANDOM;
        _RANDOM_579 = `RANDOM;
        _RANDOM_580 = `RANDOM;
        _RANDOM_581 = `RANDOM;
        _RANDOM_582 = `RANDOM;
        _RANDOM_583 = `RANDOM;
        _RANDOM_584 = `RANDOM;
        _RANDOM_585 = `RANDOM;
        _RANDOM_586 = `RANDOM;
        _RANDOM_587 = `RANDOM;
        _RANDOM_588 = `RANDOM;
        _RANDOM_589 = `RANDOM;
        _RANDOM_590 = `RANDOM;
        _RANDOM_591 = `RANDOM;
        _RANDOM_592 = `RANDOM;
        _RANDOM_593 = `RANDOM;
        _RANDOM_594 = `RANDOM;
        _RANDOM_595 = `RANDOM;
        _RANDOM_596 = `RANDOM;
        _RANDOM_597 = `RANDOM;
        _RANDOM_598 = `RANDOM;
        _RANDOM_599 = `RANDOM;
        _RANDOM_600 = `RANDOM;
        _RANDOM_601 = `RANDOM;
        _RANDOM_602 = `RANDOM;
        _RANDOM_603 = `RANDOM;
        _RANDOM_604 = `RANDOM;
        _RANDOM_605 = `RANDOM;
        _RANDOM_606 = `RANDOM;
        _RANDOM_607 = `RANDOM;
        _RANDOM_608 = `RANDOM;
        _RANDOM_609 = `RANDOM;
        _RANDOM_610 = `RANDOM;
        _RANDOM_611 = `RANDOM;
        _RANDOM_612 = `RANDOM;
        _RANDOM_613 = `RANDOM;
        _RANDOM_614 = `RANDOM;
        _RANDOM_615 = `RANDOM;
        _RANDOM_616 = `RANDOM;
        _RANDOM_617 = `RANDOM;
        _RANDOM_618 = `RANDOM;
        _RANDOM_619 = `RANDOM;
        _RANDOM_620 = `RANDOM;
        _RANDOM_621 = `RANDOM;
        _RANDOM_622 = `RANDOM;
        _RANDOM_623 = `RANDOM;
        _RANDOM_624 = `RANDOM;
        _RANDOM_625 = `RANDOM;
        _RANDOM_626 = `RANDOM;
        _RANDOM_627 = `RANDOM;
        _RANDOM_628 = `RANDOM;
        _RANDOM_629 = `RANDOM;
        _RANDOM_630 = `RANDOM;
        _RANDOM_631 = `RANDOM;
        _RANDOM_632 = `RANDOM;
        _RANDOM_633 = `RANDOM;
        _RANDOM_634 = `RANDOM;
        _RANDOM_635 = `RANDOM;
        _RANDOM_636 = `RANDOM;
        _RANDOM_637 = `RANDOM;
        _RANDOM_638 = `RANDOM;
        _RANDOM_639 = `RANDOM;
        _RANDOM_640 = `RANDOM;
        _RANDOM_641 = `RANDOM;
        _RANDOM_642 = `RANDOM;
        _RANDOM_643 = `RANDOM;
        _RANDOM_644 = `RANDOM;
        _RANDOM_645 = `RANDOM;
        _RANDOM_646 = `RANDOM;
        _RANDOM_647 = `RANDOM;
        _RANDOM_648 = `RANDOM;
        _RANDOM_649 = `RANDOM;
        _RANDOM_650 = `RANDOM;
        _RANDOM_651 = `RANDOM;
        _RANDOM_652 = `RANDOM;
        _RANDOM_653 = `RANDOM;
        _RANDOM_654 = `RANDOM;
        _RANDOM_655 = `RANDOM;
        _RANDOM_656 = `RANDOM;
        _RANDOM_657 = `RANDOM;
        _RANDOM_658 = `RANDOM;
        _RANDOM_659 = `RANDOM;
        _RANDOM_660 = `RANDOM;
        _RANDOM_661 = `RANDOM;
        _RANDOM_662 = `RANDOM;
        _RANDOM_663 = `RANDOM;
        _RANDOM_664 = `RANDOM;
        _RANDOM_665 = `RANDOM;
        _RANDOM_666 = `RANDOM;
        _RANDOM_667 = `RANDOM;
        _RANDOM_668 = `RANDOM;
        _RANDOM_669 = `RANDOM;
        _RANDOM_670 = `RANDOM;
        _RANDOM_671 = `RANDOM;
        _RANDOM_672 = `RANDOM;
        _RANDOM_673 = `RANDOM;
        _RANDOM_674 = `RANDOM;
        _RANDOM_675 = `RANDOM;
        _RANDOM_676 = `RANDOM;
        _RANDOM_677 = `RANDOM;
        _RANDOM_678 = `RANDOM;
        _RANDOM_679 = `RANDOM;
        _RANDOM_680 = `RANDOM;
        _RANDOM_681 = `RANDOM;
        _RANDOM_682 = `RANDOM;
        _RANDOM_683 = `RANDOM;
        _RANDOM_684 = `RANDOM;
        _RANDOM_685 = `RANDOM;
        _RANDOM_686 = `RANDOM;
        _RANDOM_687 = `RANDOM;
        _RANDOM_688 = `RANDOM;
        _RANDOM_689 = `RANDOM;
        _RANDOM_690 = `RANDOM;
        _RANDOM_691 = `RANDOM;
        _RANDOM_692 = `RANDOM;
        _RANDOM_693 = `RANDOM;
        _RANDOM_694 = `RANDOM;
        _RANDOM_695 = `RANDOM;
        _RANDOM_696 = `RANDOM;
        _RANDOM_697 = `RANDOM;
        _RANDOM_698 = `RANDOM;
        _RANDOM_699 = `RANDOM;
        _RANDOM_700 = `RANDOM;
        _RANDOM_701 = `RANDOM;
        _RANDOM_702 = `RANDOM;
        _RANDOM_703 = `RANDOM;
        _RANDOM_704 = `RANDOM;
        _RANDOM_705 = `RANDOM;
        _RANDOM_706 = `RANDOM;
        _RANDOM_707 = `RANDOM;
        _RANDOM_708 = `RANDOM;
        _RANDOM_709 = `RANDOM;
        _RANDOM_710 = `RANDOM;
        _RANDOM_711 = `RANDOM;
        _RANDOM_712 = `RANDOM;
        _RANDOM_713 = `RANDOM;
        _RANDOM_714 = `RANDOM;
        _RANDOM_715 = `RANDOM;
        _RANDOM_716 = `RANDOM;
        _RANDOM_717 = `RANDOM;
        _RANDOM_718 = `RANDOM;
        _RANDOM_719 = `RANDOM;
        _RANDOM_720 = `RANDOM;
        _RANDOM_721 = `RANDOM;
        _RANDOM_722 = `RANDOM;
        _RANDOM_723 = `RANDOM;
        _RANDOM_724 = `RANDOM;
        _RANDOM_725 = `RANDOM;
        _RANDOM_726 = `RANDOM;
        _RANDOM_727 = `RANDOM;
        _RANDOM_728 = `RANDOM;
        _RANDOM_729 = `RANDOM;
        _RANDOM_730 = `RANDOM;
        _RANDOM_731 = `RANDOM;
        _RANDOM_732 = `RANDOM;
        _RANDOM_733 = `RANDOM;
        _RANDOM_734 = `RANDOM;
        _RANDOM_735 = `RANDOM;
        _RANDOM_736 = `RANDOM;
        _RANDOM_737 = `RANDOM;
        _RANDOM_738 = `RANDOM;
        _RANDOM_739 = `RANDOM;
        _RANDOM_740 = `RANDOM;
        _RANDOM_741 = `RANDOM;
        _RANDOM_742 = `RANDOM;
        _RANDOM_743 = `RANDOM;
        _RANDOM_744 = `RANDOM;
        _RANDOM_745 = `RANDOM;
        _RANDOM_746 = `RANDOM;
        _RANDOM_747 = `RANDOM;
        _RANDOM_748 = `RANDOM;
        _RANDOM_749 = `RANDOM;
        _RANDOM_750 = `RANDOM;
        _RANDOM_751 = `RANDOM;
        _RANDOM_752 = `RANDOM;
        _RANDOM_753 = `RANDOM;
        _RANDOM_754 = `RANDOM;
        _RANDOM_755 = `RANDOM;
        _RANDOM_756 = `RANDOM;
        _RANDOM_757 = `RANDOM;
        _RANDOM_758 = `RANDOM;
        _RANDOM_759 = `RANDOM;
        _RANDOM_760 = `RANDOM;
        _RANDOM_761 = `RANDOM;
        _RANDOM_762 = `RANDOM;
        _RANDOM_763 = `RANDOM;
        _RANDOM_764 = `RANDOM;
        _RANDOM_765 = `RANDOM;
        _RANDOM_766 = `RANDOM;
        _RANDOM_767 = `RANDOM;
        _RANDOM_768 = `RANDOM;
        _RANDOM_769 = `RANDOM;
        _RANDOM_770 = `RANDOM;
        _RANDOM_771 = `RANDOM;
        _RANDOM_772 = `RANDOM;
        _RANDOM_773 = `RANDOM;
        _RANDOM_774 = `RANDOM;
        _RANDOM_775 = `RANDOM;
        _RANDOM_776 = `RANDOM;
        _RANDOM_777 = `RANDOM;
        _RANDOM_778 = `RANDOM;
        _RANDOM_779 = `RANDOM;
        _RANDOM_780 = `RANDOM;
        _RANDOM_781 = `RANDOM;
        _RANDOM_782 = `RANDOM;
        _RANDOM_783 = `RANDOM;
        _RANDOM_784 = `RANDOM;
        _RANDOM_785 = `RANDOM;
        _RANDOM_786 = `RANDOM;
        _RANDOM_787 = `RANDOM;
        _RANDOM_788 = `RANDOM;
        _RANDOM_789 = `RANDOM;
        _RANDOM_790 = `RANDOM;
        _RANDOM_791 = `RANDOM;
        _RANDOM_792 = `RANDOM;
        _RANDOM_793 = `RANDOM;
        _RANDOM_794 = `RANDOM;
        _RANDOM_795 = `RANDOM;
        _RANDOM_796 = `RANDOM;
        _RANDOM_797 = `RANDOM;
        _RANDOM_798 = `RANDOM;
        _RANDOM_799 = `RANDOM;
        _RANDOM_800 = `RANDOM;
        _RANDOM_801 = `RANDOM;
        _RANDOM_802 = `RANDOM;
        _RANDOM_803 = `RANDOM;
        _RANDOM_804 = `RANDOM;
        _RANDOM_805 = `RANDOM;
        _RANDOM_806 = `RANDOM;
        _RANDOM_807 = `RANDOM;
        _RANDOM_808 = `RANDOM;
        _RANDOM_809 = `RANDOM;
        _RANDOM_810 = `RANDOM;
        _RANDOM_811 = `RANDOM;
        _RANDOM_812 = `RANDOM;
        _RANDOM_813 = `RANDOM;
        _RANDOM_814 = `RANDOM;
        _RANDOM_815 = `RANDOM;
        _RANDOM_816 = `RANDOM;
        _RANDOM_817 = `RANDOM;
        _RANDOM_818 = `RANDOM;
        _RANDOM_819 = `RANDOM;
        _RANDOM_820 = `RANDOM;
        _RANDOM_821 = `RANDOM;
        _RANDOM_822 = `RANDOM;
        _RANDOM_823 = `RANDOM;
        _RANDOM_824 = `RANDOM;
        _RANDOM_825 = `RANDOM;
        _RANDOM_826 = `RANDOM;
        _RANDOM_827 = `RANDOM;
        _RANDOM_828 = `RANDOM;
        _RANDOM_829 = `RANDOM;
        _RANDOM_830 = `RANDOM;
        _RANDOM_831 = `RANDOM;
        _RANDOM_832 = `RANDOM;
        _RANDOM_833 = `RANDOM;
        _RANDOM_834 = `RANDOM;
        _RANDOM_835 = `RANDOM;
        _RANDOM_836 = `RANDOM;
        _RANDOM_837 = `RANDOM;
        _RANDOM_838 = `RANDOM;
        _RANDOM_839 = `RANDOM;
        _RANDOM_840 = `RANDOM;
        _RANDOM_841 = `RANDOM;
        _RANDOM_842 = `RANDOM;
        _RANDOM_843 = `RANDOM;
        _RANDOM_844 = `RANDOM;
        _RANDOM_845 = `RANDOM;
        _RANDOM_846 = `RANDOM;
        _RANDOM_847 = `RANDOM;
        _RANDOM_848 = `RANDOM;
        _RANDOM_849 = `RANDOM;
        _RANDOM_850 = `RANDOM;
        _RANDOM_851 = `RANDOM;
        _RANDOM_852 = `RANDOM;
        _RANDOM_853 = `RANDOM;
        _RANDOM_854 = `RANDOM;
        _RANDOM_855 = `RANDOM;
        _RANDOM_856 = `RANDOM;
        _RANDOM_857 = `RANDOM;
        _RANDOM_858 = `RANDOM;
        _RANDOM_859 = `RANDOM;
        _RANDOM_860 = `RANDOM;
        _RANDOM_861 = `RANDOM;
        _RANDOM_862 = `RANDOM;
        _RANDOM_863 = `RANDOM;
        _RANDOM_864 = `RANDOM;
        _RANDOM_865 = `RANDOM;
        _RANDOM_866 = `RANDOM;
        _RANDOM_867 = `RANDOM;
        _RANDOM_868 = `RANDOM;
        _RANDOM_869 = `RANDOM;
        _RANDOM_870 = `RANDOM;
        _RANDOM_871 = `RANDOM;
        _RANDOM_872 = `RANDOM;
        _RANDOM_873 = `RANDOM;
        _RANDOM_874 = `RANDOM;
        _RANDOM_875 = `RANDOM;
        _RANDOM_876 = `RANDOM;
        _RANDOM_877 = `RANDOM;
        _RANDOM_878 = `RANDOM;
        _RANDOM_879 = `RANDOM;
        _RANDOM_880 = `RANDOM;
        _RANDOM_881 = `RANDOM;
        _RANDOM_882 = `RANDOM;
        _RANDOM_883 = `RANDOM;
        _RANDOM_884 = `RANDOM;
        _RANDOM_885 = `RANDOM;
        _RANDOM_886 = `RANDOM;
        _RANDOM_887 = `RANDOM;
        _RANDOM_888 = `RANDOM;
        _RANDOM_889 = `RANDOM;
        _RANDOM_890 = `RANDOM;
        _RANDOM_891 = `RANDOM;
        _RANDOM_892 = `RANDOM;
        _RANDOM_893 = `RANDOM;
        _RANDOM_894 = `RANDOM;
        _RANDOM_895 = `RANDOM;
        _RANDOM_896 = `RANDOM;
        _RANDOM_897 = `RANDOM;
        _RANDOM_898 = `RANDOM;
        _RANDOM_899 = `RANDOM;
        _RANDOM_900 = `RANDOM;
        _RANDOM_901 = `RANDOM;
        _RANDOM_902 = `RANDOM;
        _RANDOM_903 = `RANDOM;
        _RANDOM_904 = `RANDOM;
        _RANDOM_905 = `RANDOM;
        _RANDOM_906 = `RANDOM;
        _RANDOM_907 = `RANDOM;
        _RANDOM_908 = `RANDOM;
        _RANDOM_909 = `RANDOM;
        _RANDOM_910 = `RANDOM;
        _RANDOM_911 = `RANDOM;
        _RANDOM_912 = `RANDOM;
        _RANDOM_913 = `RANDOM;
        _RANDOM_914 = `RANDOM;
        _RANDOM_915 = `RANDOM;
        _RANDOM_916 = `RANDOM;
        _RANDOM_917 = `RANDOM;
        _RANDOM_918 = `RANDOM;
        _RANDOM_919 = `RANDOM;
        _RANDOM_920 = `RANDOM;
        _RANDOM_921 = `RANDOM;
        _RANDOM_922 = `RANDOM;
        _RANDOM_923 = `RANDOM;
        _RANDOM_924 = `RANDOM;
        _RANDOM_925 = `RANDOM;
        _RANDOM_926 = `RANDOM;
        _RANDOM_927 = `RANDOM;
        _RANDOM_928 = `RANDOM;
        _RANDOM_929 = `RANDOM;
        _RANDOM_930 = `RANDOM;
        _RANDOM_931 = `RANDOM;
        _RANDOM_932 = `RANDOM;
        _RANDOM_933 = `RANDOM;
        _RANDOM_934 = `RANDOM;
        _RANDOM_935 = `RANDOM;
        _RANDOM_936 = `RANDOM;
        _RANDOM_937 = `RANDOM;
        _RANDOM_938 = `RANDOM;
        _RANDOM_939 = `RANDOM;
        _RANDOM_940 = `RANDOM;
        _RANDOM_941 = `RANDOM;
        _RANDOM_942 = `RANDOM;
        _RANDOM_943 = `RANDOM;
        _RANDOM_944 = `RANDOM;
        _RANDOM_945 = `RANDOM;
        _RANDOM_946 = `RANDOM;
        _RANDOM_947 = `RANDOM;
        _RANDOM_948 = `RANDOM;
        _RANDOM_949 = `RANDOM;
        _RANDOM_950 = `RANDOM;
        _RANDOM_951 = `RANDOM;
        _RANDOM_952 = `RANDOM;
        _RANDOM_953 = `RANDOM;
        _RANDOM_954 = `RANDOM;
        _RANDOM_955 = `RANDOM;
        _RANDOM_956 = `RANDOM;
        _RANDOM_957 = `RANDOM;
        _RANDOM_958 = `RANDOM;
        _RANDOM_959 = `RANDOM;
        _RANDOM_960 = `RANDOM;
        _RANDOM_961 = `RANDOM;
        _RANDOM_962 = `RANDOM;
        _RANDOM_963 = `RANDOM;
        _RANDOM_964 = `RANDOM;
        _RANDOM_965 = `RANDOM;
        _RANDOM_966 = `RANDOM;
        _RANDOM_967 = `RANDOM;
        _RANDOM_968 = `RANDOM;
        _RANDOM_969 = `RANDOM;
        _RANDOM_970 = `RANDOM;
        _RANDOM_971 = `RANDOM;
        _RANDOM_972 = `RANDOM;
        _RANDOM_973 = `RANDOM;
        _RANDOM_974 = `RANDOM;
        _RANDOM_975 = `RANDOM;
        _RANDOM_976 = `RANDOM;
        _RANDOM_977 = `RANDOM;
        _RANDOM_978 = `RANDOM;
        _RANDOM_979 = `RANDOM;
        _RANDOM_980 = `RANDOM;
        _RANDOM_981 = `RANDOM;
        _RANDOM_982 = `RANDOM;
        _RANDOM_983 = `RANDOM;
        _RANDOM_984 = `RANDOM;
        _RANDOM_985 = `RANDOM;
        _RANDOM_986 = `RANDOM;
        _RANDOM_987 = `RANDOM;
        _RANDOM_988 = `RANDOM;
        _RANDOM_989 = `RANDOM;
        _RANDOM_990 = `RANDOM;
        _RANDOM_991 = `RANDOM;
        _RANDOM_992 = `RANDOM;
        _RANDOM_993 = `RANDOM;
        _RANDOM_994 = `RANDOM;
        _RANDOM_995 = `RANDOM;
        _RANDOM_996 = `RANDOM;
        _RANDOM_997 = `RANDOM;
        _RANDOM_998 = `RANDOM;
        _RANDOM_999 = `RANDOM;
        _RANDOM_1000 = `RANDOM;
        _RANDOM_1001 = `RANDOM;
        _RANDOM_1002 = `RANDOM;
        _RANDOM_1003 = `RANDOM;
        _RANDOM_1004 = `RANDOM;
        _RANDOM_1005 = `RANDOM;
        _RANDOM_1006 = `RANDOM;
        _RANDOM_1007 = `RANDOM;
        _RANDOM_1008 = `RANDOM;
        _RANDOM_1009 = `RANDOM;
        _RANDOM_1010 = `RANDOM;
        _RANDOM_1011 = `RANDOM;
        _RANDOM_1012 = `RANDOM;
        _RANDOM_1013 = `RANDOM;
        _RANDOM_1014 = `RANDOM;
        _RANDOM_1015 = `RANDOM;
        _RANDOM_1016 = `RANDOM;
        _RANDOM_1017 = `RANDOM;
        _RANDOM_1018 = `RANDOM;
        _RANDOM_1019 = `RANDOM;
        ldq_0_valid = _RANDOM_0[0];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_uopc = _RANDOM_0[7:1];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_inst = {_RANDOM_0[31:8], _RANDOM_1[7:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_inst = {_RANDOM_1[31:8], _RANDOM_2[7:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_rvc = _RANDOM_2[8];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_pc = {_RANDOM_2[31:9], _RANDOM_3[16:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iq_type = _RANDOM_3[19:17];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_fu_code = _RANDOM_3[29:20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_br_type = {_RANDOM_3[31:30], _RANDOM_4[1:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_op1_sel = _RANDOM_4[3:2];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_op2_sel = _RANDOM_4[6:4];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_imm_sel = _RANDOM_4[9:7];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_op_fcn = _RANDOM_4[13:10];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_fcn_dw = _RANDOM_4[14];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_csr_cmd = _RANDOM_4[17:15];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_is_load = _RANDOM_4[18];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_is_sta = _RANDOM_4[19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ctrl_is_std = _RANDOM_4[20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iw_state = _RANDOM_4[22:21];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iw_p1_poisoned = _RANDOM_4[23];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_iw_p2_poisoned = _RANDOM_4[24];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_br = _RANDOM_4[25];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_jalr = _RANDOM_4[26];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_jal = _RANDOM_4[27];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_sfb = _RANDOM_4[28];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_br_mask = {_RANDOM_4[31:29], _RANDOM_5[12:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_br_tag = _RANDOM_5[16:13];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ftq_idx = _RANDOM_5[22:17];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_edge_inst = _RANDOM_5[23];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_pc_lob = _RANDOM_5[29:24];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_taken = _RANDOM_5[30];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_imm_packed = {_RANDOM_5[31], _RANDOM_6[18:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_csr_addr = _RANDOM_6[30:19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_rob_idx = {_RANDOM_6[31], _RANDOM_7[6:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldq_idx = _RANDOM_7[11:7];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_stq_idx = _RANDOM_7[16:12];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_rxq_idx = _RANDOM_7[18:17];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_pdst = _RANDOM_7[24:19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs1 = _RANDOM_7[30:25];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs2 = {_RANDOM_7[31], _RANDOM_8[4:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs3 = _RANDOM_8[10:5];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ppred = _RANDOM_8[16:11];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs1_busy = _RANDOM_8[17];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs2_busy = _RANDOM_8[18];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_prs3_busy = _RANDOM_8[19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ppred_busy = _RANDOM_8[20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_stale_pdst = _RANDOM_8[26:21];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_exception = _RANDOM_8[27];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_exc_cause = {_RANDOM_8[31:28], _RANDOM_9, _RANDOM_10[27:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_bypassable = _RANDOM_10[28];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_mem_cmd = {_RANDOM_10[31:29], _RANDOM_11[1:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_uop_mem_size = _RANDOM_11[3:2];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_mem_signed = _RANDOM_11[4];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_fence = _RANDOM_11[5];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_fencei = _RANDOM_11[6];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_amo = _RANDOM_11[7];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_uses_ldq = _RANDOM_11[8];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_uses_stq = _RANDOM_11[9];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_sys_pc2epc = _RANDOM_11[10];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_is_unique = _RANDOM_11[11];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_flush_on_commit = _RANDOM_11[12];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldst_is_rs1 = _RANDOM_11[13];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldst = _RANDOM_11[19:14];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs1 = _RANDOM_11[25:20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs2 = _RANDOM_11[31:26];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs3 = _RANDOM_12[5:0];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_ldst_val = _RANDOM_12[6];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_dst_rtype = _RANDOM_12[8:7];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs1_rtype = _RANDOM_12[10:9];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_lrs2_rtype = _RANDOM_12[12:11];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_frs3_en = _RANDOM_12[13];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_fp_val = _RANDOM_12[14];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_fp_single = _RANDOM_12[15];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_xcpt_pf_if = _RANDOM_12[16];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_xcpt_ae_if = _RANDOM_12[17];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_xcpt_ma_if = _RANDOM_12[18];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_bp_debug_if = _RANDOM_12[19];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_bp_xcpt_if = _RANDOM_12[20];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_fsrc = _RANDOM_12[22:21];	// @[lsu.scala:209:16]
        ldq_0_bits_uop_debug_tsrc = _RANDOM_12[24:23];	// @[lsu.scala:209:16]
        ldq_0_bits_addr_valid = _RANDOM_12[25];	// @[lsu.scala:209:16]
        ldq_0_bits_addr_bits = {_RANDOM_12[31:26], _RANDOM_13, _RANDOM_14[1:0]};	// @[lsu.scala:209:16]
        ldq_0_bits_addr_is_virtual = _RANDOM_14[2];	// @[lsu.scala:209:16]
        ldq_0_bits_addr_is_uncacheable = _RANDOM_14[3];	// @[lsu.scala:209:16]
        ldq_0_bits_executed = _RANDOM_14[4];	// @[lsu.scala:209:16]
        ldq_0_bits_succeeded = _RANDOM_14[5];	// @[lsu.scala:209:16]
        ldq_0_bits_order_fail = _RANDOM_14[6];	// @[lsu.scala:209:16]
        ldq_0_bits_observed = _RANDOM_14[7];	// @[lsu.scala:209:16]
        ldq_0_bits_st_dep_mask = _RANDOM_14[31:8];	// @[lsu.scala:209:16]
        ldq_0_bits_youngest_stq_idx = _RANDOM_15[4:0];	// @[lsu.scala:209:16]
        ldq_0_bits_forward_std_val = _RANDOM_15[5];	// @[lsu.scala:209:16]
        ldq_0_bits_forward_stq_idx = _RANDOM_15[10:6];	// @[lsu.scala:209:16]
        ldq_1_valid = _RANDOM_17[11];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_uopc = _RANDOM_17[18:12];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_inst = {_RANDOM_17[31:19], _RANDOM_18[18:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_inst = {_RANDOM_18[31:19], _RANDOM_19[18:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_rvc = _RANDOM_19[19];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_pc = {_RANDOM_19[31:20], _RANDOM_20[27:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iq_type = _RANDOM_20[30:28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_fu_code = {_RANDOM_20[31], _RANDOM_21[8:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_br_type = _RANDOM_21[12:9];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_op1_sel = _RANDOM_21[14:13];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_op2_sel = _RANDOM_21[17:15];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_imm_sel = _RANDOM_21[20:18];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_op_fcn = _RANDOM_21[24:21];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_fcn_dw = _RANDOM_21[25];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_csr_cmd = _RANDOM_21[28:26];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_is_load = _RANDOM_21[29];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_is_sta = _RANDOM_21[30];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ctrl_is_std = _RANDOM_21[31];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iw_state = _RANDOM_22[1:0];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iw_p1_poisoned = _RANDOM_22[2];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_iw_p2_poisoned = _RANDOM_22[3];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_br = _RANDOM_22[4];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_jalr = _RANDOM_22[5];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_jal = _RANDOM_22[6];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_sfb = _RANDOM_22[7];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_br_mask = _RANDOM_22[23:8];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_br_tag = _RANDOM_22[27:24];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ftq_idx = {_RANDOM_22[31:28], _RANDOM_23[1:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_edge_inst = _RANDOM_23[2];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_pc_lob = _RANDOM_23[8:3];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_taken = _RANDOM_23[9];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_imm_packed = _RANDOM_23[29:10];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_csr_addr = {_RANDOM_23[31:30], _RANDOM_24[9:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_rob_idx = _RANDOM_24[17:10];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldq_idx = _RANDOM_24[22:18];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_stq_idx = _RANDOM_24[27:23];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_rxq_idx = _RANDOM_24[29:28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_pdst = {_RANDOM_24[31:30], _RANDOM_25[3:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs1 = _RANDOM_25[9:4];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs2 = _RANDOM_25[15:10];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs3 = _RANDOM_25[21:16];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ppred = _RANDOM_25[27:22];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs1_busy = _RANDOM_25[28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs2_busy = _RANDOM_25[29];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_prs3_busy = _RANDOM_25[30];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ppred_busy = _RANDOM_25[31];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_stale_pdst = _RANDOM_26[5:0];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_exception = _RANDOM_26[6];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_exc_cause = {_RANDOM_26[31:7], _RANDOM_27, _RANDOM_28[6:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_bypassable = _RANDOM_28[7];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_mem_cmd = _RANDOM_28[12:8];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_mem_size = _RANDOM_28[14:13];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_mem_signed = _RANDOM_28[15];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_fence = _RANDOM_28[16];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_fencei = _RANDOM_28[17];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_amo = _RANDOM_28[18];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_uses_ldq = _RANDOM_28[19];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_uses_stq = _RANDOM_28[20];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_sys_pc2epc = _RANDOM_28[21];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_is_unique = _RANDOM_28[22];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_flush_on_commit = _RANDOM_28[23];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldst_is_rs1 = _RANDOM_28[24];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldst = _RANDOM_28[30:25];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs1 = {_RANDOM_28[31], _RANDOM_29[4:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs2 = _RANDOM_29[10:5];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs3 = _RANDOM_29[16:11];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_ldst_val = _RANDOM_29[17];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_dst_rtype = _RANDOM_29[19:18];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs1_rtype = _RANDOM_29[21:20];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_lrs2_rtype = _RANDOM_29[23:22];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_frs3_en = _RANDOM_29[24];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_fp_val = _RANDOM_29[25];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_fp_single = _RANDOM_29[26];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_xcpt_pf_if = _RANDOM_29[27];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_xcpt_ae_if = _RANDOM_29[28];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_xcpt_ma_if = _RANDOM_29[29];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_bp_debug_if = _RANDOM_29[30];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_bp_xcpt_if = _RANDOM_29[31];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_fsrc = _RANDOM_30[1:0];	// @[lsu.scala:209:16]
        ldq_1_bits_uop_debug_tsrc = _RANDOM_30[3:2];	// @[lsu.scala:209:16]
        ldq_1_bits_addr_valid = _RANDOM_30[4];	// @[lsu.scala:209:16]
        ldq_1_bits_addr_bits = {_RANDOM_30[31:5], _RANDOM_31[12:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_addr_is_virtual = _RANDOM_31[13];	// @[lsu.scala:209:16]
        ldq_1_bits_addr_is_uncacheable = _RANDOM_31[14];	// @[lsu.scala:209:16]
        ldq_1_bits_executed = _RANDOM_31[15];	// @[lsu.scala:209:16]
        ldq_1_bits_succeeded = _RANDOM_31[16];	// @[lsu.scala:209:16]
        ldq_1_bits_order_fail = _RANDOM_31[17];	// @[lsu.scala:209:16]
        ldq_1_bits_observed = _RANDOM_31[18];	// @[lsu.scala:209:16]
        ldq_1_bits_st_dep_mask = {_RANDOM_31[31:19], _RANDOM_32[10:0]};	// @[lsu.scala:209:16]
        ldq_1_bits_youngest_stq_idx = _RANDOM_32[15:11];	// @[lsu.scala:209:16]
        ldq_1_bits_forward_std_val = _RANDOM_32[16];	// @[lsu.scala:209:16]
        ldq_1_bits_forward_stq_idx = _RANDOM_32[21:17];	// @[lsu.scala:209:16]
        ldq_2_valid = _RANDOM_34[22];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_uopc = _RANDOM_34[29:23];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_inst = {_RANDOM_34[31:30], _RANDOM_35[29:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_inst = {_RANDOM_35[31:30], _RANDOM_36[29:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_rvc = _RANDOM_36[30];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_pc = {_RANDOM_36[31], _RANDOM_37, _RANDOM_38[6:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iq_type = _RANDOM_38[9:7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_fu_code = _RANDOM_38[19:10];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_br_type = _RANDOM_38[23:20];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_op1_sel = _RANDOM_38[25:24];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_op2_sel = _RANDOM_38[28:26];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_imm_sel = _RANDOM_38[31:29];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_op_fcn = _RANDOM_39[3:0];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_fcn_dw = _RANDOM_39[4];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_csr_cmd = _RANDOM_39[7:5];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_is_load = _RANDOM_39[8];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_is_sta = _RANDOM_39[9];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ctrl_is_std = _RANDOM_39[10];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iw_state = _RANDOM_39[12:11];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iw_p1_poisoned = _RANDOM_39[13];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_iw_p2_poisoned = _RANDOM_39[14];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_br = _RANDOM_39[15];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_jalr = _RANDOM_39[16];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_jal = _RANDOM_39[17];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_sfb = _RANDOM_39[18];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_br_mask = {_RANDOM_39[31:19], _RANDOM_40[2:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_br_tag = _RANDOM_40[6:3];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ftq_idx = _RANDOM_40[12:7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_edge_inst = _RANDOM_40[13];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_pc_lob = _RANDOM_40[19:14];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_taken = _RANDOM_40[20];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_imm_packed = {_RANDOM_40[31:21], _RANDOM_41[8:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_csr_addr = _RANDOM_41[20:9];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_rob_idx = _RANDOM_41[28:21];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldq_idx = {_RANDOM_41[31:29], _RANDOM_42[1:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_stq_idx = _RANDOM_42[6:2];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_rxq_idx = _RANDOM_42[8:7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_pdst = _RANDOM_42[14:9];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs1 = _RANDOM_42[20:15];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs2 = _RANDOM_42[26:21];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs3 = {_RANDOM_42[31:27], _RANDOM_43[0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ppred = _RANDOM_43[6:1];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs1_busy = _RANDOM_43[7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs2_busy = _RANDOM_43[8];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_prs3_busy = _RANDOM_43[9];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ppred_busy = _RANDOM_43[10];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_stale_pdst = _RANDOM_43[16:11];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_exception = _RANDOM_43[17];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_exc_cause = {_RANDOM_43[31:18], _RANDOM_44, _RANDOM_45[17:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_bypassable = _RANDOM_45[18];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_mem_cmd = _RANDOM_45[23:19];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_mem_size = _RANDOM_45[25:24];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_mem_signed = _RANDOM_45[26];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_fence = _RANDOM_45[27];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_fencei = _RANDOM_45[28];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_amo = _RANDOM_45[29];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_uses_ldq = _RANDOM_45[30];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_uses_stq = _RANDOM_45[31];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_sys_pc2epc = _RANDOM_46[0];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_is_unique = _RANDOM_46[1];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_flush_on_commit = _RANDOM_46[2];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldst_is_rs1 = _RANDOM_46[3];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldst = _RANDOM_46[9:4];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs1 = _RANDOM_46[15:10];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs2 = _RANDOM_46[21:16];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs3 = _RANDOM_46[27:22];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_ldst_val = _RANDOM_46[28];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_dst_rtype = _RANDOM_46[30:29];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs1_rtype = {_RANDOM_46[31], _RANDOM_47[0]};	// @[lsu.scala:209:16]
        ldq_2_bits_uop_lrs2_rtype = _RANDOM_47[2:1];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_frs3_en = _RANDOM_47[3];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_fp_val = _RANDOM_47[4];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_fp_single = _RANDOM_47[5];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_xcpt_pf_if = _RANDOM_47[6];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_xcpt_ae_if = _RANDOM_47[7];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_xcpt_ma_if = _RANDOM_47[8];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_bp_debug_if = _RANDOM_47[9];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_bp_xcpt_if = _RANDOM_47[10];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_fsrc = _RANDOM_47[12:11];	// @[lsu.scala:209:16]
        ldq_2_bits_uop_debug_tsrc = _RANDOM_47[14:13];	// @[lsu.scala:209:16]
        ldq_2_bits_addr_valid = _RANDOM_47[15];	// @[lsu.scala:209:16]
        ldq_2_bits_addr_bits = {_RANDOM_47[31:16], _RANDOM_48[23:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_addr_is_virtual = _RANDOM_48[24];	// @[lsu.scala:209:16]
        ldq_2_bits_addr_is_uncacheable = _RANDOM_48[25];	// @[lsu.scala:209:16]
        ldq_2_bits_executed = _RANDOM_48[26];	// @[lsu.scala:209:16]
        ldq_2_bits_succeeded = _RANDOM_48[27];	// @[lsu.scala:209:16]
        ldq_2_bits_order_fail = _RANDOM_48[28];	// @[lsu.scala:209:16]
        ldq_2_bits_observed = _RANDOM_48[29];	// @[lsu.scala:209:16]
        ldq_2_bits_st_dep_mask = {_RANDOM_48[31:30], _RANDOM_49[21:0]};	// @[lsu.scala:209:16]
        ldq_2_bits_youngest_stq_idx = _RANDOM_49[26:22];	// @[lsu.scala:209:16]
        ldq_2_bits_forward_std_val = _RANDOM_49[27];	// @[lsu.scala:209:16]
        ldq_2_bits_forward_stq_idx = {_RANDOM_49[31:28], _RANDOM_50[0]};	// @[lsu.scala:209:16]
        ldq_3_valid = _RANDOM_52[1];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_uopc = _RANDOM_52[8:2];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_inst = {_RANDOM_52[31:9], _RANDOM_53[8:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_inst = {_RANDOM_53[31:9], _RANDOM_54[8:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_rvc = _RANDOM_54[9];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_pc = {_RANDOM_54[31:10], _RANDOM_55[17:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iq_type = _RANDOM_55[20:18];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_fu_code = _RANDOM_55[30:21];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_br_type = {_RANDOM_55[31], _RANDOM_56[2:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_op1_sel = _RANDOM_56[4:3];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_op2_sel = _RANDOM_56[7:5];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_imm_sel = _RANDOM_56[10:8];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_op_fcn = _RANDOM_56[14:11];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_fcn_dw = _RANDOM_56[15];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_csr_cmd = _RANDOM_56[18:16];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_is_load = _RANDOM_56[19];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_is_sta = _RANDOM_56[20];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ctrl_is_std = _RANDOM_56[21];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iw_state = _RANDOM_56[23:22];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iw_p1_poisoned = _RANDOM_56[24];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_iw_p2_poisoned = _RANDOM_56[25];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_br = _RANDOM_56[26];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_jalr = _RANDOM_56[27];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_jal = _RANDOM_56[28];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_sfb = _RANDOM_56[29];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_br_mask = {_RANDOM_56[31:30], _RANDOM_57[13:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_br_tag = _RANDOM_57[17:14];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ftq_idx = _RANDOM_57[23:18];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_edge_inst = _RANDOM_57[24];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_pc_lob = _RANDOM_57[30:25];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_taken = _RANDOM_57[31];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_imm_packed = _RANDOM_58[19:0];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_csr_addr = _RANDOM_58[31:20];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_rob_idx = _RANDOM_59[7:0];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldq_idx = _RANDOM_59[12:8];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_stq_idx = _RANDOM_59[17:13];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_rxq_idx = _RANDOM_59[19:18];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_pdst = _RANDOM_59[25:20];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs1 = _RANDOM_59[31:26];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs2 = _RANDOM_60[5:0];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs3 = _RANDOM_60[11:6];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ppred = _RANDOM_60[17:12];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs1_busy = _RANDOM_60[18];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs2_busy = _RANDOM_60[19];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_prs3_busy = _RANDOM_60[20];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ppred_busy = _RANDOM_60[21];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_stale_pdst = _RANDOM_60[27:22];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_exception = _RANDOM_60[28];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_exc_cause = {_RANDOM_60[31:29], _RANDOM_61, _RANDOM_62[28:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_bypassable = _RANDOM_62[29];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_mem_cmd = {_RANDOM_62[31:30], _RANDOM_63[2:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_mem_size = _RANDOM_63[4:3];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_mem_signed = _RANDOM_63[5];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_fence = _RANDOM_63[6];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_fencei = _RANDOM_63[7];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_amo = _RANDOM_63[8];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_uses_ldq = _RANDOM_63[9];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_uses_stq = _RANDOM_63[10];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_sys_pc2epc = _RANDOM_63[11];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_is_unique = _RANDOM_63[12];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_flush_on_commit = _RANDOM_63[13];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldst_is_rs1 = _RANDOM_63[14];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldst = _RANDOM_63[20:15];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs1 = _RANDOM_63[26:21];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs2 = {_RANDOM_63[31:27], _RANDOM_64[0]};	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs3 = _RANDOM_64[6:1];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_ldst_val = _RANDOM_64[7];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_dst_rtype = _RANDOM_64[9:8];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs1_rtype = _RANDOM_64[11:10];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_lrs2_rtype = _RANDOM_64[13:12];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_frs3_en = _RANDOM_64[14];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_fp_val = _RANDOM_64[15];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_fp_single = _RANDOM_64[16];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_xcpt_pf_if = _RANDOM_64[17];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_xcpt_ae_if = _RANDOM_64[18];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_xcpt_ma_if = _RANDOM_64[19];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_bp_debug_if = _RANDOM_64[20];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_bp_xcpt_if = _RANDOM_64[21];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_fsrc = _RANDOM_64[23:22];	// @[lsu.scala:209:16]
        ldq_3_bits_uop_debug_tsrc = _RANDOM_64[25:24];	// @[lsu.scala:209:16]
        ldq_3_bits_addr_valid = _RANDOM_64[26];	// @[lsu.scala:209:16]
        ldq_3_bits_addr_bits = {_RANDOM_64[31:27], _RANDOM_65, _RANDOM_66[2:0]};	// @[lsu.scala:209:16]
        ldq_3_bits_addr_is_virtual = _RANDOM_66[3];	// @[lsu.scala:209:16]
        ldq_3_bits_addr_is_uncacheable = _RANDOM_66[4];	// @[lsu.scala:209:16]
        ldq_3_bits_executed = _RANDOM_66[5];	// @[lsu.scala:209:16]
        ldq_3_bits_succeeded = _RANDOM_66[6];	// @[lsu.scala:209:16]
        ldq_3_bits_order_fail = _RANDOM_66[7];	// @[lsu.scala:209:16]
        ldq_3_bits_observed = _RANDOM_66[8];	// @[lsu.scala:209:16]
        ldq_3_bits_st_dep_mask = {_RANDOM_66[31:9], _RANDOM_67[0]};	// @[lsu.scala:209:16]
        ldq_3_bits_youngest_stq_idx = _RANDOM_67[5:1];	// @[lsu.scala:209:16]
        ldq_3_bits_forward_std_val = _RANDOM_67[6];	// @[lsu.scala:209:16]
        ldq_3_bits_forward_stq_idx = _RANDOM_67[11:7];	// @[lsu.scala:209:16]
        ldq_4_valid = _RANDOM_69[12];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_uopc = _RANDOM_69[19:13];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_inst = {_RANDOM_69[31:20], _RANDOM_70[19:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_inst = {_RANDOM_70[31:20], _RANDOM_71[19:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_rvc = _RANDOM_71[20];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_pc = {_RANDOM_71[31:21], _RANDOM_72[28:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iq_type = _RANDOM_72[31:29];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_fu_code = _RANDOM_73[9:0];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_br_type = _RANDOM_73[13:10];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_op1_sel = _RANDOM_73[15:14];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_op2_sel = _RANDOM_73[18:16];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_imm_sel = _RANDOM_73[21:19];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_op_fcn = _RANDOM_73[25:22];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_fcn_dw = _RANDOM_73[26];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_csr_cmd = _RANDOM_73[29:27];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_is_load = _RANDOM_73[30];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_is_sta = _RANDOM_73[31];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ctrl_is_std = _RANDOM_74[0];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iw_state = _RANDOM_74[2:1];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iw_p1_poisoned = _RANDOM_74[3];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_iw_p2_poisoned = _RANDOM_74[4];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_br = _RANDOM_74[5];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_jalr = _RANDOM_74[6];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_jal = _RANDOM_74[7];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_sfb = _RANDOM_74[8];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_br_mask = _RANDOM_74[24:9];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_br_tag = _RANDOM_74[28:25];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ftq_idx = {_RANDOM_74[31:29], _RANDOM_75[2:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_edge_inst = _RANDOM_75[3];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_pc_lob = _RANDOM_75[9:4];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_taken = _RANDOM_75[10];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_imm_packed = _RANDOM_75[30:11];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_csr_addr = {_RANDOM_75[31], _RANDOM_76[10:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_rob_idx = _RANDOM_76[18:11];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldq_idx = _RANDOM_76[23:19];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_stq_idx = _RANDOM_76[28:24];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_rxq_idx = _RANDOM_76[30:29];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_pdst = {_RANDOM_76[31], _RANDOM_77[4:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs1 = _RANDOM_77[10:5];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs2 = _RANDOM_77[16:11];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs3 = _RANDOM_77[22:17];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ppred = _RANDOM_77[28:23];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs1_busy = _RANDOM_77[29];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs2_busy = _RANDOM_77[30];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_prs3_busy = _RANDOM_77[31];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ppred_busy = _RANDOM_78[0];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_stale_pdst = _RANDOM_78[6:1];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_exception = _RANDOM_78[7];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_exc_cause = {_RANDOM_78[31:8], _RANDOM_79, _RANDOM_80[7:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_uop_bypassable = _RANDOM_80[8];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_mem_cmd = _RANDOM_80[13:9];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_mem_size = _RANDOM_80[15:14];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_mem_signed = _RANDOM_80[16];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_fence = _RANDOM_80[17];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_fencei = _RANDOM_80[18];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_amo = _RANDOM_80[19];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_uses_ldq = _RANDOM_80[20];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_uses_stq = _RANDOM_80[21];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_sys_pc2epc = _RANDOM_80[22];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_is_unique = _RANDOM_80[23];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_flush_on_commit = _RANDOM_80[24];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldst_is_rs1 = _RANDOM_80[25];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldst = _RANDOM_80[31:26];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs1 = _RANDOM_81[5:0];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs2 = _RANDOM_81[11:6];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs3 = _RANDOM_81[17:12];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_ldst_val = _RANDOM_81[18];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_dst_rtype = _RANDOM_81[20:19];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs1_rtype = _RANDOM_81[22:21];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_lrs2_rtype = _RANDOM_81[24:23];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_frs3_en = _RANDOM_81[25];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_fp_val = _RANDOM_81[26];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_fp_single = _RANDOM_81[27];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_xcpt_pf_if = _RANDOM_81[28];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_xcpt_ae_if = _RANDOM_81[29];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_xcpt_ma_if = _RANDOM_81[30];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_bp_debug_if = _RANDOM_81[31];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_bp_xcpt_if = _RANDOM_82[0];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_fsrc = _RANDOM_82[2:1];	// @[lsu.scala:209:16]
        ldq_4_bits_uop_debug_tsrc = _RANDOM_82[4:3];	// @[lsu.scala:209:16]
        ldq_4_bits_addr_valid = _RANDOM_82[5];	// @[lsu.scala:209:16]
        ldq_4_bits_addr_bits = {_RANDOM_82[31:6], _RANDOM_83[13:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_addr_is_virtual = _RANDOM_83[14];	// @[lsu.scala:209:16]
        ldq_4_bits_addr_is_uncacheable = _RANDOM_83[15];	// @[lsu.scala:209:16]
        ldq_4_bits_executed = _RANDOM_83[16];	// @[lsu.scala:209:16]
        ldq_4_bits_succeeded = _RANDOM_83[17];	// @[lsu.scala:209:16]
        ldq_4_bits_order_fail = _RANDOM_83[18];	// @[lsu.scala:209:16]
        ldq_4_bits_observed = _RANDOM_83[19];	// @[lsu.scala:209:16]
        ldq_4_bits_st_dep_mask = {_RANDOM_83[31:20], _RANDOM_84[11:0]};	// @[lsu.scala:209:16]
        ldq_4_bits_youngest_stq_idx = _RANDOM_84[16:12];	// @[lsu.scala:209:16]
        ldq_4_bits_forward_std_val = _RANDOM_84[17];	// @[lsu.scala:209:16]
        ldq_4_bits_forward_stq_idx = _RANDOM_84[22:18];	// @[lsu.scala:209:16]
        ldq_5_valid = _RANDOM_86[23];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_uopc = _RANDOM_86[30:24];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_inst = {_RANDOM_86[31], _RANDOM_87[30:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_inst = {_RANDOM_87[31], _RANDOM_88[30:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_rvc = _RANDOM_88[31];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_pc = {_RANDOM_89, _RANDOM_90[7:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iq_type = _RANDOM_90[10:8];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_fu_code = _RANDOM_90[20:11];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_br_type = _RANDOM_90[24:21];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_op1_sel = _RANDOM_90[26:25];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_op2_sel = _RANDOM_90[29:27];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_imm_sel = {_RANDOM_90[31:30], _RANDOM_91[0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_op_fcn = _RANDOM_91[4:1];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_fcn_dw = _RANDOM_91[5];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_csr_cmd = _RANDOM_91[8:6];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_is_load = _RANDOM_91[9];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_is_sta = _RANDOM_91[10];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ctrl_is_std = _RANDOM_91[11];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iw_state = _RANDOM_91[13:12];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iw_p1_poisoned = _RANDOM_91[14];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_iw_p2_poisoned = _RANDOM_91[15];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_br = _RANDOM_91[16];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_jalr = _RANDOM_91[17];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_jal = _RANDOM_91[18];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_sfb = _RANDOM_91[19];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_br_mask = {_RANDOM_91[31:20], _RANDOM_92[3:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_br_tag = _RANDOM_92[7:4];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ftq_idx = _RANDOM_92[13:8];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_edge_inst = _RANDOM_92[14];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_pc_lob = _RANDOM_92[20:15];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_taken = _RANDOM_92[21];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_imm_packed = {_RANDOM_92[31:22], _RANDOM_93[9:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_csr_addr = _RANDOM_93[21:10];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_rob_idx = _RANDOM_93[29:22];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldq_idx = {_RANDOM_93[31:30], _RANDOM_94[2:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_stq_idx = _RANDOM_94[7:3];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_rxq_idx = _RANDOM_94[9:8];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_pdst = _RANDOM_94[15:10];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs1 = _RANDOM_94[21:16];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs2 = _RANDOM_94[27:22];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs3 = {_RANDOM_94[31:28], _RANDOM_95[1:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ppred = _RANDOM_95[7:2];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs1_busy = _RANDOM_95[8];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs2_busy = _RANDOM_95[9];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_prs3_busy = _RANDOM_95[10];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ppred_busy = _RANDOM_95[11];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_stale_pdst = _RANDOM_95[17:12];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_exception = _RANDOM_95[18];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_exc_cause = {_RANDOM_95[31:19], _RANDOM_96, _RANDOM_97[18:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_uop_bypassable = _RANDOM_97[19];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_mem_cmd = _RANDOM_97[24:20];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_mem_size = _RANDOM_97[26:25];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_mem_signed = _RANDOM_97[27];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_fence = _RANDOM_97[28];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_fencei = _RANDOM_97[29];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_amo = _RANDOM_97[30];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_uses_ldq = _RANDOM_97[31];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_uses_stq = _RANDOM_98[0];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_sys_pc2epc = _RANDOM_98[1];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_is_unique = _RANDOM_98[2];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_flush_on_commit = _RANDOM_98[3];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldst_is_rs1 = _RANDOM_98[4];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldst = _RANDOM_98[10:5];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs1 = _RANDOM_98[16:11];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs2 = _RANDOM_98[22:17];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs3 = _RANDOM_98[28:23];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_ldst_val = _RANDOM_98[29];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_dst_rtype = _RANDOM_98[31:30];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs1_rtype = _RANDOM_99[1:0];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_lrs2_rtype = _RANDOM_99[3:2];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_frs3_en = _RANDOM_99[4];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_fp_val = _RANDOM_99[5];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_fp_single = _RANDOM_99[6];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_xcpt_pf_if = _RANDOM_99[7];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_xcpt_ae_if = _RANDOM_99[8];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_xcpt_ma_if = _RANDOM_99[9];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_bp_debug_if = _RANDOM_99[10];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_bp_xcpt_if = _RANDOM_99[11];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_fsrc = _RANDOM_99[13:12];	// @[lsu.scala:209:16]
        ldq_5_bits_uop_debug_tsrc = _RANDOM_99[15:14];	// @[lsu.scala:209:16]
        ldq_5_bits_addr_valid = _RANDOM_99[16];	// @[lsu.scala:209:16]
        ldq_5_bits_addr_bits = {_RANDOM_99[31:17], _RANDOM_100[24:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_addr_is_virtual = _RANDOM_100[25];	// @[lsu.scala:209:16]
        ldq_5_bits_addr_is_uncacheable = _RANDOM_100[26];	// @[lsu.scala:209:16]
        ldq_5_bits_executed = _RANDOM_100[27];	// @[lsu.scala:209:16]
        ldq_5_bits_succeeded = _RANDOM_100[28];	// @[lsu.scala:209:16]
        ldq_5_bits_order_fail = _RANDOM_100[29];	// @[lsu.scala:209:16]
        ldq_5_bits_observed = _RANDOM_100[30];	// @[lsu.scala:209:16]
        ldq_5_bits_st_dep_mask = {_RANDOM_100[31], _RANDOM_101[22:0]};	// @[lsu.scala:209:16]
        ldq_5_bits_youngest_stq_idx = _RANDOM_101[27:23];	// @[lsu.scala:209:16]
        ldq_5_bits_forward_std_val = _RANDOM_101[28];	// @[lsu.scala:209:16]
        ldq_5_bits_forward_stq_idx = {_RANDOM_101[31:29], _RANDOM_102[1:0]};	// @[lsu.scala:209:16]
        ldq_6_valid = _RANDOM_104[2];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_uopc = _RANDOM_104[9:3];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_inst = {_RANDOM_104[31:10], _RANDOM_105[9:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_inst = {_RANDOM_105[31:10], _RANDOM_106[9:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_rvc = _RANDOM_106[10];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_pc = {_RANDOM_106[31:11], _RANDOM_107[18:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iq_type = _RANDOM_107[21:19];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_fu_code = _RANDOM_107[31:22];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_br_type = _RANDOM_108[3:0];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_op1_sel = _RANDOM_108[5:4];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_op2_sel = _RANDOM_108[8:6];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_imm_sel = _RANDOM_108[11:9];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_op_fcn = _RANDOM_108[15:12];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_fcn_dw = _RANDOM_108[16];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_csr_cmd = _RANDOM_108[19:17];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_is_load = _RANDOM_108[20];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_is_sta = _RANDOM_108[21];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ctrl_is_std = _RANDOM_108[22];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iw_state = _RANDOM_108[24:23];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iw_p1_poisoned = _RANDOM_108[25];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_iw_p2_poisoned = _RANDOM_108[26];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_br = _RANDOM_108[27];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_jalr = _RANDOM_108[28];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_jal = _RANDOM_108[29];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_sfb = _RANDOM_108[30];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_br_mask = {_RANDOM_108[31], _RANDOM_109[14:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_br_tag = _RANDOM_109[18:15];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ftq_idx = _RANDOM_109[24:19];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_edge_inst = _RANDOM_109[25];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_pc_lob = _RANDOM_109[31:26];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_taken = _RANDOM_110[0];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_imm_packed = _RANDOM_110[20:1];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_csr_addr = {_RANDOM_110[31:21], _RANDOM_111[0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_rob_idx = _RANDOM_111[8:1];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldq_idx = _RANDOM_111[13:9];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_stq_idx = _RANDOM_111[18:14];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_rxq_idx = _RANDOM_111[20:19];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_pdst = _RANDOM_111[26:21];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs1 = {_RANDOM_111[31:27], _RANDOM_112[0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs2 = _RANDOM_112[6:1];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs3 = _RANDOM_112[12:7];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ppred = _RANDOM_112[18:13];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs1_busy = _RANDOM_112[19];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs2_busy = _RANDOM_112[20];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_prs3_busy = _RANDOM_112[21];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ppred_busy = _RANDOM_112[22];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_stale_pdst = _RANDOM_112[28:23];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_exception = _RANDOM_112[29];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_exc_cause = {_RANDOM_112[31:30], _RANDOM_113, _RANDOM_114[29:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_bypassable = _RANDOM_114[30];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_mem_cmd = {_RANDOM_114[31], _RANDOM_115[3:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_mem_size = _RANDOM_115[5:4];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_mem_signed = _RANDOM_115[6];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_fence = _RANDOM_115[7];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_fencei = _RANDOM_115[8];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_amo = _RANDOM_115[9];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_uses_ldq = _RANDOM_115[10];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_uses_stq = _RANDOM_115[11];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_sys_pc2epc = _RANDOM_115[12];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_is_unique = _RANDOM_115[13];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_flush_on_commit = _RANDOM_115[14];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldst_is_rs1 = _RANDOM_115[15];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldst = _RANDOM_115[21:16];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs1 = _RANDOM_115[27:22];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs2 = {_RANDOM_115[31:28], _RANDOM_116[1:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs3 = _RANDOM_116[7:2];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_ldst_val = _RANDOM_116[8];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_dst_rtype = _RANDOM_116[10:9];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs1_rtype = _RANDOM_116[12:11];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_lrs2_rtype = _RANDOM_116[14:13];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_frs3_en = _RANDOM_116[15];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_fp_val = _RANDOM_116[16];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_fp_single = _RANDOM_116[17];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_xcpt_pf_if = _RANDOM_116[18];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_xcpt_ae_if = _RANDOM_116[19];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_xcpt_ma_if = _RANDOM_116[20];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_bp_debug_if = _RANDOM_116[21];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_bp_xcpt_if = _RANDOM_116[22];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_fsrc = _RANDOM_116[24:23];	// @[lsu.scala:209:16]
        ldq_6_bits_uop_debug_tsrc = _RANDOM_116[26:25];	// @[lsu.scala:209:16]
        ldq_6_bits_addr_valid = _RANDOM_116[27];	// @[lsu.scala:209:16]
        ldq_6_bits_addr_bits = {_RANDOM_116[31:28], _RANDOM_117, _RANDOM_118[3:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_addr_is_virtual = _RANDOM_118[4];	// @[lsu.scala:209:16]
        ldq_6_bits_addr_is_uncacheable = _RANDOM_118[5];	// @[lsu.scala:209:16]
        ldq_6_bits_executed = _RANDOM_118[6];	// @[lsu.scala:209:16]
        ldq_6_bits_succeeded = _RANDOM_118[7];	// @[lsu.scala:209:16]
        ldq_6_bits_order_fail = _RANDOM_118[8];	// @[lsu.scala:209:16]
        ldq_6_bits_observed = _RANDOM_118[9];	// @[lsu.scala:209:16]
        ldq_6_bits_st_dep_mask = {_RANDOM_118[31:10], _RANDOM_119[1:0]};	// @[lsu.scala:209:16]
        ldq_6_bits_youngest_stq_idx = _RANDOM_119[6:2];	// @[lsu.scala:209:16]
        ldq_6_bits_forward_std_val = _RANDOM_119[7];	// @[lsu.scala:209:16]
        ldq_6_bits_forward_stq_idx = _RANDOM_119[12:8];	// @[lsu.scala:209:16]
        ldq_7_valid = _RANDOM_121[13];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_uopc = _RANDOM_121[20:14];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_inst = {_RANDOM_121[31:21], _RANDOM_122[20:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_inst = {_RANDOM_122[31:21], _RANDOM_123[20:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_rvc = _RANDOM_123[21];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_pc = {_RANDOM_123[31:22], _RANDOM_124[29:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iq_type = {_RANDOM_124[31:30], _RANDOM_125[0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_fu_code = _RANDOM_125[10:1];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_br_type = _RANDOM_125[14:11];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_op1_sel = _RANDOM_125[16:15];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_op2_sel = _RANDOM_125[19:17];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_imm_sel = _RANDOM_125[22:20];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_op_fcn = _RANDOM_125[26:23];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_fcn_dw = _RANDOM_125[27];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_csr_cmd = _RANDOM_125[30:28];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_is_load = _RANDOM_125[31];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_is_sta = _RANDOM_126[0];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ctrl_is_std = _RANDOM_126[1];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iw_state = _RANDOM_126[3:2];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iw_p1_poisoned = _RANDOM_126[4];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_iw_p2_poisoned = _RANDOM_126[5];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_br = _RANDOM_126[6];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_jalr = _RANDOM_126[7];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_jal = _RANDOM_126[8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_sfb = _RANDOM_126[9];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_br_mask = _RANDOM_126[25:10];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_br_tag = _RANDOM_126[29:26];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ftq_idx = {_RANDOM_126[31:30], _RANDOM_127[3:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_edge_inst = _RANDOM_127[4];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_pc_lob = _RANDOM_127[10:5];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_taken = _RANDOM_127[11];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_imm_packed = _RANDOM_127[31:12];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_csr_addr = _RANDOM_128[11:0];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_rob_idx = _RANDOM_128[19:12];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldq_idx = _RANDOM_128[24:20];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_stq_idx = _RANDOM_128[29:25];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_rxq_idx = _RANDOM_128[31:30];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_pdst = _RANDOM_129[5:0];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs1 = _RANDOM_129[11:6];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs2 = _RANDOM_129[17:12];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs3 = _RANDOM_129[23:18];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ppred = _RANDOM_129[29:24];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs1_busy = _RANDOM_129[30];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs2_busy = _RANDOM_129[31];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_prs3_busy = _RANDOM_130[0];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ppred_busy = _RANDOM_130[1];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_stale_pdst = _RANDOM_130[7:2];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_exception = _RANDOM_130[8];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_exc_cause = {_RANDOM_130[31:9], _RANDOM_131, _RANDOM_132[8:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_bypassable = _RANDOM_132[9];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_mem_cmd = _RANDOM_132[14:10];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_mem_size = _RANDOM_132[16:15];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_mem_signed = _RANDOM_132[17];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_fence = _RANDOM_132[18];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_fencei = _RANDOM_132[19];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_amo = _RANDOM_132[20];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_uses_ldq = _RANDOM_132[21];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_uses_stq = _RANDOM_132[22];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_sys_pc2epc = _RANDOM_132[23];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_is_unique = _RANDOM_132[24];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_flush_on_commit = _RANDOM_132[25];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldst_is_rs1 = _RANDOM_132[26];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldst = {_RANDOM_132[31:27], _RANDOM_133[0]};	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs1 = _RANDOM_133[6:1];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs2 = _RANDOM_133[12:7];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs3 = _RANDOM_133[18:13];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_ldst_val = _RANDOM_133[19];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_dst_rtype = _RANDOM_133[21:20];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs1_rtype = _RANDOM_133[23:22];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_lrs2_rtype = _RANDOM_133[25:24];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_frs3_en = _RANDOM_133[26];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_fp_val = _RANDOM_133[27];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_fp_single = _RANDOM_133[28];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_xcpt_pf_if = _RANDOM_133[29];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_xcpt_ae_if = _RANDOM_133[30];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_xcpt_ma_if = _RANDOM_133[31];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_bp_debug_if = _RANDOM_134[0];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_bp_xcpt_if = _RANDOM_134[1];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_fsrc = _RANDOM_134[3:2];	// @[lsu.scala:209:16]
        ldq_7_bits_uop_debug_tsrc = _RANDOM_134[5:4];	// @[lsu.scala:209:16]
        ldq_7_bits_addr_valid = _RANDOM_134[6];	// @[lsu.scala:209:16]
        ldq_7_bits_addr_bits = {_RANDOM_134[31:7], _RANDOM_135[14:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_addr_is_virtual = _RANDOM_135[15];	// @[lsu.scala:209:16]
        ldq_7_bits_addr_is_uncacheable = _RANDOM_135[16];	// @[lsu.scala:209:16]
        ldq_7_bits_executed = _RANDOM_135[17];	// @[lsu.scala:209:16]
        ldq_7_bits_succeeded = _RANDOM_135[18];	// @[lsu.scala:209:16]
        ldq_7_bits_order_fail = _RANDOM_135[19];	// @[lsu.scala:209:16]
        ldq_7_bits_observed = _RANDOM_135[20];	// @[lsu.scala:209:16]
        ldq_7_bits_st_dep_mask = {_RANDOM_135[31:21], _RANDOM_136[12:0]};	// @[lsu.scala:209:16]
        ldq_7_bits_youngest_stq_idx = _RANDOM_136[17:13];	// @[lsu.scala:209:16]
        ldq_7_bits_forward_std_val = _RANDOM_136[18];	// @[lsu.scala:209:16]
        ldq_7_bits_forward_stq_idx = _RANDOM_136[23:19];	// @[lsu.scala:209:16]
        ldq_8_valid = _RANDOM_138[24];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_uopc = _RANDOM_138[31:25];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_inst = _RANDOM_139;	// @[lsu.scala:209:16]
        ldq_8_bits_uop_debug_inst = _RANDOM_140;	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_rvc = _RANDOM_141[0];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_debug_pc = {_RANDOM_141[31:1], _RANDOM_142[8:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_iq_type = _RANDOM_142[11:9];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_fu_code = _RANDOM_142[21:12];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_br_type = _RANDOM_142[25:22];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_op1_sel = _RANDOM_142[27:26];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_op2_sel = _RANDOM_142[30:28];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_imm_sel = {_RANDOM_142[31], _RANDOM_143[1:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_op_fcn = _RANDOM_143[5:2];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_fcn_dw = _RANDOM_143[6];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_csr_cmd = _RANDOM_143[9:7];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_is_load = _RANDOM_143[10];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_is_sta = _RANDOM_143[11];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ctrl_is_std = _RANDOM_143[12];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_iw_state = _RANDOM_143[14:13];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_iw_p1_poisoned = _RANDOM_143[15];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_iw_p2_poisoned = _RANDOM_143[16];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_br = _RANDOM_143[17];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_jalr = _RANDOM_143[18];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_jal = _RANDOM_143[19];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_sfb = _RANDOM_143[20];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_br_mask = {_RANDOM_143[31:21], _RANDOM_144[4:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_br_tag = _RANDOM_144[8:5];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ftq_idx = _RANDOM_144[14:9];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_edge_inst = _RANDOM_144[15];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_pc_lob = _RANDOM_144[21:16];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_taken = _RANDOM_144[22];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_imm_packed = {_RANDOM_144[31:23], _RANDOM_145[10:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_csr_addr = _RANDOM_145[22:11];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_rob_idx = _RANDOM_145[30:23];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ldq_idx = {_RANDOM_145[31], _RANDOM_146[3:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_stq_idx = _RANDOM_146[8:4];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_rxq_idx = _RANDOM_146[10:9];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_pdst = _RANDOM_146[16:11];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs1 = _RANDOM_146[22:17];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs2 = _RANDOM_146[28:23];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs3 = {_RANDOM_146[31:29], _RANDOM_147[2:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ppred = _RANDOM_147[8:3];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs1_busy = _RANDOM_147[9];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs2_busy = _RANDOM_147[10];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_prs3_busy = _RANDOM_147[11];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ppred_busy = _RANDOM_147[12];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_stale_pdst = _RANDOM_147[18:13];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_exception = _RANDOM_147[19];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_exc_cause = {_RANDOM_147[31:20], _RANDOM_148, _RANDOM_149[19:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_bypassable = _RANDOM_149[20];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_mem_cmd = _RANDOM_149[25:21];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_mem_size = _RANDOM_149[27:26];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_mem_signed = _RANDOM_149[28];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_fence = _RANDOM_149[29];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_fencei = _RANDOM_149[30];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_amo = _RANDOM_149[31];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_uses_ldq = _RANDOM_150[0];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_uses_stq = _RANDOM_150[1];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_sys_pc2epc = _RANDOM_150[2];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_is_unique = _RANDOM_150[3];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_flush_on_commit = _RANDOM_150[4];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ldst_is_rs1 = _RANDOM_150[5];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ldst = _RANDOM_150[11:6];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs1 = _RANDOM_150[17:12];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs2 = _RANDOM_150[23:18];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs3 = _RANDOM_150[29:24];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_ldst_val = _RANDOM_150[30];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_dst_rtype = {_RANDOM_150[31], _RANDOM_151[0]};	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs1_rtype = _RANDOM_151[2:1];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_lrs2_rtype = _RANDOM_151[4:3];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_frs3_en = _RANDOM_151[5];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_fp_val = _RANDOM_151[6];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_fp_single = _RANDOM_151[7];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_xcpt_pf_if = _RANDOM_151[8];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_xcpt_ae_if = _RANDOM_151[9];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_xcpt_ma_if = _RANDOM_151[10];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_bp_debug_if = _RANDOM_151[11];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_bp_xcpt_if = _RANDOM_151[12];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_debug_fsrc = _RANDOM_151[14:13];	// @[lsu.scala:209:16]
        ldq_8_bits_uop_debug_tsrc = _RANDOM_151[16:15];	// @[lsu.scala:209:16]
        ldq_8_bits_addr_valid = _RANDOM_151[17];	// @[lsu.scala:209:16]
        ldq_8_bits_addr_bits = {_RANDOM_151[31:18], _RANDOM_152[25:0]};	// @[lsu.scala:209:16]
        ldq_8_bits_addr_is_virtual = _RANDOM_152[26];	// @[lsu.scala:209:16]
        ldq_8_bits_addr_is_uncacheable = _RANDOM_152[27];	// @[lsu.scala:209:16]
        ldq_8_bits_executed = _RANDOM_152[28];	// @[lsu.scala:209:16]
        ldq_8_bits_succeeded = _RANDOM_152[29];	// @[lsu.scala:209:16]
        ldq_8_bits_order_fail = _RANDOM_152[30];	// @[lsu.scala:209:16]
        ldq_8_bits_observed = _RANDOM_152[31];	// @[lsu.scala:209:16]
        ldq_8_bits_st_dep_mask = _RANDOM_153[23:0];	// @[lsu.scala:209:16]
        ldq_8_bits_youngest_stq_idx = _RANDOM_153[28:24];	// @[lsu.scala:209:16]
        ldq_8_bits_forward_std_val = _RANDOM_153[29];	// @[lsu.scala:209:16]
        ldq_8_bits_forward_stq_idx = {_RANDOM_153[31:30], _RANDOM_154[2:0]};	// @[lsu.scala:209:16]
        ldq_9_valid = _RANDOM_156[3];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_uopc = _RANDOM_156[10:4];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_inst = {_RANDOM_156[31:11], _RANDOM_157[10:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_debug_inst = {_RANDOM_157[31:11], _RANDOM_158[10:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_rvc = _RANDOM_158[11];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_debug_pc = {_RANDOM_158[31:12], _RANDOM_159[19:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_iq_type = _RANDOM_159[22:20];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_fu_code = {_RANDOM_159[31:23], _RANDOM_160[0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_br_type = _RANDOM_160[4:1];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_op1_sel = _RANDOM_160[6:5];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_op2_sel = _RANDOM_160[9:7];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_imm_sel = _RANDOM_160[12:10];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_op_fcn = _RANDOM_160[16:13];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_fcn_dw = _RANDOM_160[17];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_csr_cmd = _RANDOM_160[20:18];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_is_load = _RANDOM_160[21];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_is_sta = _RANDOM_160[22];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ctrl_is_std = _RANDOM_160[23];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_iw_state = _RANDOM_160[25:24];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_iw_p1_poisoned = _RANDOM_160[26];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_iw_p2_poisoned = _RANDOM_160[27];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_br = _RANDOM_160[28];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_jalr = _RANDOM_160[29];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_jal = _RANDOM_160[30];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_sfb = _RANDOM_160[31];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_br_mask = _RANDOM_161[15:0];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_br_tag = _RANDOM_161[19:16];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ftq_idx = _RANDOM_161[25:20];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_edge_inst = _RANDOM_161[26];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_pc_lob = {_RANDOM_161[31:27], _RANDOM_162[0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_taken = _RANDOM_162[1];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_imm_packed = _RANDOM_162[21:2];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_csr_addr = {_RANDOM_162[31:22], _RANDOM_163[1:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_rob_idx = _RANDOM_163[9:2];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ldq_idx = _RANDOM_163[14:10];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_stq_idx = _RANDOM_163[19:15];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_rxq_idx = _RANDOM_163[21:20];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_pdst = _RANDOM_163[27:22];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs1 = {_RANDOM_163[31:28], _RANDOM_164[1:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs2 = _RANDOM_164[7:2];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs3 = _RANDOM_164[13:8];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ppred = _RANDOM_164[19:14];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs1_busy = _RANDOM_164[20];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs2_busy = _RANDOM_164[21];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_prs3_busy = _RANDOM_164[22];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ppred_busy = _RANDOM_164[23];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_stale_pdst = _RANDOM_164[29:24];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_exception = _RANDOM_164[30];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_exc_cause = {_RANDOM_164[31], _RANDOM_165, _RANDOM_166[30:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_bypassable = _RANDOM_166[31];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_mem_cmd = _RANDOM_167[4:0];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_mem_size = _RANDOM_167[6:5];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_mem_signed = _RANDOM_167[7];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_fence = _RANDOM_167[8];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_fencei = _RANDOM_167[9];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_amo = _RANDOM_167[10];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_uses_ldq = _RANDOM_167[11];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_uses_stq = _RANDOM_167[12];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_sys_pc2epc = _RANDOM_167[13];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_is_unique = _RANDOM_167[14];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_flush_on_commit = _RANDOM_167[15];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ldst_is_rs1 = _RANDOM_167[16];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ldst = _RANDOM_167[22:17];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs1 = _RANDOM_167[28:23];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs2 = {_RANDOM_167[31:29], _RANDOM_168[2:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs3 = _RANDOM_168[8:3];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_ldst_val = _RANDOM_168[9];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_dst_rtype = _RANDOM_168[11:10];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs1_rtype = _RANDOM_168[13:12];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_lrs2_rtype = _RANDOM_168[15:14];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_frs3_en = _RANDOM_168[16];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_fp_val = _RANDOM_168[17];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_fp_single = _RANDOM_168[18];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_xcpt_pf_if = _RANDOM_168[19];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_xcpt_ae_if = _RANDOM_168[20];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_xcpt_ma_if = _RANDOM_168[21];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_bp_debug_if = _RANDOM_168[22];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_bp_xcpt_if = _RANDOM_168[23];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_debug_fsrc = _RANDOM_168[25:24];	// @[lsu.scala:209:16]
        ldq_9_bits_uop_debug_tsrc = _RANDOM_168[27:26];	// @[lsu.scala:209:16]
        ldq_9_bits_addr_valid = _RANDOM_168[28];	// @[lsu.scala:209:16]
        ldq_9_bits_addr_bits = {_RANDOM_168[31:29], _RANDOM_169, _RANDOM_170[4:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_addr_is_virtual = _RANDOM_170[5];	// @[lsu.scala:209:16]
        ldq_9_bits_addr_is_uncacheable = _RANDOM_170[6];	// @[lsu.scala:209:16]
        ldq_9_bits_executed = _RANDOM_170[7];	// @[lsu.scala:209:16]
        ldq_9_bits_succeeded = _RANDOM_170[8];	// @[lsu.scala:209:16]
        ldq_9_bits_order_fail = _RANDOM_170[9];	// @[lsu.scala:209:16]
        ldq_9_bits_observed = _RANDOM_170[10];	// @[lsu.scala:209:16]
        ldq_9_bits_st_dep_mask = {_RANDOM_170[31:11], _RANDOM_171[2:0]};	// @[lsu.scala:209:16]
        ldq_9_bits_youngest_stq_idx = _RANDOM_171[7:3];	// @[lsu.scala:209:16]
        ldq_9_bits_forward_std_val = _RANDOM_171[8];	// @[lsu.scala:209:16]
        ldq_9_bits_forward_stq_idx = _RANDOM_171[13:9];	// @[lsu.scala:209:16]
        ldq_10_valid = _RANDOM_173[14];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_uopc = _RANDOM_173[21:15];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_inst = {_RANDOM_173[31:22], _RANDOM_174[21:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_debug_inst = {_RANDOM_174[31:22], _RANDOM_175[21:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_rvc = _RANDOM_175[22];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_debug_pc = {_RANDOM_175[31:23], _RANDOM_176[30:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_iq_type = {_RANDOM_176[31], _RANDOM_177[1:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_fu_code = _RANDOM_177[11:2];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_br_type = _RANDOM_177[15:12];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_op1_sel = _RANDOM_177[17:16];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_op2_sel = _RANDOM_177[20:18];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_imm_sel = _RANDOM_177[23:21];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_op_fcn = _RANDOM_177[27:24];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_fcn_dw = _RANDOM_177[28];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_csr_cmd = _RANDOM_177[31:29];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_is_load = _RANDOM_178[0];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_is_sta = _RANDOM_178[1];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ctrl_is_std = _RANDOM_178[2];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_iw_state = _RANDOM_178[4:3];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_iw_p1_poisoned = _RANDOM_178[5];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_iw_p2_poisoned = _RANDOM_178[6];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_br = _RANDOM_178[7];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_jalr = _RANDOM_178[8];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_jal = _RANDOM_178[9];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_sfb = _RANDOM_178[10];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_br_mask = _RANDOM_178[26:11];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_br_tag = _RANDOM_178[30:27];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ftq_idx = {_RANDOM_178[31], _RANDOM_179[4:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_edge_inst = _RANDOM_179[5];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_pc_lob = _RANDOM_179[11:6];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_taken = _RANDOM_179[12];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_imm_packed = {_RANDOM_179[31:13], _RANDOM_180[0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_csr_addr = _RANDOM_180[12:1];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_rob_idx = _RANDOM_180[20:13];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ldq_idx = _RANDOM_180[25:21];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_stq_idx = _RANDOM_180[30:26];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_rxq_idx = {_RANDOM_180[31], _RANDOM_181[0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_pdst = _RANDOM_181[6:1];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs1 = _RANDOM_181[12:7];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs2 = _RANDOM_181[18:13];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs3 = _RANDOM_181[24:19];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ppred = _RANDOM_181[30:25];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs1_busy = _RANDOM_181[31];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs2_busy = _RANDOM_182[0];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_prs3_busy = _RANDOM_182[1];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ppred_busy = _RANDOM_182[2];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_stale_pdst = _RANDOM_182[8:3];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_exception = _RANDOM_182[9];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_exc_cause = {_RANDOM_182[31:10], _RANDOM_183, _RANDOM_184[9:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_bypassable = _RANDOM_184[10];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_mem_cmd = _RANDOM_184[15:11];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_mem_size = _RANDOM_184[17:16];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_mem_signed = _RANDOM_184[18];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_fence = _RANDOM_184[19];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_fencei = _RANDOM_184[20];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_amo = _RANDOM_184[21];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_uses_ldq = _RANDOM_184[22];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_uses_stq = _RANDOM_184[23];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_sys_pc2epc = _RANDOM_184[24];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_is_unique = _RANDOM_184[25];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_flush_on_commit = _RANDOM_184[26];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ldst_is_rs1 = _RANDOM_184[27];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ldst = {_RANDOM_184[31:28], _RANDOM_185[1:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs1 = _RANDOM_185[7:2];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs2 = _RANDOM_185[13:8];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs3 = _RANDOM_185[19:14];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_ldst_val = _RANDOM_185[20];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_dst_rtype = _RANDOM_185[22:21];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs1_rtype = _RANDOM_185[24:23];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_lrs2_rtype = _RANDOM_185[26:25];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_frs3_en = _RANDOM_185[27];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_fp_val = _RANDOM_185[28];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_fp_single = _RANDOM_185[29];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_xcpt_pf_if = _RANDOM_185[30];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_xcpt_ae_if = _RANDOM_185[31];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_xcpt_ma_if = _RANDOM_186[0];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_bp_debug_if = _RANDOM_186[1];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_bp_xcpt_if = _RANDOM_186[2];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_debug_fsrc = _RANDOM_186[4:3];	// @[lsu.scala:209:16]
        ldq_10_bits_uop_debug_tsrc = _RANDOM_186[6:5];	// @[lsu.scala:209:16]
        ldq_10_bits_addr_valid = _RANDOM_186[7];	// @[lsu.scala:209:16]
        ldq_10_bits_addr_bits = {_RANDOM_186[31:8], _RANDOM_187[15:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_addr_is_virtual = _RANDOM_187[16];	// @[lsu.scala:209:16]
        ldq_10_bits_addr_is_uncacheable = _RANDOM_187[17];	// @[lsu.scala:209:16]
        ldq_10_bits_executed = _RANDOM_187[18];	// @[lsu.scala:209:16]
        ldq_10_bits_succeeded = _RANDOM_187[19];	// @[lsu.scala:209:16]
        ldq_10_bits_order_fail = _RANDOM_187[20];	// @[lsu.scala:209:16]
        ldq_10_bits_observed = _RANDOM_187[21];	// @[lsu.scala:209:16]
        ldq_10_bits_st_dep_mask = {_RANDOM_187[31:22], _RANDOM_188[13:0]};	// @[lsu.scala:209:16]
        ldq_10_bits_youngest_stq_idx = _RANDOM_188[18:14];	// @[lsu.scala:209:16]
        ldq_10_bits_forward_std_val = _RANDOM_188[19];	// @[lsu.scala:209:16]
        ldq_10_bits_forward_stq_idx = _RANDOM_188[24:20];	// @[lsu.scala:209:16]
        ldq_11_valid = _RANDOM_190[25];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_uopc = {_RANDOM_190[31:26], _RANDOM_191[0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_inst = {_RANDOM_191[31:1], _RANDOM_192[0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_debug_inst = {_RANDOM_192[31:1], _RANDOM_193[0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_rvc = _RANDOM_193[1];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_debug_pc = {_RANDOM_193[31:2], _RANDOM_194[9:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_iq_type = _RANDOM_194[12:10];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_fu_code = _RANDOM_194[22:13];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_br_type = _RANDOM_194[26:23];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_op1_sel = _RANDOM_194[28:27];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_op2_sel = _RANDOM_194[31:29];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_imm_sel = _RANDOM_195[2:0];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_op_fcn = _RANDOM_195[6:3];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_fcn_dw = _RANDOM_195[7];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_csr_cmd = _RANDOM_195[10:8];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_is_load = _RANDOM_195[11];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_is_sta = _RANDOM_195[12];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ctrl_is_std = _RANDOM_195[13];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_iw_state = _RANDOM_195[15:14];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_iw_p1_poisoned = _RANDOM_195[16];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_iw_p2_poisoned = _RANDOM_195[17];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_br = _RANDOM_195[18];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_jalr = _RANDOM_195[19];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_jal = _RANDOM_195[20];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_sfb = _RANDOM_195[21];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_br_mask = {_RANDOM_195[31:22], _RANDOM_196[5:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_br_tag = _RANDOM_196[9:6];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ftq_idx = _RANDOM_196[15:10];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_edge_inst = _RANDOM_196[16];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_pc_lob = _RANDOM_196[22:17];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_taken = _RANDOM_196[23];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_imm_packed = {_RANDOM_196[31:24], _RANDOM_197[11:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_csr_addr = _RANDOM_197[23:12];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_rob_idx = _RANDOM_197[31:24];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ldq_idx = _RANDOM_198[4:0];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_stq_idx = _RANDOM_198[9:5];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_rxq_idx = _RANDOM_198[11:10];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_pdst = _RANDOM_198[17:12];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs1 = _RANDOM_198[23:18];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs2 = _RANDOM_198[29:24];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs3 = {_RANDOM_198[31:30], _RANDOM_199[3:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ppred = _RANDOM_199[9:4];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs1_busy = _RANDOM_199[10];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs2_busy = _RANDOM_199[11];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_prs3_busy = _RANDOM_199[12];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ppred_busy = _RANDOM_199[13];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_stale_pdst = _RANDOM_199[19:14];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_exception = _RANDOM_199[20];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_exc_cause = {_RANDOM_199[31:21], _RANDOM_200, _RANDOM_201[20:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_uop_bypassable = _RANDOM_201[21];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_mem_cmd = _RANDOM_201[26:22];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_mem_size = _RANDOM_201[28:27];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_mem_signed = _RANDOM_201[29];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_fence = _RANDOM_201[30];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_fencei = _RANDOM_201[31];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_amo = _RANDOM_202[0];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_uses_ldq = _RANDOM_202[1];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_uses_stq = _RANDOM_202[2];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_sys_pc2epc = _RANDOM_202[3];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_is_unique = _RANDOM_202[4];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_flush_on_commit = _RANDOM_202[5];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ldst_is_rs1 = _RANDOM_202[6];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ldst = _RANDOM_202[12:7];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs1 = _RANDOM_202[18:13];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs2 = _RANDOM_202[24:19];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs3 = _RANDOM_202[30:25];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_ldst_val = _RANDOM_202[31];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_dst_rtype = _RANDOM_203[1:0];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs1_rtype = _RANDOM_203[3:2];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_lrs2_rtype = _RANDOM_203[5:4];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_frs3_en = _RANDOM_203[6];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_fp_val = _RANDOM_203[7];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_fp_single = _RANDOM_203[8];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_xcpt_pf_if = _RANDOM_203[9];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_xcpt_ae_if = _RANDOM_203[10];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_xcpt_ma_if = _RANDOM_203[11];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_bp_debug_if = _RANDOM_203[12];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_bp_xcpt_if = _RANDOM_203[13];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_debug_fsrc = _RANDOM_203[15:14];	// @[lsu.scala:209:16]
        ldq_11_bits_uop_debug_tsrc = _RANDOM_203[17:16];	// @[lsu.scala:209:16]
        ldq_11_bits_addr_valid = _RANDOM_203[18];	// @[lsu.scala:209:16]
        ldq_11_bits_addr_bits = {_RANDOM_203[31:19], _RANDOM_204[26:0]};	// @[lsu.scala:209:16]
        ldq_11_bits_addr_is_virtual = _RANDOM_204[27];	// @[lsu.scala:209:16]
        ldq_11_bits_addr_is_uncacheable = _RANDOM_204[28];	// @[lsu.scala:209:16]
        ldq_11_bits_executed = _RANDOM_204[29];	// @[lsu.scala:209:16]
        ldq_11_bits_succeeded = _RANDOM_204[30];	// @[lsu.scala:209:16]
        ldq_11_bits_order_fail = _RANDOM_204[31];	// @[lsu.scala:209:16]
        ldq_11_bits_observed = _RANDOM_205[0];	// @[lsu.scala:209:16]
        ldq_11_bits_st_dep_mask = _RANDOM_205[24:1];	// @[lsu.scala:209:16]
        ldq_11_bits_youngest_stq_idx = _RANDOM_205[29:25];	// @[lsu.scala:209:16]
        ldq_11_bits_forward_std_val = _RANDOM_205[30];	// @[lsu.scala:209:16]
        ldq_11_bits_forward_stq_idx = {_RANDOM_205[31], _RANDOM_206[3:0]};	// @[lsu.scala:209:16]
        ldq_12_valid = _RANDOM_208[4];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_uopc = _RANDOM_208[11:5];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_inst = {_RANDOM_208[31:12], _RANDOM_209[11:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_debug_inst = {_RANDOM_209[31:12], _RANDOM_210[11:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_rvc = _RANDOM_210[12];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_debug_pc = {_RANDOM_210[31:13], _RANDOM_211[20:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_iq_type = _RANDOM_211[23:21];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_fu_code = {_RANDOM_211[31:24], _RANDOM_212[1:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_br_type = _RANDOM_212[5:2];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_op1_sel = _RANDOM_212[7:6];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_op2_sel = _RANDOM_212[10:8];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_imm_sel = _RANDOM_212[13:11];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_op_fcn = _RANDOM_212[17:14];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_fcn_dw = _RANDOM_212[18];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_csr_cmd = _RANDOM_212[21:19];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_is_load = _RANDOM_212[22];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_is_sta = _RANDOM_212[23];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ctrl_is_std = _RANDOM_212[24];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_iw_state = _RANDOM_212[26:25];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_iw_p1_poisoned = _RANDOM_212[27];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_iw_p2_poisoned = _RANDOM_212[28];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_br = _RANDOM_212[29];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_jalr = _RANDOM_212[30];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_jal = _RANDOM_212[31];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_sfb = _RANDOM_213[0];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_br_mask = _RANDOM_213[16:1];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_br_tag = _RANDOM_213[20:17];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ftq_idx = _RANDOM_213[26:21];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_edge_inst = _RANDOM_213[27];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_pc_lob = {_RANDOM_213[31:28], _RANDOM_214[1:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_taken = _RANDOM_214[2];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_imm_packed = _RANDOM_214[22:3];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_csr_addr = {_RANDOM_214[31:23], _RANDOM_215[2:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_rob_idx = _RANDOM_215[10:3];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ldq_idx = _RANDOM_215[15:11];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_stq_idx = _RANDOM_215[20:16];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_rxq_idx = _RANDOM_215[22:21];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_pdst = _RANDOM_215[28:23];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs1 = {_RANDOM_215[31:29], _RANDOM_216[2:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs2 = _RANDOM_216[8:3];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs3 = _RANDOM_216[14:9];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ppred = _RANDOM_216[20:15];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs1_busy = _RANDOM_216[21];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs2_busy = _RANDOM_216[22];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_prs3_busy = _RANDOM_216[23];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ppred_busy = _RANDOM_216[24];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_stale_pdst = _RANDOM_216[30:25];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_exception = _RANDOM_216[31];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_exc_cause = {_RANDOM_217, _RANDOM_218};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_bypassable = _RANDOM_219[0];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_mem_cmd = _RANDOM_219[5:1];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_mem_size = _RANDOM_219[7:6];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_mem_signed = _RANDOM_219[8];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_fence = _RANDOM_219[9];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_fencei = _RANDOM_219[10];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_amo = _RANDOM_219[11];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_uses_ldq = _RANDOM_219[12];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_uses_stq = _RANDOM_219[13];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_sys_pc2epc = _RANDOM_219[14];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_is_unique = _RANDOM_219[15];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_flush_on_commit = _RANDOM_219[16];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ldst_is_rs1 = _RANDOM_219[17];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ldst = _RANDOM_219[23:18];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs1 = _RANDOM_219[29:24];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs2 = {_RANDOM_219[31:30], _RANDOM_220[3:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs3 = _RANDOM_220[9:4];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_ldst_val = _RANDOM_220[10];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_dst_rtype = _RANDOM_220[12:11];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs1_rtype = _RANDOM_220[14:13];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_lrs2_rtype = _RANDOM_220[16:15];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_frs3_en = _RANDOM_220[17];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_fp_val = _RANDOM_220[18];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_fp_single = _RANDOM_220[19];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_xcpt_pf_if = _RANDOM_220[20];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_xcpt_ae_if = _RANDOM_220[21];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_xcpt_ma_if = _RANDOM_220[22];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_bp_debug_if = _RANDOM_220[23];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_bp_xcpt_if = _RANDOM_220[24];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_debug_fsrc = _RANDOM_220[26:25];	// @[lsu.scala:209:16]
        ldq_12_bits_uop_debug_tsrc = _RANDOM_220[28:27];	// @[lsu.scala:209:16]
        ldq_12_bits_addr_valid = _RANDOM_220[29];	// @[lsu.scala:209:16]
        ldq_12_bits_addr_bits = {_RANDOM_220[31:30], _RANDOM_221, _RANDOM_222[5:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_addr_is_virtual = _RANDOM_222[6];	// @[lsu.scala:209:16]
        ldq_12_bits_addr_is_uncacheable = _RANDOM_222[7];	// @[lsu.scala:209:16]
        ldq_12_bits_executed = _RANDOM_222[8];	// @[lsu.scala:209:16]
        ldq_12_bits_succeeded = _RANDOM_222[9];	// @[lsu.scala:209:16]
        ldq_12_bits_order_fail = _RANDOM_222[10];	// @[lsu.scala:209:16]
        ldq_12_bits_observed = _RANDOM_222[11];	// @[lsu.scala:209:16]
        ldq_12_bits_st_dep_mask = {_RANDOM_222[31:12], _RANDOM_223[3:0]};	// @[lsu.scala:209:16]
        ldq_12_bits_youngest_stq_idx = _RANDOM_223[8:4];	// @[lsu.scala:209:16]
        ldq_12_bits_forward_std_val = _RANDOM_223[9];	// @[lsu.scala:209:16]
        ldq_12_bits_forward_stq_idx = _RANDOM_223[14:10];	// @[lsu.scala:209:16]
        ldq_13_valid = _RANDOM_225[15];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_uopc = _RANDOM_225[22:16];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_inst = {_RANDOM_225[31:23], _RANDOM_226[22:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_debug_inst = {_RANDOM_226[31:23], _RANDOM_227[22:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_rvc = _RANDOM_227[23];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_debug_pc = {_RANDOM_227[31:24], _RANDOM_228};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_iq_type = _RANDOM_229[2:0];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_fu_code = _RANDOM_229[12:3];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_br_type = _RANDOM_229[16:13];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_op1_sel = _RANDOM_229[18:17];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_op2_sel = _RANDOM_229[21:19];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_imm_sel = _RANDOM_229[24:22];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_op_fcn = _RANDOM_229[28:25];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_fcn_dw = _RANDOM_229[29];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_csr_cmd = {_RANDOM_229[31:30], _RANDOM_230[0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_is_load = _RANDOM_230[1];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_is_sta = _RANDOM_230[2];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ctrl_is_std = _RANDOM_230[3];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_iw_state = _RANDOM_230[5:4];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_iw_p1_poisoned = _RANDOM_230[6];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_iw_p2_poisoned = _RANDOM_230[7];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_br = _RANDOM_230[8];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_jalr = _RANDOM_230[9];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_jal = _RANDOM_230[10];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_sfb = _RANDOM_230[11];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_br_mask = _RANDOM_230[27:12];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_br_tag = _RANDOM_230[31:28];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ftq_idx = _RANDOM_231[5:0];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_edge_inst = _RANDOM_231[6];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_pc_lob = _RANDOM_231[12:7];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_taken = _RANDOM_231[13];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_imm_packed = {_RANDOM_231[31:14], _RANDOM_232[1:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_csr_addr = _RANDOM_232[13:2];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_rob_idx = _RANDOM_232[21:14];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ldq_idx = _RANDOM_232[26:22];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_stq_idx = _RANDOM_232[31:27];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_rxq_idx = _RANDOM_233[1:0];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_pdst = _RANDOM_233[7:2];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs1 = _RANDOM_233[13:8];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs2 = _RANDOM_233[19:14];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs3 = _RANDOM_233[25:20];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ppred = _RANDOM_233[31:26];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs1_busy = _RANDOM_234[0];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs2_busy = _RANDOM_234[1];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_prs3_busy = _RANDOM_234[2];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ppred_busy = _RANDOM_234[3];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_stale_pdst = _RANDOM_234[9:4];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_exception = _RANDOM_234[10];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_exc_cause = {_RANDOM_234[31:11], _RANDOM_235, _RANDOM_236[10:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_bypassable = _RANDOM_236[11];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_mem_cmd = _RANDOM_236[16:12];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_mem_size = _RANDOM_236[18:17];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_mem_signed = _RANDOM_236[19];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_fence = _RANDOM_236[20];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_fencei = _RANDOM_236[21];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_amo = _RANDOM_236[22];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_uses_ldq = _RANDOM_236[23];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_uses_stq = _RANDOM_236[24];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_sys_pc2epc = _RANDOM_236[25];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_is_unique = _RANDOM_236[26];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_flush_on_commit = _RANDOM_236[27];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ldst_is_rs1 = _RANDOM_236[28];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ldst = {_RANDOM_236[31:29], _RANDOM_237[2:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs1 = _RANDOM_237[8:3];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs2 = _RANDOM_237[14:9];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs3 = _RANDOM_237[20:15];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_ldst_val = _RANDOM_237[21];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_dst_rtype = _RANDOM_237[23:22];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs1_rtype = _RANDOM_237[25:24];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_lrs2_rtype = _RANDOM_237[27:26];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_frs3_en = _RANDOM_237[28];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_fp_val = _RANDOM_237[29];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_fp_single = _RANDOM_237[30];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_xcpt_pf_if = _RANDOM_237[31];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_xcpt_ae_if = _RANDOM_238[0];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_xcpt_ma_if = _RANDOM_238[1];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_bp_debug_if = _RANDOM_238[2];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_bp_xcpt_if = _RANDOM_238[3];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_debug_fsrc = _RANDOM_238[5:4];	// @[lsu.scala:209:16]
        ldq_13_bits_uop_debug_tsrc = _RANDOM_238[7:6];	// @[lsu.scala:209:16]
        ldq_13_bits_addr_valid = _RANDOM_238[8];	// @[lsu.scala:209:16]
        ldq_13_bits_addr_bits = {_RANDOM_238[31:9], _RANDOM_239[16:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_addr_is_virtual = _RANDOM_239[17];	// @[lsu.scala:209:16]
        ldq_13_bits_addr_is_uncacheable = _RANDOM_239[18];	// @[lsu.scala:209:16]
        ldq_13_bits_executed = _RANDOM_239[19];	// @[lsu.scala:209:16]
        ldq_13_bits_succeeded = _RANDOM_239[20];	// @[lsu.scala:209:16]
        ldq_13_bits_order_fail = _RANDOM_239[21];	// @[lsu.scala:209:16]
        ldq_13_bits_observed = _RANDOM_239[22];	// @[lsu.scala:209:16]
        ldq_13_bits_st_dep_mask = {_RANDOM_239[31:23], _RANDOM_240[14:0]};	// @[lsu.scala:209:16]
        ldq_13_bits_youngest_stq_idx = _RANDOM_240[19:15];	// @[lsu.scala:209:16]
        ldq_13_bits_forward_std_val = _RANDOM_240[20];	// @[lsu.scala:209:16]
        ldq_13_bits_forward_stq_idx = _RANDOM_240[25:21];	// @[lsu.scala:209:16]
        ldq_14_valid = _RANDOM_242[26];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_uopc = {_RANDOM_242[31:27], _RANDOM_243[1:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_inst = {_RANDOM_243[31:2], _RANDOM_244[1:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_debug_inst = {_RANDOM_244[31:2], _RANDOM_245[1:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_rvc = _RANDOM_245[2];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_debug_pc = {_RANDOM_245[31:3], _RANDOM_246[10:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_iq_type = _RANDOM_246[13:11];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_fu_code = _RANDOM_246[23:14];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_br_type = _RANDOM_246[27:24];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_op1_sel = _RANDOM_246[29:28];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_op2_sel = {_RANDOM_246[31:30], _RANDOM_247[0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_imm_sel = _RANDOM_247[3:1];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_op_fcn = _RANDOM_247[7:4];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_fcn_dw = _RANDOM_247[8];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_csr_cmd = _RANDOM_247[11:9];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_is_load = _RANDOM_247[12];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_is_sta = _RANDOM_247[13];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ctrl_is_std = _RANDOM_247[14];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_iw_state = _RANDOM_247[16:15];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_iw_p1_poisoned = _RANDOM_247[17];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_iw_p2_poisoned = _RANDOM_247[18];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_br = _RANDOM_247[19];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_jalr = _RANDOM_247[20];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_jal = _RANDOM_247[21];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_sfb = _RANDOM_247[22];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_br_mask = {_RANDOM_247[31:23], _RANDOM_248[6:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_br_tag = _RANDOM_248[10:7];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ftq_idx = _RANDOM_248[16:11];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_edge_inst = _RANDOM_248[17];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_pc_lob = _RANDOM_248[23:18];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_taken = _RANDOM_248[24];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_imm_packed = {_RANDOM_248[31:25], _RANDOM_249[12:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_csr_addr = _RANDOM_249[24:13];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_rob_idx = {_RANDOM_249[31:25], _RANDOM_250[0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ldq_idx = _RANDOM_250[5:1];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_stq_idx = _RANDOM_250[10:6];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_rxq_idx = _RANDOM_250[12:11];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_pdst = _RANDOM_250[18:13];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs1 = _RANDOM_250[24:19];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs2 = _RANDOM_250[30:25];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs3 = {_RANDOM_250[31], _RANDOM_251[4:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ppred = _RANDOM_251[10:5];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs1_busy = _RANDOM_251[11];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs2_busy = _RANDOM_251[12];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_prs3_busy = _RANDOM_251[13];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ppred_busy = _RANDOM_251[14];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_stale_pdst = _RANDOM_251[20:15];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_exception = _RANDOM_251[21];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_exc_cause = {_RANDOM_251[31:22], _RANDOM_252, _RANDOM_253[21:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_uop_bypassable = _RANDOM_253[22];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_mem_cmd = _RANDOM_253[27:23];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_mem_size = _RANDOM_253[29:28];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_mem_signed = _RANDOM_253[30];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_fence = _RANDOM_253[31];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_fencei = _RANDOM_254[0];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_amo = _RANDOM_254[1];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_uses_ldq = _RANDOM_254[2];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_uses_stq = _RANDOM_254[3];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_sys_pc2epc = _RANDOM_254[4];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_is_unique = _RANDOM_254[5];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_flush_on_commit = _RANDOM_254[6];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ldst_is_rs1 = _RANDOM_254[7];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ldst = _RANDOM_254[13:8];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs1 = _RANDOM_254[19:14];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs2 = _RANDOM_254[25:20];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs3 = _RANDOM_254[31:26];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_ldst_val = _RANDOM_255[0];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_dst_rtype = _RANDOM_255[2:1];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs1_rtype = _RANDOM_255[4:3];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_lrs2_rtype = _RANDOM_255[6:5];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_frs3_en = _RANDOM_255[7];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_fp_val = _RANDOM_255[8];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_fp_single = _RANDOM_255[9];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_xcpt_pf_if = _RANDOM_255[10];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_xcpt_ae_if = _RANDOM_255[11];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_xcpt_ma_if = _RANDOM_255[12];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_bp_debug_if = _RANDOM_255[13];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_bp_xcpt_if = _RANDOM_255[14];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_debug_fsrc = _RANDOM_255[16:15];	// @[lsu.scala:209:16]
        ldq_14_bits_uop_debug_tsrc = _RANDOM_255[18:17];	// @[lsu.scala:209:16]
        ldq_14_bits_addr_valid = _RANDOM_255[19];	// @[lsu.scala:209:16]
        ldq_14_bits_addr_bits = {_RANDOM_255[31:20], _RANDOM_256[27:0]};	// @[lsu.scala:209:16]
        ldq_14_bits_addr_is_virtual = _RANDOM_256[28];	// @[lsu.scala:209:16]
        ldq_14_bits_addr_is_uncacheable = _RANDOM_256[29];	// @[lsu.scala:209:16]
        ldq_14_bits_executed = _RANDOM_256[30];	// @[lsu.scala:209:16]
        ldq_14_bits_succeeded = _RANDOM_256[31];	// @[lsu.scala:209:16]
        ldq_14_bits_order_fail = _RANDOM_257[0];	// @[lsu.scala:209:16]
        ldq_14_bits_observed = _RANDOM_257[1];	// @[lsu.scala:209:16]
        ldq_14_bits_st_dep_mask = _RANDOM_257[25:2];	// @[lsu.scala:209:16]
        ldq_14_bits_youngest_stq_idx = _RANDOM_257[30:26];	// @[lsu.scala:209:16]
        ldq_14_bits_forward_std_val = _RANDOM_257[31];	// @[lsu.scala:209:16]
        ldq_14_bits_forward_stq_idx = _RANDOM_258[4:0];	// @[lsu.scala:209:16]
        ldq_15_valid = _RANDOM_260[5];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_uopc = _RANDOM_260[12:6];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_inst = {_RANDOM_260[31:13], _RANDOM_261[12:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_debug_inst = {_RANDOM_261[31:13], _RANDOM_262[12:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_rvc = _RANDOM_262[13];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_debug_pc = {_RANDOM_262[31:14], _RANDOM_263[21:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_iq_type = _RANDOM_263[24:22];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_fu_code = {_RANDOM_263[31:25], _RANDOM_264[2:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_br_type = _RANDOM_264[6:3];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_op1_sel = _RANDOM_264[8:7];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_op2_sel = _RANDOM_264[11:9];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_imm_sel = _RANDOM_264[14:12];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_op_fcn = _RANDOM_264[18:15];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_fcn_dw = _RANDOM_264[19];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_csr_cmd = _RANDOM_264[22:20];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_is_load = _RANDOM_264[23];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_is_sta = _RANDOM_264[24];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ctrl_is_std = _RANDOM_264[25];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_iw_state = _RANDOM_264[27:26];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_iw_p1_poisoned = _RANDOM_264[28];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_iw_p2_poisoned = _RANDOM_264[29];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_br = _RANDOM_264[30];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_jalr = _RANDOM_264[31];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_jal = _RANDOM_265[0];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_sfb = _RANDOM_265[1];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_br_mask = _RANDOM_265[17:2];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_br_tag = _RANDOM_265[21:18];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ftq_idx = _RANDOM_265[27:22];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_edge_inst = _RANDOM_265[28];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_pc_lob = {_RANDOM_265[31:29], _RANDOM_266[2:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_taken = _RANDOM_266[3];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_imm_packed = _RANDOM_266[23:4];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_csr_addr = {_RANDOM_266[31:24], _RANDOM_267[3:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_rob_idx = _RANDOM_267[11:4];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ldq_idx = _RANDOM_267[16:12];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_stq_idx = _RANDOM_267[21:17];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_rxq_idx = _RANDOM_267[23:22];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_pdst = _RANDOM_267[29:24];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs1 = {_RANDOM_267[31:30], _RANDOM_268[3:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs2 = _RANDOM_268[9:4];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs3 = _RANDOM_268[15:10];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ppred = _RANDOM_268[21:16];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs1_busy = _RANDOM_268[22];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs2_busy = _RANDOM_268[23];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_prs3_busy = _RANDOM_268[24];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ppred_busy = _RANDOM_268[25];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_stale_pdst = _RANDOM_268[31:26];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_exception = _RANDOM_269[0];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_exc_cause = {_RANDOM_269[31:1], _RANDOM_270, _RANDOM_271[0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_bypassable = _RANDOM_271[1];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_mem_cmd = _RANDOM_271[6:2];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_mem_size = _RANDOM_271[8:7];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_mem_signed = _RANDOM_271[9];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_fence = _RANDOM_271[10];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_fencei = _RANDOM_271[11];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_amo = _RANDOM_271[12];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_uses_ldq = _RANDOM_271[13];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_uses_stq = _RANDOM_271[14];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_sys_pc2epc = _RANDOM_271[15];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_is_unique = _RANDOM_271[16];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_flush_on_commit = _RANDOM_271[17];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ldst_is_rs1 = _RANDOM_271[18];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ldst = _RANDOM_271[24:19];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs1 = _RANDOM_271[30:25];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs2 = {_RANDOM_271[31], _RANDOM_272[4:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs3 = _RANDOM_272[10:5];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_ldst_val = _RANDOM_272[11];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_dst_rtype = _RANDOM_272[13:12];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs1_rtype = _RANDOM_272[15:14];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_lrs2_rtype = _RANDOM_272[17:16];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_frs3_en = _RANDOM_272[18];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_fp_val = _RANDOM_272[19];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_fp_single = _RANDOM_272[20];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_xcpt_pf_if = _RANDOM_272[21];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_xcpt_ae_if = _RANDOM_272[22];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_xcpt_ma_if = _RANDOM_272[23];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_bp_debug_if = _RANDOM_272[24];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_bp_xcpt_if = _RANDOM_272[25];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_debug_fsrc = _RANDOM_272[27:26];	// @[lsu.scala:209:16]
        ldq_15_bits_uop_debug_tsrc = _RANDOM_272[29:28];	// @[lsu.scala:209:16]
        ldq_15_bits_addr_valid = _RANDOM_272[30];	// @[lsu.scala:209:16]
        ldq_15_bits_addr_bits = {_RANDOM_272[31], _RANDOM_273, _RANDOM_274[6:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_addr_is_virtual = _RANDOM_274[7];	// @[lsu.scala:209:16]
        ldq_15_bits_addr_is_uncacheable = _RANDOM_274[8];	// @[lsu.scala:209:16]
        ldq_15_bits_executed = _RANDOM_274[9];	// @[lsu.scala:209:16]
        ldq_15_bits_succeeded = _RANDOM_274[10];	// @[lsu.scala:209:16]
        ldq_15_bits_order_fail = _RANDOM_274[11];	// @[lsu.scala:209:16]
        ldq_15_bits_observed = _RANDOM_274[12];	// @[lsu.scala:209:16]
        ldq_15_bits_st_dep_mask = {_RANDOM_274[31:13], _RANDOM_275[4:0]};	// @[lsu.scala:209:16]
        ldq_15_bits_youngest_stq_idx = _RANDOM_275[9:5];	// @[lsu.scala:209:16]
        ldq_15_bits_forward_std_val = _RANDOM_275[10];	// @[lsu.scala:209:16]
        ldq_15_bits_forward_stq_idx = _RANDOM_275[15:11];	// @[lsu.scala:209:16]
        ldq_16_valid = _RANDOM_277[16];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_uopc = _RANDOM_277[23:17];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_inst = {_RANDOM_277[31:24], _RANDOM_278[23:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_debug_inst = {_RANDOM_278[31:24], _RANDOM_279[23:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_rvc = _RANDOM_279[24];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_debug_pc = {_RANDOM_279[31:25], _RANDOM_280, _RANDOM_281[0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_iq_type = _RANDOM_281[3:1];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_fu_code = _RANDOM_281[13:4];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_br_type = _RANDOM_281[17:14];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_op1_sel = _RANDOM_281[19:18];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_op2_sel = _RANDOM_281[22:20];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_imm_sel = _RANDOM_281[25:23];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_op_fcn = _RANDOM_281[29:26];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_fcn_dw = _RANDOM_281[30];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_csr_cmd = {_RANDOM_281[31], _RANDOM_282[1:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_is_load = _RANDOM_282[2];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_is_sta = _RANDOM_282[3];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ctrl_is_std = _RANDOM_282[4];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_iw_state = _RANDOM_282[6:5];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_iw_p1_poisoned = _RANDOM_282[7];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_iw_p2_poisoned = _RANDOM_282[8];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_br = _RANDOM_282[9];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_jalr = _RANDOM_282[10];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_jal = _RANDOM_282[11];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_sfb = _RANDOM_282[12];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_br_mask = _RANDOM_282[28:13];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_br_tag = {_RANDOM_282[31:29], _RANDOM_283[0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ftq_idx = _RANDOM_283[6:1];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_edge_inst = _RANDOM_283[7];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_pc_lob = _RANDOM_283[13:8];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_taken = _RANDOM_283[14];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_imm_packed = {_RANDOM_283[31:15], _RANDOM_284[2:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_csr_addr = _RANDOM_284[14:3];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_rob_idx = _RANDOM_284[22:15];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ldq_idx = _RANDOM_284[27:23];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_stq_idx = {_RANDOM_284[31:28], _RANDOM_285[0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_rxq_idx = _RANDOM_285[2:1];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_pdst = _RANDOM_285[8:3];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_prs1 = _RANDOM_285[14:9];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_prs2 = _RANDOM_285[20:15];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_prs3 = _RANDOM_285[26:21];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ppred = {_RANDOM_285[31:27], _RANDOM_286[0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_prs1_busy = _RANDOM_286[1];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_prs2_busy = _RANDOM_286[2];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_prs3_busy = _RANDOM_286[3];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ppred_busy = _RANDOM_286[4];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_stale_pdst = _RANDOM_286[10:5];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_exception = _RANDOM_286[11];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_exc_cause = {_RANDOM_286[31:12], _RANDOM_287, _RANDOM_288[11:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_bypassable = _RANDOM_288[12];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_mem_cmd = _RANDOM_288[17:13];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_mem_size = _RANDOM_288[19:18];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_mem_signed = _RANDOM_288[20];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_fence = _RANDOM_288[21];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_fencei = _RANDOM_288[22];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_amo = _RANDOM_288[23];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_uses_ldq = _RANDOM_288[24];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_uses_stq = _RANDOM_288[25];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_sys_pc2epc = _RANDOM_288[26];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_is_unique = _RANDOM_288[27];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_flush_on_commit = _RANDOM_288[28];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ldst_is_rs1 = _RANDOM_288[29];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ldst = {_RANDOM_288[31:30], _RANDOM_289[3:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_uop_lrs1 = _RANDOM_289[9:4];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_lrs2 = _RANDOM_289[15:10];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_lrs3 = _RANDOM_289[21:16];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_ldst_val = _RANDOM_289[22];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_dst_rtype = _RANDOM_289[24:23];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_lrs1_rtype = _RANDOM_289[26:25];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_lrs2_rtype = _RANDOM_289[28:27];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_frs3_en = _RANDOM_289[29];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_fp_val = _RANDOM_289[30];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_fp_single = _RANDOM_289[31];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_xcpt_pf_if = _RANDOM_290[0];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_xcpt_ae_if = _RANDOM_290[1];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_xcpt_ma_if = _RANDOM_290[2];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_bp_debug_if = _RANDOM_290[3];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_bp_xcpt_if = _RANDOM_290[4];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_debug_fsrc = _RANDOM_290[6:5];	// @[lsu.scala:209:16]
        ldq_16_bits_uop_debug_tsrc = _RANDOM_290[8:7];	// @[lsu.scala:209:16]
        ldq_16_bits_addr_valid = _RANDOM_290[9];	// @[lsu.scala:209:16]
        ldq_16_bits_addr_bits = {_RANDOM_290[31:10], _RANDOM_291[17:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_addr_is_virtual = _RANDOM_291[18];	// @[lsu.scala:209:16]
        ldq_16_bits_addr_is_uncacheable = _RANDOM_291[19];	// @[lsu.scala:209:16]
        ldq_16_bits_executed = _RANDOM_291[20];	// @[lsu.scala:209:16]
        ldq_16_bits_succeeded = _RANDOM_291[21];	// @[lsu.scala:209:16]
        ldq_16_bits_order_fail = _RANDOM_291[22];	// @[lsu.scala:209:16]
        ldq_16_bits_observed = _RANDOM_291[23];	// @[lsu.scala:209:16]
        ldq_16_bits_st_dep_mask = {_RANDOM_291[31:24], _RANDOM_292[15:0]};	// @[lsu.scala:209:16]
        ldq_16_bits_youngest_stq_idx = _RANDOM_292[20:16];	// @[lsu.scala:209:16]
        ldq_16_bits_forward_std_val = _RANDOM_292[21];	// @[lsu.scala:209:16]
        ldq_16_bits_forward_stq_idx = _RANDOM_292[26:22];	// @[lsu.scala:209:16]
        ldq_17_valid = _RANDOM_294[27];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_uopc = {_RANDOM_294[31:28], _RANDOM_295[2:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_inst = {_RANDOM_295[31:3], _RANDOM_296[2:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_debug_inst = {_RANDOM_296[31:3], _RANDOM_297[2:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_rvc = _RANDOM_297[3];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_debug_pc = {_RANDOM_297[31:4], _RANDOM_298[11:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_iq_type = _RANDOM_298[14:12];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_fu_code = _RANDOM_298[24:15];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_br_type = _RANDOM_298[28:25];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_op1_sel = _RANDOM_298[30:29];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_op2_sel = {_RANDOM_298[31], _RANDOM_299[1:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_imm_sel = _RANDOM_299[4:2];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_op_fcn = _RANDOM_299[8:5];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_fcn_dw = _RANDOM_299[9];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_csr_cmd = _RANDOM_299[12:10];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_is_load = _RANDOM_299[13];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_is_sta = _RANDOM_299[14];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ctrl_is_std = _RANDOM_299[15];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_iw_state = _RANDOM_299[17:16];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_iw_p1_poisoned = _RANDOM_299[18];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_iw_p2_poisoned = _RANDOM_299[19];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_br = _RANDOM_299[20];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_jalr = _RANDOM_299[21];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_jal = _RANDOM_299[22];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_sfb = _RANDOM_299[23];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_br_mask = {_RANDOM_299[31:24], _RANDOM_300[7:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_br_tag = _RANDOM_300[11:8];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ftq_idx = _RANDOM_300[17:12];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_edge_inst = _RANDOM_300[18];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_pc_lob = _RANDOM_300[24:19];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_taken = _RANDOM_300[25];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_imm_packed = {_RANDOM_300[31:26], _RANDOM_301[13:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_csr_addr = _RANDOM_301[25:14];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_rob_idx = {_RANDOM_301[31:26], _RANDOM_302[1:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ldq_idx = _RANDOM_302[6:2];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_stq_idx = _RANDOM_302[11:7];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_rxq_idx = _RANDOM_302[13:12];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_pdst = _RANDOM_302[19:14];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_prs1 = _RANDOM_302[25:20];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_prs2 = _RANDOM_302[31:26];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_prs3 = _RANDOM_303[5:0];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ppred = _RANDOM_303[11:6];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_prs1_busy = _RANDOM_303[12];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_prs2_busy = _RANDOM_303[13];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_prs3_busy = _RANDOM_303[14];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ppred_busy = _RANDOM_303[15];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_stale_pdst = _RANDOM_303[21:16];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_exception = _RANDOM_303[22];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_exc_cause = {_RANDOM_303[31:23], _RANDOM_304, _RANDOM_305[22:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_bypassable = _RANDOM_305[23];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_mem_cmd = _RANDOM_305[28:24];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_mem_size = _RANDOM_305[30:29];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_mem_signed = _RANDOM_305[31];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_fence = _RANDOM_306[0];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_fencei = _RANDOM_306[1];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_amo = _RANDOM_306[2];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_uses_ldq = _RANDOM_306[3];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_uses_stq = _RANDOM_306[4];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_sys_pc2epc = _RANDOM_306[5];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_is_unique = _RANDOM_306[6];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_flush_on_commit = _RANDOM_306[7];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ldst_is_rs1 = _RANDOM_306[8];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ldst = _RANDOM_306[14:9];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_lrs1 = _RANDOM_306[20:15];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_lrs2 = _RANDOM_306[26:21];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_lrs3 = {_RANDOM_306[31:27], _RANDOM_307[0]};	// @[lsu.scala:209:16]
        ldq_17_bits_uop_ldst_val = _RANDOM_307[1];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_dst_rtype = _RANDOM_307[3:2];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_lrs1_rtype = _RANDOM_307[5:4];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_lrs2_rtype = _RANDOM_307[7:6];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_frs3_en = _RANDOM_307[8];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_fp_val = _RANDOM_307[9];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_fp_single = _RANDOM_307[10];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_xcpt_pf_if = _RANDOM_307[11];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_xcpt_ae_if = _RANDOM_307[12];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_xcpt_ma_if = _RANDOM_307[13];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_bp_debug_if = _RANDOM_307[14];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_bp_xcpt_if = _RANDOM_307[15];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_debug_fsrc = _RANDOM_307[17:16];	// @[lsu.scala:209:16]
        ldq_17_bits_uop_debug_tsrc = _RANDOM_307[19:18];	// @[lsu.scala:209:16]
        ldq_17_bits_addr_valid = _RANDOM_307[20];	// @[lsu.scala:209:16]
        ldq_17_bits_addr_bits = {_RANDOM_307[31:21], _RANDOM_308[28:0]};	// @[lsu.scala:209:16]
        ldq_17_bits_addr_is_virtual = _RANDOM_308[29];	// @[lsu.scala:209:16]
        ldq_17_bits_addr_is_uncacheable = _RANDOM_308[30];	// @[lsu.scala:209:16]
        ldq_17_bits_executed = _RANDOM_308[31];	// @[lsu.scala:209:16]
        ldq_17_bits_succeeded = _RANDOM_309[0];	// @[lsu.scala:209:16]
        ldq_17_bits_order_fail = _RANDOM_309[1];	// @[lsu.scala:209:16]
        ldq_17_bits_observed = _RANDOM_309[2];	// @[lsu.scala:209:16]
        ldq_17_bits_st_dep_mask = _RANDOM_309[26:3];	// @[lsu.scala:209:16]
        ldq_17_bits_youngest_stq_idx = _RANDOM_309[31:27];	// @[lsu.scala:209:16]
        ldq_17_bits_forward_std_val = _RANDOM_310[0];	// @[lsu.scala:209:16]
        ldq_17_bits_forward_stq_idx = _RANDOM_310[5:1];	// @[lsu.scala:209:16]
        ldq_18_valid = _RANDOM_312[6];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_uopc = _RANDOM_312[13:7];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_inst = {_RANDOM_312[31:14], _RANDOM_313[13:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_debug_inst = {_RANDOM_313[31:14], _RANDOM_314[13:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_rvc = _RANDOM_314[14];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_debug_pc = {_RANDOM_314[31:15], _RANDOM_315[22:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_iq_type = _RANDOM_315[25:23];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_fu_code = {_RANDOM_315[31:26], _RANDOM_316[3:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_br_type = _RANDOM_316[7:4];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_op1_sel = _RANDOM_316[9:8];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_op2_sel = _RANDOM_316[12:10];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_imm_sel = _RANDOM_316[15:13];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_op_fcn = _RANDOM_316[19:16];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_fcn_dw = _RANDOM_316[20];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_csr_cmd = _RANDOM_316[23:21];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_is_load = _RANDOM_316[24];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_is_sta = _RANDOM_316[25];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ctrl_is_std = _RANDOM_316[26];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_iw_state = _RANDOM_316[28:27];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_iw_p1_poisoned = _RANDOM_316[29];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_iw_p2_poisoned = _RANDOM_316[30];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_br = _RANDOM_316[31];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_jalr = _RANDOM_317[0];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_jal = _RANDOM_317[1];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_sfb = _RANDOM_317[2];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_br_mask = _RANDOM_317[18:3];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_br_tag = _RANDOM_317[22:19];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ftq_idx = _RANDOM_317[28:23];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_edge_inst = _RANDOM_317[29];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_pc_lob = {_RANDOM_317[31:30], _RANDOM_318[3:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_taken = _RANDOM_318[4];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_imm_packed = _RANDOM_318[24:5];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_csr_addr = {_RANDOM_318[31:25], _RANDOM_319[4:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_rob_idx = _RANDOM_319[12:5];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ldq_idx = _RANDOM_319[17:13];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_stq_idx = _RANDOM_319[22:18];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_rxq_idx = _RANDOM_319[24:23];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_pdst = _RANDOM_319[30:25];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_prs1 = {_RANDOM_319[31], _RANDOM_320[4:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_prs2 = _RANDOM_320[10:5];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_prs3 = _RANDOM_320[16:11];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ppred = _RANDOM_320[22:17];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_prs1_busy = _RANDOM_320[23];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_prs2_busy = _RANDOM_320[24];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_prs3_busy = _RANDOM_320[25];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ppred_busy = _RANDOM_320[26];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_stale_pdst = {_RANDOM_320[31:27], _RANDOM_321[0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_exception = _RANDOM_321[1];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_exc_cause = {_RANDOM_321[31:2], _RANDOM_322, _RANDOM_323[1:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_uop_bypassable = _RANDOM_323[2];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_mem_cmd = _RANDOM_323[7:3];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_mem_size = _RANDOM_323[9:8];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_mem_signed = _RANDOM_323[10];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_fence = _RANDOM_323[11];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_fencei = _RANDOM_323[12];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_amo = _RANDOM_323[13];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_uses_ldq = _RANDOM_323[14];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_uses_stq = _RANDOM_323[15];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_sys_pc2epc = _RANDOM_323[16];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_is_unique = _RANDOM_323[17];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_flush_on_commit = _RANDOM_323[18];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ldst_is_rs1 = _RANDOM_323[19];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ldst = _RANDOM_323[25:20];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_lrs1 = _RANDOM_323[31:26];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_lrs2 = _RANDOM_324[5:0];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_lrs3 = _RANDOM_324[11:6];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_ldst_val = _RANDOM_324[12];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_dst_rtype = _RANDOM_324[14:13];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_lrs1_rtype = _RANDOM_324[16:15];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_lrs2_rtype = _RANDOM_324[18:17];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_frs3_en = _RANDOM_324[19];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_fp_val = _RANDOM_324[20];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_fp_single = _RANDOM_324[21];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_xcpt_pf_if = _RANDOM_324[22];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_xcpt_ae_if = _RANDOM_324[23];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_xcpt_ma_if = _RANDOM_324[24];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_bp_debug_if = _RANDOM_324[25];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_bp_xcpt_if = _RANDOM_324[26];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_debug_fsrc = _RANDOM_324[28:27];	// @[lsu.scala:209:16]
        ldq_18_bits_uop_debug_tsrc = _RANDOM_324[30:29];	// @[lsu.scala:209:16]
        ldq_18_bits_addr_valid = _RANDOM_324[31];	// @[lsu.scala:209:16]
        ldq_18_bits_addr_bits = {_RANDOM_325, _RANDOM_326[7:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_addr_is_virtual = _RANDOM_326[8];	// @[lsu.scala:209:16]
        ldq_18_bits_addr_is_uncacheable = _RANDOM_326[9];	// @[lsu.scala:209:16]
        ldq_18_bits_executed = _RANDOM_326[10];	// @[lsu.scala:209:16]
        ldq_18_bits_succeeded = _RANDOM_326[11];	// @[lsu.scala:209:16]
        ldq_18_bits_order_fail = _RANDOM_326[12];	// @[lsu.scala:209:16]
        ldq_18_bits_observed = _RANDOM_326[13];	// @[lsu.scala:209:16]
        ldq_18_bits_st_dep_mask = {_RANDOM_326[31:14], _RANDOM_327[5:0]};	// @[lsu.scala:209:16]
        ldq_18_bits_youngest_stq_idx = _RANDOM_327[10:6];	// @[lsu.scala:209:16]
        ldq_18_bits_forward_std_val = _RANDOM_327[11];	// @[lsu.scala:209:16]
        ldq_18_bits_forward_stq_idx = _RANDOM_327[16:12];	// @[lsu.scala:209:16]
        ldq_19_valid = _RANDOM_329[17];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_uopc = _RANDOM_329[24:18];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_inst = {_RANDOM_329[31:25], _RANDOM_330[24:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_debug_inst = {_RANDOM_330[31:25], _RANDOM_331[24:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_rvc = _RANDOM_331[25];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_debug_pc = {_RANDOM_331[31:26], _RANDOM_332, _RANDOM_333[1:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_iq_type = _RANDOM_333[4:2];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_fu_code = _RANDOM_333[14:5];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_br_type = _RANDOM_333[18:15];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_op1_sel = _RANDOM_333[20:19];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_op2_sel = _RANDOM_333[23:21];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_imm_sel = _RANDOM_333[26:24];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_op_fcn = _RANDOM_333[30:27];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_fcn_dw = _RANDOM_333[31];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_csr_cmd = _RANDOM_334[2:0];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_is_load = _RANDOM_334[3];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_is_sta = _RANDOM_334[4];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ctrl_is_std = _RANDOM_334[5];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_iw_state = _RANDOM_334[7:6];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_iw_p1_poisoned = _RANDOM_334[8];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_iw_p2_poisoned = _RANDOM_334[9];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_br = _RANDOM_334[10];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_jalr = _RANDOM_334[11];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_jal = _RANDOM_334[12];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_sfb = _RANDOM_334[13];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_br_mask = _RANDOM_334[29:14];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_br_tag = {_RANDOM_334[31:30], _RANDOM_335[1:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ftq_idx = _RANDOM_335[7:2];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_edge_inst = _RANDOM_335[8];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_pc_lob = _RANDOM_335[14:9];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_taken = _RANDOM_335[15];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_imm_packed = {_RANDOM_335[31:16], _RANDOM_336[3:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_csr_addr = _RANDOM_336[15:4];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_rob_idx = _RANDOM_336[23:16];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ldq_idx = _RANDOM_336[28:24];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_stq_idx = {_RANDOM_336[31:29], _RANDOM_337[1:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_rxq_idx = _RANDOM_337[3:2];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_pdst = _RANDOM_337[9:4];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_prs1 = _RANDOM_337[15:10];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_prs2 = _RANDOM_337[21:16];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_prs3 = _RANDOM_337[27:22];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ppred = {_RANDOM_337[31:28], _RANDOM_338[1:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_prs1_busy = _RANDOM_338[2];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_prs2_busy = _RANDOM_338[3];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_prs3_busy = _RANDOM_338[4];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ppred_busy = _RANDOM_338[5];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_stale_pdst = _RANDOM_338[11:6];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_exception = _RANDOM_338[12];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_exc_cause = {_RANDOM_338[31:13], _RANDOM_339, _RANDOM_340[12:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_bypassable = _RANDOM_340[13];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_mem_cmd = _RANDOM_340[18:14];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_mem_size = _RANDOM_340[20:19];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_mem_signed = _RANDOM_340[21];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_fence = _RANDOM_340[22];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_fencei = _RANDOM_340[23];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_amo = _RANDOM_340[24];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_uses_ldq = _RANDOM_340[25];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_uses_stq = _RANDOM_340[26];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_sys_pc2epc = _RANDOM_340[27];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_is_unique = _RANDOM_340[28];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_flush_on_commit = _RANDOM_340[29];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ldst_is_rs1 = _RANDOM_340[30];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ldst = {_RANDOM_340[31], _RANDOM_341[4:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_uop_lrs1 = _RANDOM_341[10:5];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_lrs2 = _RANDOM_341[16:11];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_lrs3 = _RANDOM_341[22:17];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_ldst_val = _RANDOM_341[23];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_dst_rtype = _RANDOM_341[25:24];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_lrs1_rtype = _RANDOM_341[27:26];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_lrs2_rtype = _RANDOM_341[29:28];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_frs3_en = _RANDOM_341[30];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_fp_val = _RANDOM_341[31];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_fp_single = _RANDOM_342[0];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_xcpt_pf_if = _RANDOM_342[1];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_xcpt_ae_if = _RANDOM_342[2];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_xcpt_ma_if = _RANDOM_342[3];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_bp_debug_if = _RANDOM_342[4];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_bp_xcpt_if = _RANDOM_342[5];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_debug_fsrc = _RANDOM_342[7:6];	// @[lsu.scala:209:16]
        ldq_19_bits_uop_debug_tsrc = _RANDOM_342[9:8];	// @[lsu.scala:209:16]
        ldq_19_bits_addr_valid = _RANDOM_342[10];	// @[lsu.scala:209:16]
        ldq_19_bits_addr_bits = {_RANDOM_342[31:11], _RANDOM_343[18:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_addr_is_virtual = _RANDOM_343[19];	// @[lsu.scala:209:16]
        ldq_19_bits_addr_is_uncacheable = _RANDOM_343[20];	// @[lsu.scala:209:16]
        ldq_19_bits_executed = _RANDOM_343[21];	// @[lsu.scala:209:16]
        ldq_19_bits_succeeded = _RANDOM_343[22];	// @[lsu.scala:209:16]
        ldq_19_bits_order_fail = _RANDOM_343[23];	// @[lsu.scala:209:16]
        ldq_19_bits_observed = _RANDOM_343[24];	// @[lsu.scala:209:16]
        ldq_19_bits_st_dep_mask = {_RANDOM_343[31:25], _RANDOM_344[16:0]};	// @[lsu.scala:209:16]
        ldq_19_bits_youngest_stq_idx = _RANDOM_344[21:17];	// @[lsu.scala:209:16]
        ldq_19_bits_forward_std_val = _RANDOM_344[22];	// @[lsu.scala:209:16]
        ldq_19_bits_forward_stq_idx = _RANDOM_344[27:23];	// @[lsu.scala:209:16]
        ldq_20_valid = _RANDOM_346[28];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_uopc = {_RANDOM_346[31:29], _RANDOM_347[3:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_inst = {_RANDOM_347[31:4], _RANDOM_348[3:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_debug_inst = {_RANDOM_348[31:4], _RANDOM_349[3:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_rvc = _RANDOM_349[4];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_debug_pc = {_RANDOM_349[31:5], _RANDOM_350[12:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_iq_type = _RANDOM_350[15:13];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_fu_code = _RANDOM_350[25:16];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_br_type = _RANDOM_350[29:26];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_op1_sel = _RANDOM_350[31:30];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_op2_sel = _RANDOM_351[2:0];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_imm_sel = _RANDOM_351[5:3];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_op_fcn = _RANDOM_351[9:6];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_fcn_dw = _RANDOM_351[10];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_csr_cmd = _RANDOM_351[13:11];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_is_load = _RANDOM_351[14];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_is_sta = _RANDOM_351[15];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ctrl_is_std = _RANDOM_351[16];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_iw_state = _RANDOM_351[18:17];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_iw_p1_poisoned = _RANDOM_351[19];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_iw_p2_poisoned = _RANDOM_351[20];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_br = _RANDOM_351[21];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_jalr = _RANDOM_351[22];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_jal = _RANDOM_351[23];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_sfb = _RANDOM_351[24];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_br_mask = {_RANDOM_351[31:25], _RANDOM_352[8:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_br_tag = _RANDOM_352[12:9];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ftq_idx = _RANDOM_352[18:13];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_edge_inst = _RANDOM_352[19];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_pc_lob = _RANDOM_352[25:20];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_taken = _RANDOM_352[26];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_imm_packed = {_RANDOM_352[31:27], _RANDOM_353[14:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_csr_addr = _RANDOM_353[26:15];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_rob_idx = {_RANDOM_353[31:27], _RANDOM_354[2:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ldq_idx = _RANDOM_354[7:3];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_stq_idx = _RANDOM_354[12:8];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_rxq_idx = _RANDOM_354[14:13];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_pdst = _RANDOM_354[20:15];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_prs1 = _RANDOM_354[26:21];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_prs2 = {_RANDOM_354[31:27], _RANDOM_355[0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_prs3 = _RANDOM_355[6:1];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ppred = _RANDOM_355[12:7];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_prs1_busy = _RANDOM_355[13];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_prs2_busy = _RANDOM_355[14];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_prs3_busy = _RANDOM_355[15];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ppred_busy = _RANDOM_355[16];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_stale_pdst = _RANDOM_355[22:17];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_exception = _RANDOM_355[23];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_exc_cause = {_RANDOM_355[31:24], _RANDOM_356, _RANDOM_357[23:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_bypassable = _RANDOM_357[24];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_mem_cmd = _RANDOM_357[29:25];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_mem_size = _RANDOM_357[31:30];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_mem_signed = _RANDOM_358[0];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_fence = _RANDOM_358[1];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_fencei = _RANDOM_358[2];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_amo = _RANDOM_358[3];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_uses_ldq = _RANDOM_358[4];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_uses_stq = _RANDOM_358[5];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_sys_pc2epc = _RANDOM_358[6];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_is_unique = _RANDOM_358[7];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_flush_on_commit = _RANDOM_358[8];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ldst_is_rs1 = _RANDOM_358[9];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ldst = _RANDOM_358[15:10];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_lrs1 = _RANDOM_358[21:16];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_lrs2 = _RANDOM_358[27:22];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_lrs3 = {_RANDOM_358[31:28], _RANDOM_359[1:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_uop_ldst_val = _RANDOM_359[2];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_dst_rtype = _RANDOM_359[4:3];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_lrs1_rtype = _RANDOM_359[6:5];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_lrs2_rtype = _RANDOM_359[8:7];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_frs3_en = _RANDOM_359[9];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_fp_val = _RANDOM_359[10];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_fp_single = _RANDOM_359[11];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_xcpt_pf_if = _RANDOM_359[12];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_xcpt_ae_if = _RANDOM_359[13];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_xcpt_ma_if = _RANDOM_359[14];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_bp_debug_if = _RANDOM_359[15];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_bp_xcpt_if = _RANDOM_359[16];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_debug_fsrc = _RANDOM_359[18:17];	// @[lsu.scala:209:16]
        ldq_20_bits_uop_debug_tsrc = _RANDOM_359[20:19];	// @[lsu.scala:209:16]
        ldq_20_bits_addr_valid = _RANDOM_359[21];	// @[lsu.scala:209:16]
        ldq_20_bits_addr_bits = {_RANDOM_359[31:22], _RANDOM_360[29:0]};	// @[lsu.scala:209:16]
        ldq_20_bits_addr_is_virtual = _RANDOM_360[30];	// @[lsu.scala:209:16]
        ldq_20_bits_addr_is_uncacheable = _RANDOM_360[31];	// @[lsu.scala:209:16]
        ldq_20_bits_executed = _RANDOM_361[0];	// @[lsu.scala:209:16]
        ldq_20_bits_succeeded = _RANDOM_361[1];	// @[lsu.scala:209:16]
        ldq_20_bits_order_fail = _RANDOM_361[2];	// @[lsu.scala:209:16]
        ldq_20_bits_observed = _RANDOM_361[3];	// @[lsu.scala:209:16]
        ldq_20_bits_st_dep_mask = _RANDOM_361[27:4];	// @[lsu.scala:209:16]
        ldq_20_bits_youngest_stq_idx = {_RANDOM_361[31:28], _RANDOM_362[0]};	// @[lsu.scala:209:16]
        ldq_20_bits_forward_std_val = _RANDOM_362[1];	// @[lsu.scala:209:16]
        ldq_20_bits_forward_stq_idx = _RANDOM_362[6:2];	// @[lsu.scala:209:16]
        ldq_21_valid = _RANDOM_364[7];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_uopc = _RANDOM_364[14:8];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_inst = {_RANDOM_364[31:15], _RANDOM_365[14:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_debug_inst = {_RANDOM_365[31:15], _RANDOM_366[14:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_rvc = _RANDOM_366[15];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_debug_pc = {_RANDOM_366[31:16], _RANDOM_367[23:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_iq_type = _RANDOM_367[26:24];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_fu_code = {_RANDOM_367[31:27], _RANDOM_368[4:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_br_type = _RANDOM_368[8:5];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_op1_sel = _RANDOM_368[10:9];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_op2_sel = _RANDOM_368[13:11];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_imm_sel = _RANDOM_368[16:14];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_op_fcn = _RANDOM_368[20:17];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_fcn_dw = _RANDOM_368[21];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_csr_cmd = _RANDOM_368[24:22];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_is_load = _RANDOM_368[25];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_is_sta = _RANDOM_368[26];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ctrl_is_std = _RANDOM_368[27];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_iw_state = _RANDOM_368[29:28];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_iw_p1_poisoned = _RANDOM_368[30];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_iw_p2_poisoned = _RANDOM_368[31];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_br = _RANDOM_369[0];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_jalr = _RANDOM_369[1];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_jal = _RANDOM_369[2];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_sfb = _RANDOM_369[3];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_br_mask = _RANDOM_369[19:4];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_br_tag = _RANDOM_369[23:20];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ftq_idx = _RANDOM_369[29:24];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_edge_inst = _RANDOM_369[30];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_pc_lob = {_RANDOM_369[31], _RANDOM_370[4:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_taken = _RANDOM_370[5];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_imm_packed = _RANDOM_370[25:6];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_csr_addr = {_RANDOM_370[31:26], _RANDOM_371[5:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_rob_idx = _RANDOM_371[13:6];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ldq_idx = _RANDOM_371[18:14];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_stq_idx = _RANDOM_371[23:19];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_rxq_idx = _RANDOM_371[25:24];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_pdst = _RANDOM_371[31:26];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_prs1 = _RANDOM_372[5:0];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_prs2 = _RANDOM_372[11:6];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_prs3 = _RANDOM_372[17:12];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ppred = _RANDOM_372[23:18];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_prs1_busy = _RANDOM_372[24];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_prs2_busy = _RANDOM_372[25];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_prs3_busy = _RANDOM_372[26];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ppred_busy = _RANDOM_372[27];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_stale_pdst = {_RANDOM_372[31:28], _RANDOM_373[1:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_exception = _RANDOM_373[2];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_exc_cause = {_RANDOM_373[31:3], _RANDOM_374, _RANDOM_375[2:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_bypassable = _RANDOM_375[3];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_mem_cmd = _RANDOM_375[8:4];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_mem_size = _RANDOM_375[10:9];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_mem_signed = _RANDOM_375[11];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_fence = _RANDOM_375[12];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_fencei = _RANDOM_375[13];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_amo = _RANDOM_375[14];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_uses_ldq = _RANDOM_375[15];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_uses_stq = _RANDOM_375[16];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_sys_pc2epc = _RANDOM_375[17];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_is_unique = _RANDOM_375[18];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_flush_on_commit = _RANDOM_375[19];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ldst_is_rs1 = _RANDOM_375[20];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ldst = _RANDOM_375[26:21];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_lrs1 = {_RANDOM_375[31:27], _RANDOM_376[0]};	// @[lsu.scala:209:16]
        ldq_21_bits_uop_lrs2 = _RANDOM_376[6:1];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_lrs3 = _RANDOM_376[12:7];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_ldst_val = _RANDOM_376[13];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_dst_rtype = _RANDOM_376[15:14];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_lrs1_rtype = _RANDOM_376[17:16];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_lrs2_rtype = _RANDOM_376[19:18];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_frs3_en = _RANDOM_376[20];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_fp_val = _RANDOM_376[21];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_fp_single = _RANDOM_376[22];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_xcpt_pf_if = _RANDOM_376[23];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_xcpt_ae_if = _RANDOM_376[24];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_xcpt_ma_if = _RANDOM_376[25];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_bp_debug_if = _RANDOM_376[26];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_bp_xcpt_if = _RANDOM_376[27];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_debug_fsrc = _RANDOM_376[29:28];	// @[lsu.scala:209:16]
        ldq_21_bits_uop_debug_tsrc = _RANDOM_376[31:30];	// @[lsu.scala:209:16]
        ldq_21_bits_addr_valid = _RANDOM_377[0];	// @[lsu.scala:209:16]
        ldq_21_bits_addr_bits = {_RANDOM_377[31:1], _RANDOM_378[8:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_addr_is_virtual = _RANDOM_378[9];	// @[lsu.scala:209:16]
        ldq_21_bits_addr_is_uncacheable = _RANDOM_378[10];	// @[lsu.scala:209:16]
        ldq_21_bits_executed = _RANDOM_378[11];	// @[lsu.scala:209:16]
        ldq_21_bits_succeeded = _RANDOM_378[12];	// @[lsu.scala:209:16]
        ldq_21_bits_order_fail = _RANDOM_378[13];	// @[lsu.scala:209:16]
        ldq_21_bits_observed = _RANDOM_378[14];	// @[lsu.scala:209:16]
        ldq_21_bits_st_dep_mask = {_RANDOM_378[31:15], _RANDOM_379[6:0]};	// @[lsu.scala:209:16]
        ldq_21_bits_youngest_stq_idx = _RANDOM_379[11:7];	// @[lsu.scala:209:16]
        ldq_21_bits_forward_std_val = _RANDOM_379[12];	// @[lsu.scala:209:16]
        ldq_21_bits_forward_stq_idx = _RANDOM_379[17:13];	// @[lsu.scala:209:16]
        ldq_22_valid = _RANDOM_381[18];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_uopc = _RANDOM_381[25:19];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_inst = {_RANDOM_381[31:26], _RANDOM_382[25:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_debug_inst = {_RANDOM_382[31:26], _RANDOM_383[25:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_rvc = _RANDOM_383[26];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_debug_pc = {_RANDOM_383[31:27], _RANDOM_384, _RANDOM_385[2:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_iq_type = _RANDOM_385[5:3];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_fu_code = _RANDOM_385[15:6];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_br_type = _RANDOM_385[19:16];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_op1_sel = _RANDOM_385[21:20];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_op2_sel = _RANDOM_385[24:22];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_imm_sel = _RANDOM_385[27:25];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_op_fcn = _RANDOM_385[31:28];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_fcn_dw = _RANDOM_386[0];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_csr_cmd = _RANDOM_386[3:1];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_is_load = _RANDOM_386[4];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_is_sta = _RANDOM_386[5];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ctrl_is_std = _RANDOM_386[6];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_iw_state = _RANDOM_386[8:7];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_iw_p1_poisoned = _RANDOM_386[9];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_iw_p2_poisoned = _RANDOM_386[10];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_br = _RANDOM_386[11];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_jalr = _RANDOM_386[12];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_jal = _RANDOM_386[13];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_sfb = _RANDOM_386[14];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_br_mask = _RANDOM_386[30:15];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_br_tag = {_RANDOM_386[31], _RANDOM_387[2:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ftq_idx = _RANDOM_387[8:3];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_edge_inst = _RANDOM_387[9];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_pc_lob = _RANDOM_387[15:10];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_taken = _RANDOM_387[16];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_imm_packed = {_RANDOM_387[31:17], _RANDOM_388[4:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_csr_addr = _RANDOM_388[16:5];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_rob_idx = _RANDOM_388[24:17];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ldq_idx = _RANDOM_388[29:25];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_stq_idx = {_RANDOM_388[31:30], _RANDOM_389[2:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_rxq_idx = _RANDOM_389[4:3];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_pdst = _RANDOM_389[10:5];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_prs1 = _RANDOM_389[16:11];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_prs2 = _RANDOM_389[22:17];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_prs3 = _RANDOM_389[28:23];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ppred = {_RANDOM_389[31:29], _RANDOM_390[2:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_prs1_busy = _RANDOM_390[3];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_prs2_busy = _RANDOM_390[4];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_prs3_busy = _RANDOM_390[5];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ppred_busy = _RANDOM_390[6];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_stale_pdst = _RANDOM_390[12:7];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_exception = _RANDOM_390[13];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_exc_cause = {_RANDOM_390[31:14], _RANDOM_391, _RANDOM_392[13:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_uop_bypassable = _RANDOM_392[14];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_mem_cmd = _RANDOM_392[19:15];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_mem_size = _RANDOM_392[21:20];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_mem_signed = _RANDOM_392[22];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_fence = _RANDOM_392[23];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_fencei = _RANDOM_392[24];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_amo = _RANDOM_392[25];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_uses_ldq = _RANDOM_392[26];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_uses_stq = _RANDOM_392[27];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_sys_pc2epc = _RANDOM_392[28];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_is_unique = _RANDOM_392[29];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_flush_on_commit = _RANDOM_392[30];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ldst_is_rs1 = _RANDOM_392[31];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ldst = _RANDOM_393[5:0];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_lrs1 = _RANDOM_393[11:6];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_lrs2 = _RANDOM_393[17:12];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_lrs3 = _RANDOM_393[23:18];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_ldst_val = _RANDOM_393[24];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_dst_rtype = _RANDOM_393[26:25];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_lrs1_rtype = _RANDOM_393[28:27];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_lrs2_rtype = _RANDOM_393[30:29];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_frs3_en = _RANDOM_393[31];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_fp_val = _RANDOM_394[0];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_fp_single = _RANDOM_394[1];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_xcpt_pf_if = _RANDOM_394[2];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_xcpt_ae_if = _RANDOM_394[3];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_xcpt_ma_if = _RANDOM_394[4];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_bp_debug_if = _RANDOM_394[5];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_bp_xcpt_if = _RANDOM_394[6];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_debug_fsrc = _RANDOM_394[8:7];	// @[lsu.scala:209:16]
        ldq_22_bits_uop_debug_tsrc = _RANDOM_394[10:9];	// @[lsu.scala:209:16]
        ldq_22_bits_addr_valid = _RANDOM_394[11];	// @[lsu.scala:209:16]
        ldq_22_bits_addr_bits = {_RANDOM_394[31:12], _RANDOM_395[19:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_addr_is_virtual = _RANDOM_395[20];	// @[lsu.scala:209:16]
        ldq_22_bits_addr_is_uncacheable = _RANDOM_395[21];	// @[lsu.scala:209:16]
        ldq_22_bits_executed = _RANDOM_395[22];	// @[lsu.scala:209:16]
        ldq_22_bits_succeeded = _RANDOM_395[23];	// @[lsu.scala:209:16]
        ldq_22_bits_order_fail = _RANDOM_395[24];	// @[lsu.scala:209:16]
        ldq_22_bits_observed = _RANDOM_395[25];	// @[lsu.scala:209:16]
        ldq_22_bits_st_dep_mask = {_RANDOM_395[31:26], _RANDOM_396[17:0]};	// @[lsu.scala:209:16]
        ldq_22_bits_youngest_stq_idx = _RANDOM_396[22:18];	// @[lsu.scala:209:16]
        ldq_22_bits_forward_std_val = _RANDOM_396[23];	// @[lsu.scala:209:16]
        ldq_22_bits_forward_stq_idx = _RANDOM_396[28:24];	// @[lsu.scala:209:16]
        ldq_23_valid = _RANDOM_398[29];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_uopc = {_RANDOM_398[31:30], _RANDOM_399[4:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_inst = {_RANDOM_399[31:5], _RANDOM_400[4:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_debug_inst = {_RANDOM_400[31:5], _RANDOM_401[4:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_rvc = _RANDOM_401[5];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_debug_pc = {_RANDOM_401[31:6], _RANDOM_402[13:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_iq_type = _RANDOM_402[16:14];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_fu_code = _RANDOM_402[26:17];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_br_type = _RANDOM_402[30:27];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_op1_sel = {_RANDOM_402[31], _RANDOM_403[0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_op2_sel = _RANDOM_403[3:1];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_imm_sel = _RANDOM_403[6:4];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_op_fcn = _RANDOM_403[10:7];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_fcn_dw = _RANDOM_403[11];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_csr_cmd = _RANDOM_403[14:12];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_is_load = _RANDOM_403[15];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_is_sta = _RANDOM_403[16];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ctrl_is_std = _RANDOM_403[17];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_iw_state = _RANDOM_403[19:18];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_iw_p1_poisoned = _RANDOM_403[20];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_iw_p2_poisoned = _RANDOM_403[21];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_br = _RANDOM_403[22];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_jalr = _RANDOM_403[23];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_jal = _RANDOM_403[24];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_sfb = _RANDOM_403[25];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_br_mask = {_RANDOM_403[31:26], _RANDOM_404[9:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_br_tag = _RANDOM_404[13:10];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ftq_idx = _RANDOM_404[19:14];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_edge_inst = _RANDOM_404[20];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_pc_lob = _RANDOM_404[26:21];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_taken = _RANDOM_404[27];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_imm_packed = {_RANDOM_404[31:28], _RANDOM_405[15:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_csr_addr = _RANDOM_405[27:16];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_rob_idx = {_RANDOM_405[31:28], _RANDOM_406[3:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ldq_idx = _RANDOM_406[8:4];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_stq_idx = _RANDOM_406[13:9];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_rxq_idx = _RANDOM_406[15:14];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_pdst = _RANDOM_406[21:16];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_prs1 = _RANDOM_406[27:22];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_prs2 = {_RANDOM_406[31:28], _RANDOM_407[1:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_prs3 = _RANDOM_407[7:2];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ppred = _RANDOM_407[13:8];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_prs1_busy = _RANDOM_407[14];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_prs2_busy = _RANDOM_407[15];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_prs3_busy = _RANDOM_407[16];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ppred_busy = _RANDOM_407[17];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_stale_pdst = _RANDOM_407[23:18];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_exception = _RANDOM_407[24];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_exc_cause = {_RANDOM_407[31:25], _RANDOM_408, _RANDOM_409[24:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_bypassable = _RANDOM_409[25];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_mem_cmd = _RANDOM_409[30:26];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_mem_size = {_RANDOM_409[31], _RANDOM_410[0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_mem_signed = _RANDOM_410[1];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_fence = _RANDOM_410[2];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_fencei = _RANDOM_410[3];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_amo = _RANDOM_410[4];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_uses_ldq = _RANDOM_410[5];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_uses_stq = _RANDOM_410[6];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_sys_pc2epc = _RANDOM_410[7];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_is_unique = _RANDOM_410[8];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_flush_on_commit = _RANDOM_410[9];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ldst_is_rs1 = _RANDOM_410[10];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ldst = _RANDOM_410[16:11];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_lrs1 = _RANDOM_410[22:17];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_lrs2 = _RANDOM_410[28:23];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_lrs3 = {_RANDOM_410[31:29], _RANDOM_411[2:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_uop_ldst_val = _RANDOM_411[3];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_dst_rtype = _RANDOM_411[5:4];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_lrs1_rtype = _RANDOM_411[7:6];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_lrs2_rtype = _RANDOM_411[9:8];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_frs3_en = _RANDOM_411[10];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_fp_val = _RANDOM_411[11];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_fp_single = _RANDOM_411[12];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_xcpt_pf_if = _RANDOM_411[13];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_xcpt_ae_if = _RANDOM_411[14];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_xcpt_ma_if = _RANDOM_411[15];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_bp_debug_if = _RANDOM_411[16];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_bp_xcpt_if = _RANDOM_411[17];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_debug_fsrc = _RANDOM_411[19:18];	// @[lsu.scala:209:16]
        ldq_23_bits_uop_debug_tsrc = _RANDOM_411[21:20];	// @[lsu.scala:209:16]
        ldq_23_bits_addr_valid = _RANDOM_411[22];	// @[lsu.scala:209:16]
        ldq_23_bits_addr_bits = {_RANDOM_411[31:23], _RANDOM_412[30:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_addr_is_virtual = _RANDOM_412[31];	// @[lsu.scala:209:16]
        ldq_23_bits_addr_is_uncacheable = _RANDOM_413[0];	// @[lsu.scala:209:16]
        ldq_23_bits_executed = _RANDOM_413[1];	// @[lsu.scala:209:16]
        ldq_23_bits_succeeded = _RANDOM_413[2];	// @[lsu.scala:209:16]
        ldq_23_bits_order_fail = _RANDOM_413[3];	// @[lsu.scala:209:16]
        ldq_23_bits_observed = _RANDOM_413[4];	// @[lsu.scala:209:16]
        ldq_23_bits_st_dep_mask = _RANDOM_413[28:5];	// @[lsu.scala:209:16]
        ldq_23_bits_youngest_stq_idx = {_RANDOM_413[31:29], _RANDOM_414[1:0]};	// @[lsu.scala:209:16]
        ldq_23_bits_forward_std_val = _RANDOM_414[2];	// @[lsu.scala:209:16]
        ldq_23_bits_forward_stq_idx = _RANDOM_414[7:3];	// @[lsu.scala:209:16]
        stq_0_valid = _RANDOM_416[8];	// @[lsu.scala:210:16]
        stq_0_bits_uop_uopc = _RANDOM_416[15:9];	// @[lsu.scala:210:16]
        stq_0_bits_uop_inst = {_RANDOM_416[31:16], _RANDOM_417[15:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_inst = {_RANDOM_417[31:16], _RANDOM_418[15:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_rvc = _RANDOM_418[16];	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_pc = {_RANDOM_418[31:17], _RANDOM_419[24:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_iq_type = _RANDOM_419[27:25];	// @[lsu.scala:210:16]
        stq_0_bits_uop_fu_code = {_RANDOM_419[31:28], _RANDOM_420[5:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_br_type = _RANDOM_420[9:6];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op1_sel = _RANDOM_420[11:10];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op2_sel = _RANDOM_420[14:12];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_imm_sel = _RANDOM_420[17:15];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_op_fcn = _RANDOM_420[21:18];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_fcn_dw = _RANDOM_420[22];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_csr_cmd = _RANDOM_420[25:23];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_is_load = _RANDOM_420[26];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_is_sta = _RANDOM_420[27];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ctrl_is_std = _RANDOM_420[28];	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_state = _RANDOM_420[30:29];	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_p1_poisoned = _RANDOM_420[31];	// @[lsu.scala:210:16]
        stq_0_bits_uop_iw_p2_poisoned = _RANDOM_421[0];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_br = _RANDOM_421[1];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_jalr = _RANDOM_421[2];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_jal = _RANDOM_421[3];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_sfb = _RANDOM_421[4];	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_mask = _RANDOM_421[20:5];	// @[lsu.scala:210:16]
        stq_0_bits_uop_br_tag = _RANDOM_421[24:21];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ftq_idx = _RANDOM_421[30:25];	// @[lsu.scala:210:16]
        stq_0_bits_uop_edge_inst = _RANDOM_421[31];	// @[lsu.scala:210:16]
        stq_0_bits_uop_pc_lob = _RANDOM_422[5:0];	// @[lsu.scala:210:16]
        stq_0_bits_uop_taken = _RANDOM_422[6];	// @[lsu.scala:210:16]
        stq_0_bits_uop_imm_packed = _RANDOM_422[26:7];	// @[lsu.scala:210:16]
        stq_0_bits_uop_csr_addr = {_RANDOM_422[31:27], _RANDOM_423[6:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_rob_idx = _RANDOM_423[14:7];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldq_idx = _RANDOM_423[19:15];	// @[lsu.scala:210:16]
        stq_0_bits_uop_stq_idx = _RANDOM_423[24:20];	// @[lsu.scala:210:16]
        stq_0_bits_uop_rxq_idx = _RANDOM_423[26:25];	// @[lsu.scala:210:16]
        stq_0_bits_uop_pdst = {_RANDOM_423[31:27], _RANDOM_424[0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs1 = _RANDOM_424[6:1];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs2 = _RANDOM_424[12:7];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs3 = _RANDOM_424[18:13];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ppred = _RANDOM_424[24:19];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs1_busy = _RANDOM_424[25];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs2_busy = _RANDOM_424[26];	// @[lsu.scala:210:16]
        stq_0_bits_uop_prs3_busy = _RANDOM_424[27];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ppred_busy = _RANDOM_424[28];	// @[lsu.scala:210:16]
        stq_0_bits_uop_stale_pdst = {_RANDOM_424[31:29], _RANDOM_425[2:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_exception = _RANDOM_425[3];	// @[lsu.scala:210:16]
        stq_0_bits_uop_exc_cause = {_RANDOM_425[31:4], _RANDOM_426, _RANDOM_427[3:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_bypassable = _RANDOM_427[4];	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_cmd = _RANDOM_427[9:5];	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_size = _RANDOM_427[11:10];	// @[lsu.scala:210:16]
        stq_0_bits_uop_mem_signed = _RANDOM_427[12];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_fence = _RANDOM_427[13];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_fencei = _RANDOM_427[14];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_amo = _RANDOM_427[15];	// @[lsu.scala:210:16]
        stq_0_bits_uop_uses_ldq = _RANDOM_427[16];	// @[lsu.scala:210:16]
        stq_0_bits_uop_uses_stq = _RANDOM_427[17];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_sys_pc2epc = _RANDOM_427[18];	// @[lsu.scala:210:16]
        stq_0_bits_uop_is_unique = _RANDOM_427[19];	// @[lsu.scala:210:16]
        stq_0_bits_uop_flush_on_commit = _RANDOM_427[20];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst_is_rs1 = _RANDOM_427[21];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst = _RANDOM_427[27:22];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1 = {_RANDOM_427[31:28], _RANDOM_428[1:0]};	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2 = _RANDOM_428[7:2];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs3 = _RANDOM_428[13:8];	// @[lsu.scala:210:16]
        stq_0_bits_uop_ldst_val = _RANDOM_428[14];	// @[lsu.scala:210:16]
        stq_0_bits_uop_dst_rtype = _RANDOM_428[16:15];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs1_rtype = _RANDOM_428[18:17];	// @[lsu.scala:210:16]
        stq_0_bits_uop_lrs2_rtype = _RANDOM_428[20:19];	// @[lsu.scala:210:16]
        stq_0_bits_uop_frs3_en = _RANDOM_428[21];	// @[lsu.scala:210:16]
        stq_0_bits_uop_fp_val = _RANDOM_428[22];	// @[lsu.scala:210:16]
        stq_0_bits_uop_fp_single = _RANDOM_428[23];	// @[lsu.scala:210:16]
        stq_0_bits_uop_xcpt_pf_if = _RANDOM_428[24];	// @[lsu.scala:210:16]
        stq_0_bits_uop_xcpt_ae_if = _RANDOM_428[25];	// @[lsu.scala:210:16]
        stq_0_bits_uop_xcpt_ma_if = _RANDOM_428[26];	// @[lsu.scala:210:16]
        stq_0_bits_uop_bp_debug_if = _RANDOM_428[27];	// @[lsu.scala:210:16]
        stq_0_bits_uop_bp_xcpt_if = _RANDOM_428[28];	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_fsrc = _RANDOM_428[30:29];	// @[lsu.scala:210:16]
        stq_0_bits_uop_debug_tsrc = {_RANDOM_428[31], _RANDOM_429[0]};	// @[lsu.scala:210:16]
        stq_0_bits_addr_valid = _RANDOM_429[1];	// @[lsu.scala:210:16]
        stq_0_bits_addr_bits = {_RANDOM_429[31:2], _RANDOM_430[9:0]};	// @[lsu.scala:210:16]
        stq_0_bits_addr_is_virtual = _RANDOM_430[10];	// @[lsu.scala:210:16]
        stq_0_bits_data_valid = _RANDOM_430[11];	// @[lsu.scala:210:16]
        stq_0_bits_data_bits = {_RANDOM_430[31:12], _RANDOM_431, _RANDOM_432[11:0]};	// @[lsu.scala:210:16]
        stq_0_bits_committed = _RANDOM_432[12];	// @[lsu.scala:210:16]
        stq_0_bits_succeeded = _RANDOM_432[13];	// @[lsu.scala:210:16]
        stq_1_valid = _RANDOM_434[14];	// @[lsu.scala:210:16]
        stq_1_bits_uop_uopc = _RANDOM_434[21:15];	// @[lsu.scala:210:16]
        stq_1_bits_uop_inst = {_RANDOM_434[31:22], _RANDOM_435[21:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_inst = {_RANDOM_435[31:22], _RANDOM_436[21:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_rvc = _RANDOM_436[22];	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_pc = {_RANDOM_436[31:23], _RANDOM_437[30:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_iq_type = {_RANDOM_437[31], _RANDOM_438[1:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_fu_code = _RANDOM_438[11:2];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_br_type = _RANDOM_438[15:12];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op1_sel = _RANDOM_438[17:16];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op2_sel = _RANDOM_438[20:18];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_imm_sel = _RANDOM_438[23:21];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_op_fcn = _RANDOM_438[27:24];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_fcn_dw = _RANDOM_438[28];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_csr_cmd = _RANDOM_438[31:29];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_is_load = _RANDOM_439[0];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_is_sta = _RANDOM_439[1];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ctrl_is_std = _RANDOM_439[2];	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_state = _RANDOM_439[4:3];	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_p1_poisoned = _RANDOM_439[5];	// @[lsu.scala:210:16]
        stq_1_bits_uop_iw_p2_poisoned = _RANDOM_439[6];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_br = _RANDOM_439[7];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_jalr = _RANDOM_439[8];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_jal = _RANDOM_439[9];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_sfb = _RANDOM_439[10];	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_mask = _RANDOM_439[26:11];	// @[lsu.scala:210:16]
        stq_1_bits_uop_br_tag = _RANDOM_439[30:27];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ftq_idx = {_RANDOM_439[31], _RANDOM_440[4:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_edge_inst = _RANDOM_440[5];	// @[lsu.scala:210:16]
        stq_1_bits_uop_pc_lob = _RANDOM_440[11:6];	// @[lsu.scala:210:16]
        stq_1_bits_uop_taken = _RANDOM_440[12];	// @[lsu.scala:210:16]
        stq_1_bits_uop_imm_packed = {_RANDOM_440[31:13], _RANDOM_441[0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_csr_addr = _RANDOM_441[12:1];	// @[lsu.scala:210:16]
        stq_1_bits_uop_rob_idx = _RANDOM_441[20:13];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldq_idx = _RANDOM_441[25:21];	// @[lsu.scala:210:16]
        stq_1_bits_uop_stq_idx = _RANDOM_441[30:26];	// @[lsu.scala:210:16]
        stq_1_bits_uop_rxq_idx = {_RANDOM_441[31], _RANDOM_442[0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_pdst = _RANDOM_442[6:1];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs1 = _RANDOM_442[12:7];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs2 = _RANDOM_442[18:13];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs3 = _RANDOM_442[24:19];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ppred = _RANDOM_442[30:25];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs1_busy = _RANDOM_442[31];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs2_busy = _RANDOM_443[0];	// @[lsu.scala:210:16]
        stq_1_bits_uop_prs3_busy = _RANDOM_443[1];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ppred_busy = _RANDOM_443[2];	// @[lsu.scala:210:16]
        stq_1_bits_uop_stale_pdst = _RANDOM_443[8:3];	// @[lsu.scala:210:16]
        stq_1_bits_uop_exception = _RANDOM_443[9];	// @[lsu.scala:210:16]
        stq_1_bits_uop_exc_cause = {_RANDOM_443[31:10], _RANDOM_444, _RANDOM_445[9:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_bypassable = _RANDOM_445[10];	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_cmd = _RANDOM_445[15:11];	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_size = _RANDOM_445[17:16];	// @[lsu.scala:210:16]
        stq_1_bits_uop_mem_signed = _RANDOM_445[18];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_fence = _RANDOM_445[19];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_fencei = _RANDOM_445[20];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_amo = _RANDOM_445[21];	// @[lsu.scala:210:16]
        stq_1_bits_uop_uses_ldq = _RANDOM_445[22];	// @[lsu.scala:210:16]
        stq_1_bits_uop_uses_stq = _RANDOM_445[23];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_sys_pc2epc = _RANDOM_445[24];	// @[lsu.scala:210:16]
        stq_1_bits_uop_is_unique = _RANDOM_445[25];	// @[lsu.scala:210:16]
        stq_1_bits_uop_flush_on_commit = _RANDOM_445[26];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst_is_rs1 = _RANDOM_445[27];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst = {_RANDOM_445[31:28], _RANDOM_446[1:0]};	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1 = _RANDOM_446[7:2];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2 = _RANDOM_446[13:8];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs3 = _RANDOM_446[19:14];	// @[lsu.scala:210:16]
        stq_1_bits_uop_ldst_val = _RANDOM_446[20];	// @[lsu.scala:210:16]
        stq_1_bits_uop_dst_rtype = _RANDOM_446[22:21];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs1_rtype = _RANDOM_446[24:23];	// @[lsu.scala:210:16]
        stq_1_bits_uop_lrs2_rtype = _RANDOM_446[26:25];	// @[lsu.scala:210:16]
        stq_1_bits_uop_frs3_en = _RANDOM_446[27];	// @[lsu.scala:210:16]
        stq_1_bits_uop_fp_val = _RANDOM_446[28];	// @[lsu.scala:210:16]
        stq_1_bits_uop_fp_single = _RANDOM_446[29];	// @[lsu.scala:210:16]
        stq_1_bits_uop_xcpt_pf_if = _RANDOM_446[30];	// @[lsu.scala:210:16]
        stq_1_bits_uop_xcpt_ae_if = _RANDOM_446[31];	// @[lsu.scala:210:16]
        stq_1_bits_uop_xcpt_ma_if = _RANDOM_447[0];	// @[lsu.scala:210:16]
        stq_1_bits_uop_bp_debug_if = _RANDOM_447[1];	// @[lsu.scala:210:16]
        stq_1_bits_uop_bp_xcpt_if = _RANDOM_447[2];	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_fsrc = _RANDOM_447[4:3];	// @[lsu.scala:210:16]
        stq_1_bits_uop_debug_tsrc = _RANDOM_447[6:5];	// @[lsu.scala:210:16]
        stq_1_bits_addr_valid = _RANDOM_447[7];	// @[lsu.scala:210:16]
        stq_1_bits_addr_bits = {_RANDOM_447[31:8], _RANDOM_448[15:0]};	// @[lsu.scala:210:16]
        stq_1_bits_addr_is_virtual = _RANDOM_448[16];	// @[lsu.scala:210:16]
        stq_1_bits_data_valid = _RANDOM_448[17];	// @[lsu.scala:210:16]
        stq_1_bits_data_bits = {_RANDOM_448[31:18], _RANDOM_449, _RANDOM_450[17:0]};	// @[lsu.scala:210:16]
        stq_1_bits_committed = _RANDOM_450[18];	// @[lsu.scala:210:16]
        stq_1_bits_succeeded = _RANDOM_450[19];	// @[lsu.scala:210:16]
        stq_2_valid = _RANDOM_452[20];	// @[lsu.scala:210:16]
        stq_2_bits_uop_uopc = _RANDOM_452[27:21];	// @[lsu.scala:210:16]
        stq_2_bits_uop_inst = {_RANDOM_452[31:28], _RANDOM_453[27:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_inst = {_RANDOM_453[31:28], _RANDOM_454[27:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_rvc = _RANDOM_454[28];	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_pc = {_RANDOM_454[31:29], _RANDOM_455, _RANDOM_456[4:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_iq_type = _RANDOM_456[7:5];	// @[lsu.scala:210:16]
        stq_2_bits_uop_fu_code = _RANDOM_456[17:8];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_br_type = _RANDOM_456[21:18];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op1_sel = _RANDOM_456[23:22];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op2_sel = _RANDOM_456[26:24];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_imm_sel = _RANDOM_456[29:27];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_op_fcn = {_RANDOM_456[31:30], _RANDOM_457[1:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_fcn_dw = _RANDOM_457[2];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_csr_cmd = _RANDOM_457[5:3];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_is_load = _RANDOM_457[6];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_is_sta = _RANDOM_457[7];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ctrl_is_std = _RANDOM_457[8];	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_state = _RANDOM_457[10:9];	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_p1_poisoned = _RANDOM_457[11];	// @[lsu.scala:210:16]
        stq_2_bits_uop_iw_p2_poisoned = _RANDOM_457[12];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_br = _RANDOM_457[13];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_jalr = _RANDOM_457[14];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_jal = _RANDOM_457[15];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_sfb = _RANDOM_457[16];	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_mask = {_RANDOM_457[31:17], _RANDOM_458[0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_br_tag = _RANDOM_458[4:1];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ftq_idx = _RANDOM_458[10:5];	// @[lsu.scala:210:16]
        stq_2_bits_uop_edge_inst = _RANDOM_458[11];	// @[lsu.scala:210:16]
        stq_2_bits_uop_pc_lob = _RANDOM_458[17:12];	// @[lsu.scala:210:16]
        stq_2_bits_uop_taken = _RANDOM_458[18];	// @[lsu.scala:210:16]
        stq_2_bits_uop_imm_packed = {_RANDOM_458[31:19], _RANDOM_459[6:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_csr_addr = _RANDOM_459[18:7];	// @[lsu.scala:210:16]
        stq_2_bits_uop_rob_idx = _RANDOM_459[26:19];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldq_idx = _RANDOM_459[31:27];	// @[lsu.scala:210:16]
        stq_2_bits_uop_stq_idx = _RANDOM_460[4:0];	// @[lsu.scala:210:16]
        stq_2_bits_uop_rxq_idx = _RANDOM_460[6:5];	// @[lsu.scala:210:16]
        stq_2_bits_uop_pdst = _RANDOM_460[12:7];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs1 = _RANDOM_460[18:13];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs2 = _RANDOM_460[24:19];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs3 = _RANDOM_460[30:25];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ppred = {_RANDOM_460[31], _RANDOM_461[4:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs1_busy = _RANDOM_461[5];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs2_busy = _RANDOM_461[6];	// @[lsu.scala:210:16]
        stq_2_bits_uop_prs3_busy = _RANDOM_461[7];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ppred_busy = _RANDOM_461[8];	// @[lsu.scala:210:16]
        stq_2_bits_uop_stale_pdst = _RANDOM_461[14:9];	// @[lsu.scala:210:16]
        stq_2_bits_uop_exception = _RANDOM_461[15];	// @[lsu.scala:210:16]
        stq_2_bits_uop_exc_cause = {_RANDOM_461[31:16], _RANDOM_462, _RANDOM_463[15:0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_bypassable = _RANDOM_463[16];	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_cmd = _RANDOM_463[21:17];	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_size = _RANDOM_463[23:22];	// @[lsu.scala:210:16]
        stq_2_bits_uop_mem_signed = _RANDOM_463[24];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_fence = _RANDOM_463[25];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_fencei = _RANDOM_463[26];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_amo = _RANDOM_463[27];	// @[lsu.scala:210:16]
        stq_2_bits_uop_uses_ldq = _RANDOM_463[28];	// @[lsu.scala:210:16]
        stq_2_bits_uop_uses_stq = _RANDOM_463[29];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_sys_pc2epc = _RANDOM_463[30];	// @[lsu.scala:210:16]
        stq_2_bits_uop_is_unique = _RANDOM_463[31];	// @[lsu.scala:210:16]
        stq_2_bits_uop_flush_on_commit = _RANDOM_464[0];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst_is_rs1 = _RANDOM_464[1];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst = _RANDOM_464[7:2];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1 = _RANDOM_464[13:8];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2 = _RANDOM_464[19:14];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs3 = _RANDOM_464[25:20];	// @[lsu.scala:210:16]
        stq_2_bits_uop_ldst_val = _RANDOM_464[26];	// @[lsu.scala:210:16]
        stq_2_bits_uop_dst_rtype = _RANDOM_464[28:27];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs1_rtype = _RANDOM_464[30:29];	// @[lsu.scala:210:16]
        stq_2_bits_uop_lrs2_rtype = {_RANDOM_464[31], _RANDOM_465[0]};	// @[lsu.scala:210:16]
        stq_2_bits_uop_frs3_en = _RANDOM_465[1];	// @[lsu.scala:210:16]
        stq_2_bits_uop_fp_val = _RANDOM_465[2];	// @[lsu.scala:210:16]
        stq_2_bits_uop_fp_single = _RANDOM_465[3];	// @[lsu.scala:210:16]
        stq_2_bits_uop_xcpt_pf_if = _RANDOM_465[4];	// @[lsu.scala:210:16]
        stq_2_bits_uop_xcpt_ae_if = _RANDOM_465[5];	// @[lsu.scala:210:16]
        stq_2_bits_uop_xcpt_ma_if = _RANDOM_465[6];	// @[lsu.scala:210:16]
        stq_2_bits_uop_bp_debug_if = _RANDOM_465[7];	// @[lsu.scala:210:16]
        stq_2_bits_uop_bp_xcpt_if = _RANDOM_465[8];	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_fsrc = _RANDOM_465[10:9];	// @[lsu.scala:210:16]
        stq_2_bits_uop_debug_tsrc = _RANDOM_465[12:11];	// @[lsu.scala:210:16]
        stq_2_bits_addr_valid = _RANDOM_465[13];	// @[lsu.scala:210:16]
        stq_2_bits_addr_bits = {_RANDOM_465[31:14], _RANDOM_466[21:0]};	// @[lsu.scala:210:16]
        stq_2_bits_addr_is_virtual = _RANDOM_466[22];	// @[lsu.scala:210:16]
        stq_2_bits_data_valid = _RANDOM_466[23];	// @[lsu.scala:210:16]
        stq_2_bits_data_bits = {_RANDOM_466[31:24], _RANDOM_467, _RANDOM_468[23:0]};	// @[lsu.scala:210:16]
        stq_2_bits_committed = _RANDOM_468[24];	// @[lsu.scala:210:16]
        stq_2_bits_succeeded = _RANDOM_468[25];	// @[lsu.scala:210:16]
        stq_3_valid = _RANDOM_470[26];	// @[lsu.scala:210:16]
        stq_3_bits_uop_uopc = {_RANDOM_470[31:27], _RANDOM_471[1:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_inst = {_RANDOM_471[31:2], _RANDOM_472[1:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_inst = {_RANDOM_472[31:2], _RANDOM_473[1:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_rvc = _RANDOM_473[2];	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_pc = {_RANDOM_473[31:3], _RANDOM_474[10:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_iq_type = _RANDOM_474[13:11];	// @[lsu.scala:210:16]
        stq_3_bits_uop_fu_code = _RANDOM_474[23:14];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_br_type = _RANDOM_474[27:24];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op1_sel = _RANDOM_474[29:28];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op2_sel = {_RANDOM_474[31:30], _RANDOM_475[0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_imm_sel = _RANDOM_475[3:1];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_op_fcn = _RANDOM_475[7:4];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_fcn_dw = _RANDOM_475[8];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_csr_cmd = _RANDOM_475[11:9];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_is_load = _RANDOM_475[12];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_is_sta = _RANDOM_475[13];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ctrl_is_std = _RANDOM_475[14];	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_state = _RANDOM_475[16:15];	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_p1_poisoned = _RANDOM_475[17];	// @[lsu.scala:210:16]
        stq_3_bits_uop_iw_p2_poisoned = _RANDOM_475[18];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_br = _RANDOM_475[19];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_jalr = _RANDOM_475[20];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_jal = _RANDOM_475[21];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_sfb = _RANDOM_475[22];	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_mask = {_RANDOM_475[31:23], _RANDOM_476[6:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_br_tag = _RANDOM_476[10:7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ftq_idx = _RANDOM_476[16:11];	// @[lsu.scala:210:16]
        stq_3_bits_uop_edge_inst = _RANDOM_476[17];	// @[lsu.scala:210:16]
        stq_3_bits_uop_pc_lob = _RANDOM_476[23:18];	// @[lsu.scala:210:16]
        stq_3_bits_uop_taken = _RANDOM_476[24];	// @[lsu.scala:210:16]
        stq_3_bits_uop_imm_packed = {_RANDOM_476[31:25], _RANDOM_477[12:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_csr_addr = _RANDOM_477[24:13];	// @[lsu.scala:210:16]
        stq_3_bits_uop_rob_idx = {_RANDOM_477[31:25], _RANDOM_478[0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldq_idx = _RANDOM_478[5:1];	// @[lsu.scala:210:16]
        stq_3_bits_uop_stq_idx = _RANDOM_478[10:6];	// @[lsu.scala:210:16]
        stq_3_bits_uop_rxq_idx = _RANDOM_478[12:11];	// @[lsu.scala:210:16]
        stq_3_bits_uop_pdst = _RANDOM_478[18:13];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs1 = _RANDOM_478[24:19];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs2 = _RANDOM_478[30:25];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs3 = {_RANDOM_478[31], _RANDOM_479[4:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_ppred = _RANDOM_479[10:5];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs1_busy = _RANDOM_479[11];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs2_busy = _RANDOM_479[12];	// @[lsu.scala:210:16]
        stq_3_bits_uop_prs3_busy = _RANDOM_479[13];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ppred_busy = _RANDOM_479[14];	// @[lsu.scala:210:16]
        stq_3_bits_uop_stale_pdst = _RANDOM_479[20:15];	// @[lsu.scala:210:16]
        stq_3_bits_uop_exception = _RANDOM_479[21];	// @[lsu.scala:210:16]
        stq_3_bits_uop_exc_cause = {_RANDOM_479[31:22], _RANDOM_480, _RANDOM_481[21:0]};	// @[lsu.scala:210:16]
        stq_3_bits_uop_bypassable = _RANDOM_481[22];	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_cmd = _RANDOM_481[27:23];	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_size = _RANDOM_481[29:28];	// @[lsu.scala:210:16]
        stq_3_bits_uop_mem_signed = _RANDOM_481[30];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_fence = _RANDOM_481[31];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_fencei = _RANDOM_482[0];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_amo = _RANDOM_482[1];	// @[lsu.scala:210:16]
        stq_3_bits_uop_uses_ldq = _RANDOM_482[2];	// @[lsu.scala:210:16]
        stq_3_bits_uop_uses_stq = _RANDOM_482[3];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_sys_pc2epc = _RANDOM_482[4];	// @[lsu.scala:210:16]
        stq_3_bits_uop_is_unique = _RANDOM_482[5];	// @[lsu.scala:210:16]
        stq_3_bits_uop_flush_on_commit = _RANDOM_482[6];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst_is_rs1 = _RANDOM_482[7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst = _RANDOM_482[13:8];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1 = _RANDOM_482[19:14];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2 = _RANDOM_482[25:20];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs3 = _RANDOM_482[31:26];	// @[lsu.scala:210:16]
        stq_3_bits_uop_ldst_val = _RANDOM_483[0];	// @[lsu.scala:210:16]
        stq_3_bits_uop_dst_rtype = _RANDOM_483[2:1];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs1_rtype = _RANDOM_483[4:3];	// @[lsu.scala:210:16]
        stq_3_bits_uop_lrs2_rtype = _RANDOM_483[6:5];	// @[lsu.scala:210:16]
        stq_3_bits_uop_frs3_en = _RANDOM_483[7];	// @[lsu.scala:210:16]
        stq_3_bits_uop_fp_val = _RANDOM_483[8];	// @[lsu.scala:210:16]
        stq_3_bits_uop_fp_single = _RANDOM_483[9];	// @[lsu.scala:210:16]
        stq_3_bits_uop_xcpt_pf_if = _RANDOM_483[10];	// @[lsu.scala:210:16]
        stq_3_bits_uop_xcpt_ae_if = _RANDOM_483[11];	// @[lsu.scala:210:16]
        stq_3_bits_uop_xcpt_ma_if = _RANDOM_483[12];	// @[lsu.scala:210:16]
        stq_3_bits_uop_bp_debug_if = _RANDOM_483[13];	// @[lsu.scala:210:16]
        stq_3_bits_uop_bp_xcpt_if = _RANDOM_483[14];	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_fsrc = _RANDOM_483[16:15];	// @[lsu.scala:210:16]
        stq_3_bits_uop_debug_tsrc = _RANDOM_483[18:17];	// @[lsu.scala:210:16]
        stq_3_bits_addr_valid = _RANDOM_483[19];	// @[lsu.scala:210:16]
        stq_3_bits_addr_bits = {_RANDOM_483[31:20], _RANDOM_484[27:0]};	// @[lsu.scala:210:16]
        stq_3_bits_addr_is_virtual = _RANDOM_484[28];	// @[lsu.scala:210:16]
        stq_3_bits_data_valid = _RANDOM_484[29];	// @[lsu.scala:210:16]
        stq_3_bits_data_bits = {_RANDOM_484[31:30], _RANDOM_485, _RANDOM_486[29:0]};	// @[lsu.scala:210:16]
        stq_3_bits_committed = _RANDOM_486[30];	// @[lsu.scala:210:16]
        stq_3_bits_succeeded = _RANDOM_486[31];	// @[lsu.scala:210:16]
        stq_4_valid = _RANDOM_489[0];	// @[lsu.scala:210:16]
        stq_4_bits_uop_uopc = _RANDOM_489[7:1];	// @[lsu.scala:210:16]
        stq_4_bits_uop_inst = {_RANDOM_489[31:8], _RANDOM_490[7:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_inst = {_RANDOM_490[31:8], _RANDOM_491[7:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_rvc = _RANDOM_491[8];	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_pc = {_RANDOM_491[31:9], _RANDOM_492[16:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_iq_type = _RANDOM_492[19:17];	// @[lsu.scala:210:16]
        stq_4_bits_uop_fu_code = _RANDOM_492[29:20];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_br_type = {_RANDOM_492[31:30], _RANDOM_493[1:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op1_sel = _RANDOM_493[3:2];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op2_sel = _RANDOM_493[6:4];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_imm_sel = _RANDOM_493[9:7];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_op_fcn = _RANDOM_493[13:10];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_fcn_dw = _RANDOM_493[14];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_csr_cmd = _RANDOM_493[17:15];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_is_load = _RANDOM_493[18];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_is_sta = _RANDOM_493[19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ctrl_is_std = _RANDOM_493[20];	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_state = _RANDOM_493[22:21];	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_p1_poisoned = _RANDOM_493[23];	// @[lsu.scala:210:16]
        stq_4_bits_uop_iw_p2_poisoned = _RANDOM_493[24];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_br = _RANDOM_493[25];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_jalr = _RANDOM_493[26];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_jal = _RANDOM_493[27];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_sfb = _RANDOM_493[28];	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_mask = {_RANDOM_493[31:29], _RANDOM_494[12:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_br_tag = _RANDOM_494[16:13];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ftq_idx = _RANDOM_494[22:17];	// @[lsu.scala:210:16]
        stq_4_bits_uop_edge_inst = _RANDOM_494[23];	// @[lsu.scala:210:16]
        stq_4_bits_uop_pc_lob = _RANDOM_494[29:24];	// @[lsu.scala:210:16]
        stq_4_bits_uop_taken = _RANDOM_494[30];	// @[lsu.scala:210:16]
        stq_4_bits_uop_imm_packed = {_RANDOM_494[31], _RANDOM_495[18:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_csr_addr = _RANDOM_495[30:19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_rob_idx = {_RANDOM_495[31], _RANDOM_496[6:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldq_idx = _RANDOM_496[11:7];	// @[lsu.scala:210:16]
        stq_4_bits_uop_stq_idx = _RANDOM_496[16:12];	// @[lsu.scala:210:16]
        stq_4_bits_uop_rxq_idx = _RANDOM_496[18:17];	// @[lsu.scala:210:16]
        stq_4_bits_uop_pdst = _RANDOM_496[24:19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs1 = _RANDOM_496[30:25];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs2 = {_RANDOM_496[31], _RANDOM_497[4:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs3 = _RANDOM_497[10:5];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ppred = _RANDOM_497[16:11];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs1_busy = _RANDOM_497[17];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs2_busy = _RANDOM_497[18];	// @[lsu.scala:210:16]
        stq_4_bits_uop_prs3_busy = _RANDOM_497[19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ppred_busy = _RANDOM_497[20];	// @[lsu.scala:210:16]
        stq_4_bits_uop_stale_pdst = _RANDOM_497[26:21];	// @[lsu.scala:210:16]
        stq_4_bits_uop_exception = _RANDOM_497[27];	// @[lsu.scala:210:16]
        stq_4_bits_uop_exc_cause = {_RANDOM_497[31:28], _RANDOM_498, _RANDOM_499[27:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_bypassable = _RANDOM_499[28];	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_cmd = {_RANDOM_499[31:29], _RANDOM_500[1:0]};	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_size = _RANDOM_500[3:2];	// @[lsu.scala:210:16]
        stq_4_bits_uop_mem_signed = _RANDOM_500[4];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_fence = _RANDOM_500[5];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_fencei = _RANDOM_500[6];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_amo = _RANDOM_500[7];	// @[lsu.scala:210:16]
        stq_4_bits_uop_uses_ldq = _RANDOM_500[8];	// @[lsu.scala:210:16]
        stq_4_bits_uop_uses_stq = _RANDOM_500[9];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_sys_pc2epc = _RANDOM_500[10];	// @[lsu.scala:210:16]
        stq_4_bits_uop_is_unique = _RANDOM_500[11];	// @[lsu.scala:210:16]
        stq_4_bits_uop_flush_on_commit = _RANDOM_500[12];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst_is_rs1 = _RANDOM_500[13];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst = _RANDOM_500[19:14];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1 = _RANDOM_500[25:20];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2 = _RANDOM_500[31:26];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs3 = _RANDOM_501[5:0];	// @[lsu.scala:210:16]
        stq_4_bits_uop_ldst_val = _RANDOM_501[6];	// @[lsu.scala:210:16]
        stq_4_bits_uop_dst_rtype = _RANDOM_501[8:7];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs1_rtype = _RANDOM_501[10:9];	// @[lsu.scala:210:16]
        stq_4_bits_uop_lrs2_rtype = _RANDOM_501[12:11];	// @[lsu.scala:210:16]
        stq_4_bits_uop_frs3_en = _RANDOM_501[13];	// @[lsu.scala:210:16]
        stq_4_bits_uop_fp_val = _RANDOM_501[14];	// @[lsu.scala:210:16]
        stq_4_bits_uop_fp_single = _RANDOM_501[15];	// @[lsu.scala:210:16]
        stq_4_bits_uop_xcpt_pf_if = _RANDOM_501[16];	// @[lsu.scala:210:16]
        stq_4_bits_uop_xcpt_ae_if = _RANDOM_501[17];	// @[lsu.scala:210:16]
        stq_4_bits_uop_xcpt_ma_if = _RANDOM_501[18];	// @[lsu.scala:210:16]
        stq_4_bits_uop_bp_debug_if = _RANDOM_501[19];	// @[lsu.scala:210:16]
        stq_4_bits_uop_bp_xcpt_if = _RANDOM_501[20];	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_fsrc = _RANDOM_501[22:21];	// @[lsu.scala:210:16]
        stq_4_bits_uop_debug_tsrc = _RANDOM_501[24:23];	// @[lsu.scala:210:16]
        stq_4_bits_addr_valid = _RANDOM_501[25];	// @[lsu.scala:210:16]
        stq_4_bits_addr_bits = {_RANDOM_501[31:26], _RANDOM_502, _RANDOM_503[1:0]};	// @[lsu.scala:210:16]
        stq_4_bits_addr_is_virtual = _RANDOM_503[2];	// @[lsu.scala:210:16]
        stq_4_bits_data_valid = _RANDOM_503[3];	// @[lsu.scala:210:16]
        stq_4_bits_data_bits = {_RANDOM_503[31:4], _RANDOM_504, _RANDOM_505[3:0]};	// @[lsu.scala:210:16]
        stq_4_bits_committed = _RANDOM_505[4];	// @[lsu.scala:210:16]
        stq_4_bits_succeeded = _RANDOM_505[5];	// @[lsu.scala:210:16]
        stq_5_valid = _RANDOM_507[6];	// @[lsu.scala:210:16]
        stq_5_bits_uop_uopc = _RANDOM_507[13:7];	// @[lsu.scala:210:16]
        stq_5_bits_uop_inst = {_RANDOM_507[31:14], _RANDOM_508[13:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_inst = {_RANDOM_508[31:14], _RANDOM_509[13:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_rvc = _RANDOM_509[14];	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_pc = {_RANDOM_509[31:15], _RANDOM_510[22:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_iq_type = _RANDOM_510[25:23];	// @[lsu.scala:210:16]
        stq_5_bits_uop_fu_code = {_RANDOM_510[31:26], _RANDOM_511[3:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_br_type = _RANDOM_511[7:4];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op1_sel = _RANDOM_511[9:8];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op2_sel = _RANDOM_511[12:10];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_imm_sel = _RANDOM_511[15:13];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_op_fcn = _RANDOM_511[19:16];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_fcn_dw = _RANDOM_511[20];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_csr_cmd = _RANDOM_511[23:21];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_is_load = _RANDOM_511[24];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_is_sta = _RANDOM_511[25];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ctrl_is_std = _RANDOM_511[26];	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_state = _RANDOM_511[28:27];	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_p1_poisoned = _RANDOM_511[29];	// @[lsu.scala:210:16]
        stq_5_bits_uop_iw_p2_poisoned = _RANDOM_511[30];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_br = _RANDOM_511[31];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_jalr = _RANDOM_512[0];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_jal = _RANDOM_512[1];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_sfb = _RANDOM_512[2];	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_mask = _RANDOM_512[18:3];	// @[lsu.scala:210:16]
        stq_5_bits_uop_br_tag = _RANDOM_512[22:19];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ftq_idx = _RANDOM_512[28:23];	// @[lsu.scala:210:16]
        stq_5_bits_uop_edge_inst = _RANDOM_512[29];	// @[lsu.scala:210:16]
        stq_5_bits_uop_pc_lob = {_RANDOM_512[31:30], _RANDOM_513[3:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_taken = _RANDOM_513[4];	// @[lsu.scala:210:16]
        stq_5_bits_uop_imm_packed = _RANDOM_513[24:5];	// @[lsu.scala:210:16]
        stq_5_bits_uop_csr_addr = {_RANDOM_513[31:25], _RANDOM_514[4:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_rob_idx = _RANDOM_514[12:5];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldq_idx = _RANDOM_514[17:13];	// @[lsu.scala:210:16]
        stq_5_bits_uop_stq_idx = _RANDOM_514[22:18];	// @[lsu.scala:210:16]
        stq_5_bits_uop_rxq_idx = _RANDOM_514[24:23];	// @[lsu.scala:210:16]
        stq_5_bits_uop_pdst = _RANDOM_514[30:25];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs1 = {_RANDOM_514[31], _RANDOM_515[4:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs2 = _RANDOM_515[10:5];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs3 = _RANDOM_515[16:11];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ppred = _RANDOM_515[22:17];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs1_busy = _RANDOM_515[23];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs2_busy = _RANDOM_515[24];	// @[lsu.scala:210:16]
        stq_5_bits_uop_prs3_busy = _RANDOM_515[25];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ppred_busy = _RANDOM_515[26];	// @[lsu.scala:210:16]
        stq_5_bits_uop_stale_pdst = {_RANDOM_515[31:27], _RANDOM_516[0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_exception = _RANDOM_516[1];	// @[lsu.scala:210:16]
        stq_5_bits_uop_exc_cause = {_RANDOM_516[31:2], _RANDOM_517, _RANDOM_518[1:0]};	// @[lsu.scala:210:16]
        stq_5_bits_uop_bypassable = _RANDOM_518[2];	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_cmd = _RANDOM_518[7:3];	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_size = _RANDOM_518[9:8];	// @[lsu.scala:210:16]
        stq_5_bits_uop_mem_signed = _RANDOM_518[10];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_fence = _RANDOM_518[11];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_fencei = _RANDOM_518[12];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_amo = _RANDOM_518[13];	// @[lsu.scala:210:16]
        stq_5_bits_uop_uses_ldq = _RANDOM_518[14];	// @[lsu.scala:210:16]
        stq_5_bits_uop_uses_stq = _RANDOM_518[15];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_sys_pc2epc = _RANDOM_518[16];	// @[lsu.scala:210:16]
        stq_5_bits_uop_is_unique = _RANDOM_518[17];	// @[lsu.scala:210:16]
        stq_5_bits_uop_flush_on_commit = _RANDOM_518[18];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst_is_rs1 = _RANDOM_518[19];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst = _RANDOM_518[25:20];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1 = _RANDOM_518[31:26];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2 = _RANDOM_519[5:0];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs3 = _RANDOM_519[11:6];	// @[lsu.scala:210:16]
        stq_5_bits_uop_ldst_val = _RANDOM_519[12];	// @[lsu.scala:210:16]
        stq_5_bits_uop_dst_rtype = _RANDOM_519[14:13];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs1_rtype = _RANDOM_519[16:15];	// @[lsu.scala:210:16]
        stq_5_bits_uop_lrs2_rtype = _RANDOM_519[18:17];	// @[lsu.scala:210:16]
        stq_5_bits_uop_frs3_en = _RANDOM_519[19];	// @[lsu.scala:210:16]
        stq_5_bits_uop_fp_val = _RANDOM_519[20];	// @[lsu.scala:210:16]
        stq_5_bits_uop_fp_single = _RANDOM_519[21];	// @[lsu.scala:210:16]
        stq_5_bits_uop_xcpt_pf_if = _RANDOM_519[22];	// @[lsu.scala:210:16]
        stq_5_bits_uop_xcpt_ae_if = _RANDOM_519[23];	// @[lsu.scala:210:16]
        stq_5_bits_uop_xcpt_ma_if = _RANDOM_519[24];	// @[lsu.scala:210:16]
        stq_5_bits_uop_bp_debug_if = _RANDOM_519[25];	// @[lsu.scala:210:16]
        stq_5_bits_uop_bp_xcpt_if = _RANDOM_519[26];	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_fsrc = _RANDOM_519[28:27];	// @[lsu.scala:210:16]
        stq_5_bits_uop_debug_tsrc = _RANDOM_519[30:29];	// @[lsu.scala:210:16]
        stq_5_bits_addr_valid = _RANDOM_519[31];	// @[lsu.scala:210:16]
        stq_5_bits_addr_bits = {_RANDOM_520, _RANDOM_521[7:0]};	// @[lsu.scala:210:16]
        stq_5_bits_addr_is_virtual = _RANDOM_521[8];	// @[lsu.scala:210:16]
        stq_5_bits_data_valid = _RANDOM_521[9];	// @[lsu.scala:210:16]
        stq_5_bits_data_bits = {_RANDOM_521[31:10], _RANDOM_522, _RANDOM_523[9:0]};	// @[lsu.scala:210:16]
        stq_5_bits_committed = _RANDOM_523[10];	// @[lsu.scala:210:16]
        stq_5_bits_succeeded = _RANDOM_523[11];	// @[lsu.scala:210:16]
        stq_6_valid = _RANDOM_525[12];	// @[lsu.scala:210:16]
        stq_6_bits_uop_uopc = _RANDOM_525[19:13];	// @[lsu.scala:210:16]
        stq_6_bits_uop_inst = {_RANDOM_525[31:20], _RANDOM_526[19:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_inst = {_RANDOM_526[31:20], _RANDOM_527[19:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_rvc = _RANDOM_527[20];	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_pc = {_RANDOM_527[31:21], _RANDOM_528[28:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_iq_type = _RANDOM_528[31:29];	// @[lsu.scala:210:16]
        stq_6_bits_uop_fu_code = _RANDOM_529[9:0];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_br_type = _RANDOM_529[13:10];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op1_sel = _RANDOM_529[15:14];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op2_sel = _RANDOM_529[18:16];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_imm_sel = _RANDOM_529[21:19];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_op_fcn = _RANDOM_529[25:22];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_fcn_dw = _RANDOM_529[26];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_csr_cmd = _RANDOM_529[29:27];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_is_load = _RANDOM_529[30];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_is_sta = _RANDOM_529[31];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ctrl_is_std = _RANDOM_530[0];	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_state = _RANDOM_530[2:1];	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_p1_poisoned = _RANDOM_530[3];	// @[lsu.scala:210:16]
        stq_6_bits_uop_iw_p2_poisoned = _RANDOM_530[4];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_br = _RANDOM_530[5];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_jalr = _RANDOM_530[6];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_jal = _RANDOM_530[7];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_sfb = _RANDOM_530[8];	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_mask = _RANDOM_530[24:9];	// @[lsu.scala:210:16]
        stq_6_bits_uop_br_tag = _RANDOM_530[28:25];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ftq_idx = {_RANDOM_530[31:29], _RANDOM_531[2:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_edge_inst = _RANDOM_531[3];	// @[lsu.scala:210:16]
        stq_6_bits_uop_pc_lob = _RANDOM_531[9:4];	// @[lsu.scala:210:16]
        stq_6_bits_uop_taken = _RANDOM_531[10];	// @[lsu.scala:210:16]
        stq_6_bits_uop_imm_packed = _RANDOM_531[30:11];	// @[lsu.scala:210:16]
        stq_6_bits_uop_csr_addr = {_RANDOM_531[31], _RANDOM_532[10:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_rob_idx = _RANDOM_532[18:11];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldq_idx = _RANDOM_532[23:19];	// @[lsu.scala:210:16]
        stq_6_bits_uop_stq_idx = _RANDOM_532[28:24];	// @[lsu.scala:210:16]
        stq_6_bits_uop_rxq_idx = _RANDOM_532[30:29];	// @[lsu.scala:210:16]
        stq_6_bits_uop_pdst = {_RANDOM_532[31], _RANDOM_533[4:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs1 = _RANDOM_533[10:5];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs2 = _RANDOM_533[16:11];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs3 = _RANDOM_533[22:17];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ppred = _RANDOM_533[28:23];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs1_busy = _RANDOM_533[29];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs2_busy = _RANDOM_533[30];	// @[lsu.scala:210:16]
        stq_6_bits_uop_prs3_busy = _RANDOM_533[31];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ppred_busy = _RANDOM_534[0];	// @[lsu.scala:210:16]
        stq_6_bits_uop_stale_pdst = _RANDOM_534[6:1];	// @[lsu.scala:210:16]
        stq_6_bits_uop_exception = _RANDOM_534[7];	// @[lsu.scala:210:16]
        stq_6_bits_uop_exc_cause = {_RANDOM_534[31:8], _RANDOM_535, _RANDOM_536[7:0]};	// @[lsu.scala:210:16]
        stq_6_bits_uop_bypassable = _RANDOM_536[8];	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_cmd = _RANDOM_536[13:9];	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_size = _RANDOM_536[15:14];	// @[lsu.scala:210:16]
        stq_6_bits_uop_mem_signed = _RANDOM_536[16];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_fence = _RANDOM_536[17];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_fencei = _RANDOM_536[18];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_amo = _RANDOM_536[19];	// @[lsu.scala:210:16]
        stq_6_bits_uop_uses_ldq = _RANDOM_536[20];	// @[lsu.scala:210:16]
        stq_6_bits_uop_uses_stq = _RANDOM_536[21];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_sys_pc2epc = _RANDOM_536[22];	// @[lsu.scala:210:16]
        stq_6_bits_uop_is_unique = _RANDOM_536[23];	// @[lsu.scala:210:16]
        stq_6_bits_uop_flush_on_commit = _RANDOM_536[24];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst_is_rs1 = _RANDOM_536[25];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst = _RANDOM_536[31:26];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1 = _RANDOM_537[5:0];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2 = _RANDOM_537[11:6];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs3 = _RANDOM_537[17:12];	// @[lsu.scala:210:16]
        stq_6_bits_uop_ldst_val = _RANDOM_537[18];	// @[lsu.scala:210:16]
        stq_6_bits_uop_dst_rtype = _RANDOM_537[20:19];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs1_rtype = _RANDOM_537[22:21];	// @[lsu.scala:210:16]
        stq_6_bits_uop_lrs2_rtype = _RANDOM_537[24:23];	// @[lsu.scala:210:16]
        stq_6_bits_uop_frs3_en = _RANDOM_537[25];	// @[lsu.scala:210:16]
        stq_6_bits_uop_fp_val = _RANDOM_537[26];	// @[lsu.scala:210:16]
        stq_6_bits_uop_fp_single = _RANDOM_537[27];	// @[lsu.scala:210:16]
        stq_6_bits_uop_xcpt_pf_if = _RANDOM_537[28];	// @[lsu.scala:210:16]
        stq_6_bits_uop_xcpt_ae_if = _RANDOM_537[29];	// @[lsu.scala:210:16]
        stq_6_bits_uop_xcpt_ma_if = _RANDOM_537[30];	// @[lsu.scala:210:16]
        stq_6_bits_uop_bp_debug_if = _RANDOM_537[31];	// @[lsu.scala:210:16]
        stq_6_bits_uop_bp_xcpt_if = _RANDOM_538[0];	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_fsrc = _RANDOM_538[2:1];	// @[lsu.scala:210:16]
        stq_6_bits_uop_debug_tsrc = _RANDOM_538[4:3];	// @[lsu.scala:210:16]
        stq_6_bits_addr_valid = _RANDOM_538[5];	// @[lsu.scala:210:16]
        stq_6_bits_addr_bits = {_RANDOM_538[31:6], _RANDOM_539[13:0]};	// @[lsu.scala:210:16]
        stq_6_bits_addr_is_virtual = _RANDOM_539[14];	// @[lsu.scala:210:16]
        stq_6_bits_data_valid = _RANDOM_539[15];	// @[lsu.scala:210:16]
        stq_6_bits_data_bits = {_RANDOM_539[31:16], _RANDOM_540, _RANDOM_541[15:0]};	// @[lsu.scala:210:16]
        stq_6_bits_committed = _RANDOM_541[16];	// @[lsu.scala:210:16]
        stq_6_bits_succeeded = _RANDOM_541[17];	// @[lsu.scala:210:16]
        stq_7_valid = _RANDOM_543[18];	// @[lsu.scala:210:16]
        stq_7_bits_uop_uopc = _RANDOM_543[25:19];	// @[lsu.scala:210:16]
        stq_7_bits_uop_inst = {_RANDOM_543[31:26], _RANDOM_544[25:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_inst = {_RANDOM_544[31:26], _RANDOM_545[25:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_rvc = _RANDOM_545[26];	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_pc = {_RANDOM_545[31:27], _RANDOM_546, _RANDOM_547[2:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_iq_type = _RANDOM_547[5:3];	// @[lsu.scala:210:16]
        stq_7_bits_uop_fu_code = _RANDOM_547[15:6];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_br_type = _RANDOM_547[19:16];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op1_sel = _RANDOM_547[21:20];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op2_sel = _RANDOM_547[24:22];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_imm_sel = _RANDOM_547[27:25];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_op_fcn = _RANDOM_547[31:28];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_fcn_dw = _RANDOM_548[0];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_csr_cmd = _RANDOM_548[3:1];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_is_load = _RANDOM_548[4];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_is_sta = _RANDOM_548[5];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ctrl_is_std = _RANDOM_548[6];	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_state = _RANDOM_548[8:7];	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_p1_poisoned = _RANDOM_548[9];	// @[lsu.scala:210:16]
        stq_7_bits_uop_iw_p2_poisoned = _RANDOM_548[10];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_br = _RANDOM_548[11];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_jalr = _RANDOM_548[12];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_jal = _RANDOM_548[13];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_sfb = _RANDOM_548[14];	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_mask = _RANDOM_548[30:15];	// @[lsu.scala:210:16]
        stq_7_bits_uop_br_tag = {_RANDOM_548[31], _RANDOM_549[2:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_ftq_idx = _RANDOM_549[8:3];	// @[lsu.scala:210:16]
        stq_7_bits_uop_edge_inst = _RANDOM_549[9];	// @[lsu.scala:210:16]
        stq_7_bits_uop_pc_lob = _RANDOM_549[15:10];	// @[lsu.scala:210:16]
        stq_7_bits_uop_taken = _RANDOM_549[16];	// @[lsu.scala:210:16]
        stq_7_bits_uop_imm_packed = {_RANDOM_549[31:17], _RANDOM_550[4:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_csr_addr = _RANDOM_550[16:5];	// @[lsu.scala:210:16]
        stq_7_bits_uop_rob_idx = _RANDOM_550[24:17];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldq_idx = _RANDOM_550[29:25];	// @[lsu.scala:210:16]
        stq_7_bits_uop_stq_idx = {_RANDOM_550[31:30], _RANDOM_551[2:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_rxq_idx = _RANDOM_551[4:3];	// @[lsu.scala:210:16]
        stq_7_bits_uop_pdst = _RANDOM_551[10:5];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs1 = _RANDOM_551[16:11];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs2 = _RANDOM_551[22:17];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs3 = _RANDOM_551[28:23];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ppred = {_RANDOM_551[31:29], _RANDOM_552[2:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs1_busy = _RANDOM_552[3];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs2_busy = _RANDOM_552[4];	// @[lsu.scala:210:16]
        stq_7_bits_uop_prs3_busy = _RANDOM_552[5];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ppred_busy = _RANDOM_552[6];	// @[lsu.scala:210:16]
        stq_7_bits_uop_stale_pdst = _RANDOM_552[12:7];	// @[lsu.scala:210:16]
        stq_7_bits_uop_exception = _RANDOM_552[13];	// @[lsu.scala:210:16]
        stq_7_bits_uop_exc_cause = {_RANDOM_552[31:14], _RANDOM_553, _RANDOM_554[13:0]};	// @[lsu.scala:210:16]
        stq_7_bits_uop_bypassable = _RANDOM_554[14];	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_cmd = _RANDOM_554[19:15];	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_size = _RANDOM_554[21:20];	// @[lsu.scala:210:16]
        stq_7_bits_uop_mem_signed = _RANDOM_554[22];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_fence = _RANDOM_554[23];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_fencei = _RANDOM_554[24];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_amo = _RANDOM_554[25];	// @[lsu.scala:210:16]
        stq_7_bits_uop_uses_ldq = _RANDOM_554[26];	// @[lsu.scala:210:16]
        stq_7_bits_uop_uses_stq = _RANDOM_554[27];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_sys_pc2epc = _RANDOM_554[28];	// @[lsu.scala:210:16]
        stq_7_bits_uop_is_unique = _RANDOM_554[29];	// @[lsu.scala:210:16]
        stq_7_bits_uop_flush_on_commit = _RANDOM_554[30];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst_is_rs1 = _RANDOM_554[31];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst = _RANDOM_555[5:0];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1 = _RANDOM_555[11:6];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2 = _RANDOM_555[17:12];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs3 = _RANDOM_555[23:18];	// @[lsu.scala:210:16]
        stq_7_bits_uop_ldst_val = _RANDOM_555[24];	// @[lsu.scala:210:16]
        stq_7_bits_uop_dst_rtype = _RANDOM_555[26:25];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs1_rtype = _RANDOM_555[28:27];	// @[lsu.scala:210:16]
        stq_7_bits_uop_lrs2_rtype = _RANDOM_555[30:29];	// @[lsu.scala:210:16]
        stq_7_bits_uop_frs3_en = _RANDOM_555[31];	// @[lsu.scala:210:16]
        stq_7_bits_uop_fp_val = _RANDOM_556[0];	// @[lsu.scala:210:16]
        stq_7_bits_uop_fp_single = _RANDOM_556[1];	// @[lsu.scala:210:16]
        stq_7_bits_uop_xcpt_pf_if = _RANDOM_556[2];	// @[lsu.scala:210:16]
        stq_7_bits_uop_xcpt_ae_if = _RANDOM_556[3];	// @[lsu.scala:210:16]
        stq_7_bits_uop_xcpt_ma_if = _RANDOM_556[4];	// @[lsu.scala:210:16]
        stq_7_bits_uop_bp_debug_if = _RANDOM_556[5];	// @[lsu.scala:210:16]
        stq_7_bits_uop_bp_xcpt_if = _RANDOM_556[6];	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_fsrc = _RANDOM_556[8:7];	// @[lsu.scala:210:16]
        stq_7_bits_uop_debug_tsrc = _RANDOM_556[10:9];	// @[lsu.scala:210:16]
        stq_7_bits_addr_valid = _RANDOM_556[11];	// @[lsu.scala:210:16]
        stq_7_bits_addr_bits = {_RANDOM_556[31:12], _RANDOM_557[19:0]};	// @[lsu.scala:210:16]
        stq_7_bits_addr_is_virtual = _RANDOM_557[20];	// @[lsu.scala:210:16]
        stq_7_bits_data_valid = _RANDOM_557[21];	// @[lsu.scala:210:16]
        stq_7_bits_data_bits = {_RANDOM_557[31:22], _RANDOM_558, _RANDOM_559[21:0]};	// @[lsu.scala:210:16]
        stq_7_bits_committed = _RANDOM_559[22];	// @[lsu.scala:210:16]
        stq_7_bits_succeeded = _RANDOM_559[23];	// @[lsu.scala:210:16]
        stq_8_valid = _RANDOM_561[24];	// @[lsu.scala:210:16]
        stq_8_bits_uop_uopc = _RANDOM_561[31:25];	// @[lsu.scala:210:16]
        stq_8_bits_uop_inst = _RANDOM_562;	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_inst = _RANDOM_563;	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_rvc = _RANDOM_564[0];	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_pc = {_RANDOM_564[31:1], _RANDOM_565[8:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_iq_type = _RANDOM_565[11:9];	// @[lsu.scala:210:16]
        stq_8_bits_uop_fu_code = _RANDOM_565[21:12];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_br_type = _RANDOM_565[25:22];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op1_sel = _RANDOM_565[27:26];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op2_sel = _RANDOM_565[30:28];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_imm_sel = {_RANDOM_565[31], _RANDOM_566[1:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_op_fcn = _RANDOM_566[5:2];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_fcn_dw = _RANDOM_566[6];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_csr_cmd = _RANDOM_566[9:7];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_is_load = _RANDOM_566[10];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_is_sta = _RANDOM_566[11];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ctrl_is_std = _RANDOM_566[12];	// @[lsu.scala:210:16]
        stq_8_bits_uop_iw_state = _RANDOM_566[14:13];	// @[lsu.scala:210:16]
        stq_8_bits_uop_iw_p1_poisoned = _RANDOM_566[15];	// @[lsu.scala:210:16]
        stq_8_bits_uop_iw_p2_poisoned = _RANDOM_566[16];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_br = _RANDOM_566[17];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_jalr = _RANDOM_566[18];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_jal = _RANDOM_566[19];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_sfb = _RANDOM_566[20];	// @[lsu.scala:210:16]
        stq_8_bits_uop_br_mask = {_RANDOM_566[31:21], _RANDOM_567[4:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_br_tag = _RANDOM_567[8:5];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ftq_idx = _RANDOM_567[14:9];	// @[lsu.scala:210:16]
        stq_8_bits_uop_edge_inst = _RANDOM_567[15];	// @[lsu.scala:210:16]
        stq_8_bits_uop_pc_lob = _RANDOM_567[21:16];	// @[lsu.scala:210:16]
        stq_8_bits_uop_taken = _RANDOM_567[22];	// @[lsu.scala:210:16]
        stq_8_bits_uop_imm_packed = {_RANDOM_567[31:23], _RANDOM_568[10:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_csr_addr = _RANDOM_568[22:11];	// @[lsu.scala:210:16]
        stq_8_bits_uop_rob_idx = _RANDOM_568[30:23];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldq_idx = {_RANDOM_568[31], _RANDOM_569[3:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_stq_idx = _RANDOM_569[8:4];	// @[lsu.scala:210:16]
        stq_8_bits_uop_rxq_idx = _RANDOM_569[10:9];	// @[lsu.scala:210:16]
        stq_8_bits_uop_pdst = _RANDOM_569[16:11];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs1 = _RANDOM_569[22:17];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs2 = _RANDOM_569[28:23];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs3 = {_RANDOM_569[31:29], _RANDOM_570[2:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_ppred = _RANDOM_570[8:3];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs1_busy = _RANDOM_570[9];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs2_busy = _RANDOM_570[10];	// @[lsu.scala:210:16]
        stq_8_bits_uop_prs3_busy = _RANDOM_570[11];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ppred_busy = _RANDOM_570[12];	// @[lsu.scala:210:16]
        stq_8_bits_uop_stale_pdst = _RANDOM_570[18:13];	// @[lsu.scala:210:16]
        stq_8_bits_uop_exception = _RANDOM_570[19];	// @[lsu.scala:210:16]
        stq_8_bits_uop_exc_cause = {_RANDOM_570[31:20], _RANDOM_571, _RANDOM_572[19:0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_bypassable = _RANDOM_572[20];	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_cmd = _RANDOM_572[25:21];	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_size = _RANDOM_572[27:26];	// @[lsu.scala:210:16]
        stq_8_bits_uop_mem_signed = _RANDOM_572[28];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_fence = _RANDOM_572[29];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_fencei = _RANDOM_572[30];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_amo = _RANDOM_572[31];	// @[lsu.scala:210:16]
        stq_8_bits_uop_uses_ldq = _RANDOM_573[0];	// @[lsu.scala:210:16]
        stq_8_bits_uop_uses_stq = _RANDOM_573[1];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_sys_pc2epc = _RANDOM_573[2];	// @[lsu.scala:210:16]
        stq_8_bits_uop_is_unique = _RANDOM_573[3];	// @[lsu.scala:210:16]
        stq_8_bits_uop_flush_on_commit = _RANDOM_573[4];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldst_is_rs1 = _RANDOM_573[5];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldst = _RANDOM_573[11:6];	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs1 = _RANDOM_573[17:12];	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs2 = _RANDOM_573[23:18];	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs3 = _RANDOM_573[29:24];	// @[lsu.scala:210:16]
        stq_8_bits_uop_ldst_val = _RANDOM_573[30];	// @[lsu.scala:210:16]
        stq_8_bits_uop_dst_rtype = {_RANDOM_573[31], _RANDOM_574[0]};	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs1_rtype = _RANDOM_574[2:1];	// @[lsu.scala:210:16]
        stq_8_bits_uop_lrs2_rtype = _RANDOM_574[4:3];	// @[lsu.scala:210:16]
        stq_8_bits_uop_frs3_en = _RANDOM_574[5];	// @[lsu.scala:210:16]
        stq_8_bits_uop_fp_val = _RANDOM_574[6];	// @[lsu.scala:210:16]
        stq_8_bits_uop_fp_single = _RANDOM_574[7];	// @[lsu.scala:210:16]
        stq_8_bits_uop_xcpt_pf_if = _RANDOM_574[8];	// @[lsu.scala:210:16]
        stq_8_bits_uop_xcpt_ae_if = _RANDOM_574[9];	// @[lsu.scala:210:16]
        stq_8_bits_uop_xcpt_ma_if = _RANDOM_574[10];	// @[lsu.scala:210:16]
        stq_8_bits_uop_bp_debug_if = _RANDOM_574[11];	// @[lsu.scala:210:16]
        stq_8_bits_uop_bp_xcpt_if = _RANDOM_574[12];	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_fsrc = _RANDOM_574[14:13];	// @[lsu.scala:210:16]
        stq_8_bits_uop_debug_tsrc = _RANDOM_574[16:15];	// @[lsu.scala:210:16]
        stq_8_bits_addr_valid = _RANDOM_574[17];	// @[lsu.scala:210:16]
        stq_8_bits_addr_bits = {_RANDOM_574[31:18], _RANDOM_575[25:0]};	// @[lsu.scala:210:16]
        stq_8_bits_addr_is_virtual = _RANDOM_575[26];	// @[lsu.scala:210:16]
        stq_8_bits_data_valid = _RANDOM_575[27];	// @[lsu.scala:210:16]
        stq_8_bits_data_bits = {_RANDOM_575[31:28], _RANDOM_576, _RANDOM_577[27:0]};	// @[lsu.scala:210:16]
        stq_8_bits_committed = _RANDOM_577[28];	// @[lsu.scala:210:16]
        stq_8_bits_succeeded = _RANDOM_577[29];	// @[lsu.scala:210:16]
        stq_9_valid = _RANDOM_579[30];	// @[lsu.scala:210:16]
        stq_9_bits_uop_uopc = {_RANDOM_579[31], _RANDOM_580[5:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_inst = {_RANDOM_580[31:6], _RANDOM_581[5:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_inst = {_RANDOM_581[31:6], _RANDOM_582[5:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_rvc = _RANDOM_582[6];	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_pc = {_RANDOM_582[31:7], _RANDOM_583[14:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_iq_type = _RANDOM_583[17:15];	// @[lsu.scala:210:16]
        stq_9_bits_uop_fu_code = _RANDOM_583[27:18];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_br_type = _RANDOM_583[31:28];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op1_sel = _RANDOM_584[1:0];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op2_sel = _RANDOM_584[4:2];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_imm_sel = _RANDOM_584[7:5];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_op_fcn = _RANDOM_584[11:8];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_fcn_dw = _RANDOM_584[12];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_csr_cmd = _RANDOM_584[15:13];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_is_load = _RANDOM_584[16];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_is_sta = _RANDOM_584[17];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ctrl_is_std = _RANDOM_584[18];	// @[lsu.scala:210:16]
        stq_9_bits_uop_iw_state = _RANDOM_584[20:19];	// @[lsu.scala:210:16]
        stq_9_bits_uop_iw_p1_poisoned = _RANDOM_584[21];	// @[lsu.scala:210:16]
        stq_9_bits_uop_iw_p2_poisoned = _RANDOM_584[22];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_br = _RANDOM_584[23];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_jalr = _RANDOM_584[24];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_jal = _RANDOM_584[25];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_sfb = _RANDOM_584[26];	// @[lsu.scala:210:16]
        stq_9_bits_uop_br_mask = {_RANDOM_584[31:27], _RANDOM_585[10:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_br_tag = _RANDOM_585[14:11];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ftq_idx = _RANDOM_585[20:15];	// @[lsu.scala:210:16]
        stq_9_bits_uop_edge_inst = _RANDOM_585[21];	// @[lsu.scala:210:16]
        stq_9_bits_uop_pc_lob = _RANDOM_585[27:22];	// @[lsu.scala:210:16]
        stq_9_bits_uop_taken = _RANDOM_585[28];	// @[lsu.scala:210:16]
        stq_9_bits_uop_imm_packed = {_RANDOM_585[31:29], _RANDOM_586[16:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_csr_addr = _RANDOM_586[28:17];	// @[lsu.scala:210:16]
        stq_9_bits_uop_rob_idx = {_RANDOM_586[31:29], _RANDOM_587[4:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldq_idx = _RANDOM_587[9:5];	// @[lsu.scala:210:16]
        stq_9_bits_uop_stq_idx = _RANDOM_587[14:10];	// @[lsu.scala:210:16]
        stq_9_bits_uop_rxq_idx = _RANDOM_587[16:15];	// @[lsu.scala:210:16]
        stq_9_bits_uop_pdst = _RANDOM_587[22:17];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs1 = _RANDOM_587[28:23];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs2 = {_RANDOM_587[31:29], _RANDOM_588[2:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs3 = _RANDOM_588[8:3];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ppred = _RANDOM_588[14:9];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs1_busy = _RANDOM_588[15];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs2_busy = _RANDOM_588[16];	// @[lsu.scala:210:16]
        stq_9_bits_uop_prs3_busy = _RANDOM_588[17];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ppred_busy = _RANDOM_588[18];	// @[lsu.scala:210:16]
        stq_9_bits_uop_stale_pdst = _RANDOM_588[24:19];	// @[lsu.scala:210:16]
        stq_9_bits_uop_exception = _RANDOM_588[25];	// @[lsu.scala:210:16]
        stq_9_bits_uop_exc_cause = {_RANDOM_588[31:26], _RANDOM_589, _RANDOM_590[25:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_bypassable = _RANDOM_590[26];	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_cmd = _RANDOM_590[31:27];	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_size = _RANDOM_591[1:0];	// @[lsu.scala:210:16]
        stq_9_bits_uop_mem_signed = _RANDOM_591[2];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_fence = _RANDOM_591[3];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_fencei = _RANDOM_591[4];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_amo = _RANDOM_591[5];	// @[lsu.scala:210:16]
        stq_9_bits_uop_uses_ldq = _RANDOM_591[6];	// @[lsu.scala:210:16]
        stq_9_bits_uop_uses_stq = _RANDOM_591[7];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_sys_pc2epc = _RANDOM_591[8];	// @[lsu.scala:210:16]
        stq_9_bits_uop_is_unique = _RANDOM_591[9];	// @[lsu.scala:210:16]
        stq_9_bits_uop_flush_on_commit = _RANDOM_591[10];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldst_is_rs1 = _RANDOM_591[11];	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldst = _RANDOM_591[17:12];	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs1 = _RANDOM_591[23:18];	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs2 = _RANDOM_591[29:24];	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs3 = {_RANDOM_591[31:30], _RANDOM_592[3:0]};	// @[lsu.scala:210:16]
        stq_9_bits_uop_ldst_val = _RANDOM_592[4];	// @[lsu.scala:210:16]
        stq_9_bits_uop_dst_rtype = _RANDOM_592[6:5];	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs1_rtype = _RANDOM_592[8:7];	// @[lsu.scala:210:16]
        stq_9_bits_uop_lrs2_rtype = _RANDOM_592[10:9];	// @[lsu.scala:210:16]
        stq_9_bits_uop_frs3_en = _RANDOM_592[11];	// @[lsu.scala:210:16]
        stq_9_bits_uop_fp_val = _RANDOM_592[12];	// @[lsu.scala:210:16]
        stq_9_bits_uop_fp_single = _RANDOM_592[13];	// @[lsu.scala:210:16]
        stq_9_bits_uop_xcpt_pf_if = _RANDOM_592[14];	// @[lsu.scala:210:16]
        stq_9_bits_uop_xcpt_ae_if = _RANDOM_592[15];	// @[lsu.scala:210:16]
        stq_9_bits_uop_xcpt_ma_if = _RANDOM_592[16];	// @[lsu.scala:210:16]
        stq_9_bits_uop_bp_debug_if = _RANDOM_592[17];	// @[lsu.scala:210:16]
        stq_9_bits_uop_bp_xcpt_if = _RANDOM_592[18];	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_fsrc = _RANDOM_592[20:19];	// @[lsu.scala:210:16]
        stq_9_bits_uop_debug_tsrc = _RANDOM_592[22:21];	// @[lsu.scala:210:16]
        stq_9_bits_addr_valid = _RANDOM_592[23];	// @[lsu.scala:210:16]
        stq_9_bits_addr_bits = {_RANDOM_592[31:24], _RANDOM_593};	// @[lsu.scala:210:16]
        stq_9_bits_addr_is_virtual = _RANDOM_594[0];	// @[lsu.scala:210:16]
        stq_9_bits_data_valid = _RANDOM_594[1];	// @[lsu.scala:210:16]
        stq_9_bits_data_bits = {_RANDOM_594[31:2], _RANDOM_595, _RANDOM_596[1:0]};	// @[lsu.scala:210:16]
        stq_9_bits_committed = _RANDOM_596[2];	// @[lsu.scala:210:16]
        stq_9_bits_succeeded = _RANDOM_596[3];	// @[lsu.scala:210:16]
        stq_10_valid = _RANDOM_598[4];	// @[lsu.scala:210:16]
        stq_10_bits_uop_uopc = _RANDOM_598[11:5];	// @[lsu.scala:210:16]
        stq_10_bits_uop_inst = {_RANDOM_598[31:12], _RANDOM_599[11:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_inst = {_RANDOM_599[31:12], _RANDOM_600[11:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_rvc = _RANDOM_600[12];	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_pc = {_RANDOM_600[31:13], _RANDOM_601[20:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_iq_type = _RANDOM_601[23:21];	// @[lsu.scala:210:16]
        stq_10_bits_uop_fu_code = {_RANDOM_601[31:24], _RANDOM_602[1:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_br_type = _RANDOM_602[5:2];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op1_sel = _RANDOM_602[7:6];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op2_sel = _RANDOM_602[10:8];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_imm_sel = _RANDOM_602[13:11];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_op_fcn = _RANDOM_602[17:14];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_fcn_dw = _RANDOM_602[18];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_csr_cmd = _RANDOM_602[21:19];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_is_load = _RANDOM_602[22];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_is_sta = _RANDOM_602[23];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ctrl_is_std = _RANDOM_602[24];	// @[lsu.scala:210:16]
        stq_10_bits_uop_iw_state = _RANDOM_602[26:25];	// @[lsu.scala:210:16]
        stq_10_bits_uop_iw_p1_poisoned = _RANDOM_602[27];	// @[lsu.scala:210:16]
        stq_10_bits_uop_iw_p2_poisoned = _RANDOM_602[28];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_br = _RANDOM_602[29];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_jalr = _RANDOM_602[30];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_jal = _RANDOM_602[31];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_sfb = _RANDOM_603[0];	// @[lsu.scala:210:16]
        stq_10_bits_uop_br_mask = _RANDOM_603[16:1];	// @[lsu.scala:210:16]
        stq_10_bits_uop_br_tag = _RANDOM_603[20:17];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ftq_idx = _RANDOM_603[26:21];	// @[lsu.scala:210:16]
        stq_10_bits_uop_edge_inst = _RANDOM_603[27];	// @[lsu.scala:210:16]
        stq_10_bits_uop_pc_lob = {_RANDOM_603[31:28], _RANDOM_604[1:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_taken = _RANDOM_604[2];	// @[lsu.scala:210:16]
        stq_10_bits_uop_imm_packed = _RANDOM_604[22:3];	// @[lsu.scala:210:16]
        stq_10_bits_uop_csr_addr = {_RANDOM_604[31:23], _RANDOM_605[2:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_rob_idx = _RANDOM_605[10:3];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldq_idx = _RANDOM_605[15:11];	// @[lsu.scala:210:16]
        stq_10_bits_uop_stq_idx = _RANDOM_605[20:16];	// @[lsu.scala:210:16]
        stq_10_bits_uop_rxq_idx = _RANDOM_605[22:21];	// @[lsu.scala:210:16]
        stq_10_bits_uop_pdst = _RANDOM_605[28:23];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs1 = {_RANDOM_605[31:29], _RANDOM_606[2:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs2 = _RANDOM_606[8:3];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs3 = _RANDOM_606[14:9];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ppred = _RANDOM_606[20:15];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs1_busy = _RANDOM_606[21];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs2_busy = _RANDOM_606[22];	// @[lsu.scala:210:16]
        stq_10_bits_uop_prs3_busy = _RANDOM_606[23];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ppred_busy = _RANDOM_606[24];	// @[lsu.scala:210:16]
        stq_10_bits_uop_stale_pdst = _RANDOM_606[30:25];	// @[lsu.scala:210:16]
        stq_10_bits_uop_exception = _RANDOM_606[31];	// @[lsu.scala:210:16]
        stq_10_bits_uop_exc_cause = {_RANDOM_607, _RANDOM_608};	// @[lsu.scala:210:16]
        stq_10_bits_uop_bypassable = _RANDOM_609[0];	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_cmd = _RANDOM_609[5:1];	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_size = _RANDOM_609[7:6];	// @[lsu.scala:210:16]
        stq_10_bits_uop_mem_signed = _RANDOM_609[8];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_fence = _RANDOM_609[9];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_fencei = _RANDOM_609[10];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_amo = _RANDOM_609[11];	// @[lsu.scala:210:16]
        stq_10_bits_uop_uses_ldq = _RANDOM_609[12];	// @[lsu.scala:210:16]
        stq_10_bits_uop_uses_stq = _RANDOM_609[13];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_sys_pc2epc = _RANDOM_609[14];	// @[lsu.scala:210:16]
        stq_10_bits_uop_is_unique = _RANDOM_609[15];	// @[lsu.scala:210:16]
        stq_10_bits_uop_flush_on_commit = _RANDOM_609[16];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldst_is_rs1 = _RANDOM_609[17];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldst = _RANDOM_609[23:18];	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs1 = _RANDOM_609[29:24];	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs2 = {_RANDOM_609[31:30], _RANDOM_610[3:0]};	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs3 = _RANDOM_610[9:4];	// @[lsu.scala:210:16]
        stq_10_bits_uop_ldst_val = _RANDOM_610[10];	// @[lsu.scala:210:16]
        stq_10_bits_uop_dst_rtype = _RANDOM_610[12:11];	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs1_rtype = _RANDOM_610[14:13];	// @[lsu.scala:210:16]
        stq_10_bits_uop_lrs2_rtype = _RANDOM_610[16:15];	// @[lsu.scala:210:16]
        stq_10_bits_uop_frs3_en = _RANDOM_610[17];	// @[lsu.scala:210:16]
        stq_10_bits_uop_fp_val = _RANDOM_610[18];	// @[lsu.scala:210:16]
        stq_10_bits_uop_fp_single = _RANDOM_610[19];	// @[lsu.scala:210:16]
        stq_10_bits_uop_xcpt_pf_if = _RANDOM_610[20];	// @[lsu.scala:210:16]
        stq_10_bits_uop_xcpt_ae_if = _RANDOM_610[21];	// @[lsu.scala:210:16]
        stq_10_bits_uop_xcpt_ma_if = _RANDOM_610[22];	// @[lsu.scala:210:16]
        stq_10_bits_uop_bp_debug_if = _RANDOM_610[23];	// @[lsu.scala:210:16]
        stq_10_bits_uop_bp_xcpt_if = _RANDOM_610[24];	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_fsrc = _RANDOM_610[26:25];	// @[lsu.scala:210:16]
        stq_10_bits_uop_debug_tsrc = _RANDOM_610[28:27];	// @[lsu.scala:210:16]
        stq_10_bits_addr_valid = _RANDOM_610[29];	// @[lsu.scala:210:16]
        stq_10_bits_addr_bits = {_RANDOM_610[31:30], _RANDOM_611, _RANDOM_612[5:0]};	// @[lsu.scala:210:16]
        stq_10_bits_addr_is_virtual = _RANDOM_612[6];	// @[lsu.scala:210:16]
        stq_10_bits_data_valid = _RANDOM_612[7];	// @[lsu.scala:210:16]
        stq_10_bits_data_bits = {_RANDOM_612[31:8], _RANDOM_613, _RANDOM_614[7:0]};	// @[lsu.scala:210:16]
        stq_10_bits_committed = _RANDOM_614[8];	// @[lsu.scala:210:16]
        stq_10_bits_succeeded = _RANDOM_614[9];	// @[lsu.scala:210:16]
        stq_11_valid = _RANDOM_616[10];	// @[lsu.scala:210:16]
        stq_11_bits_uop_uopc = _RANDOM_616[17:11];	// @[lsu.scala:210:16]
        stq_11_bits_uop_inst = {_RANDOM_616[31:18], _RANDOM_617[17:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_inst = {_RANDOM_617[31:18], _RANDOM_618[17:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_rvc = _RANDOM_618[18];	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_pc = {_RANDOM_618[31:19], _RANDOM_619[26:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_iq_type = _RANDOM_619[29:27];	// @[lsu.scala:210:16]
        stq_11_bits_uop_fu_code = {_RANDOM_619[31:30], _RANDOM_620[7:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_br_type = _RANDOM_620[11:8];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op1_sel = _RANDOM_620[13:12];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op2_sel = _RANDOM_620[16:14];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_imm_sel = _RANDOM_620[19:17];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_op_fcn = _RANDOM_620[23:20];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_fcn_dw = _RANDOM_620[24];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_csr_cmd = _RANDOM_620[27:25];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_is_load = _RANDOM_620[28];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_is_sta = _RANDOM_620[29];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ctrl_is_std = _RANDOM_620[30];	// @[lsu.scala:210:16]
        stq_11_bits_uop_iw_state = {_RANDOM_620[31], _RANDOM_621[0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_iw_p1_poisoned = _RANDOM_621[1];	// @[lsu.scala:210:16]
        stq_11_bits_uop_iw_p2_poisoned = _RANDOM_621[2];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_br = _RANDOM_621[3];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_jalr = _RANDOM_621[4];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_jal = _RANDOM_621[5];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_sfb = _RANDOM_621[6];	// @[lsu.scala:210:16]
        stq_11_bits_uop_br_mask = _RANDOM_621[22:7];	// @[lsu.scala:210:16]
        stq_11_bits_uop_br_tag = _RANDOM_621[26:23];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ftq_idx = {_RANDOM_621[31:27], _RANDOM_622[0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_edge_inst = _RANDOM_622[1];	// @[lsu.scala:210:16]
        stq_11_bits_uop_pc_lob = _RANDOM_622[7:2];	// @[lsu.scala:210:16]
        stq_11_bits_uop_taken = _RANDOM_622[8];	// @[lsu.scala:210:16]
        stq_11_bits_uop_imm_packed = _RANDOM_622[28:9];	// @[lsu.scala:210:16]
        stq_11_bits_uop_csr_addr = {_RANDOM_622[31:29], _RANDOM_623[8:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_rob_idx = _RANDOM_623[16:9];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldq_idx = _RANDOM_623[21:17];	// @[lsu.scala:210:16]
        stq_11_bits_uop_stq_idx = _RANDOM_623[26:22];	// @[lsu.scala:210:16]
        stq_11_bits_uop_rxq_idx = _RANDOM_623[28:27];	// @[lsu.scala:210:16]
        stq_11_bits_uop_pdst = {_RANDOM_623[31:29], _RANDOM_624[2:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs1 = _RANDOM_624[8:3];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs2 = _RANDOM_624[14:9];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs3 = _RANDOM_624[20:15];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ppred = _RANDOM_624[26:21];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs1_busy = _RANDOM_624[27];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs2_busy = _RANDOM_624[28];	// @[lsu.scala:210:16]
        stq_11_bits_uop_prs3_busy = _RANDOM_624[29];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ppred_busy = _RANDOM_624[30];	// @[lsu.scala:210:16]
        stq_11_bits_uop_stale_pdst = {_RANDOM_624[31], _RANDOM_625[4:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_exception = _RANDOM_625[5];	// @[lsu.scala:210:16]
        stq_11_bits_uop_exc_cause = {_RANDOM_625[31:6], _RANDOM_626, _RANDOM_627[5:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_bypassable = _RANDOM_627[6];	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_cmd = _RANDOM_627[11:7];	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_size = _RANDOM_627[13:12];	// @[lsu.scala:210:16]
        stq_11_bits_uop_mem_signed = _RANDOM_627[14];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_fence = _RANDOM_627[15];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_fencei = _RANDOM_627[16];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_amo = _RANDOM_627[17];	// @[lsu.scala:210:16]
        stq_11_bits_uop_uses_ldq = _RANDOM_627[18];	// @[lsu.scala:210:16]
        stq_11_bits_uop_uses_stq = _RANDOM_627[19];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_sys_pc2epc = _RANDOM_627[20];	// @[lsu.scala:210:16]
        stq_11_bits_uop_is_unique = _RANDOM_627[21];	// @[lsu.scala:210:16]
        stq_11_bits_uop_flush_on_commit = _RANDOM_627[22];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldst_is_rs1 = _RANDOM_627[23];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldst = _RANDOM_627[29:24];	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs1 = {_RANDOM_627[31:30], _RANDOM_628[3:0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs2 = _RANDOM_628[9:4];	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs3 = _RANDOM_628[15:10];	// @[lsu.scala:210:16]
        stq_11_bits_uop_ldst_val = _RANDOM_628[16];	// @[lsu.scala:210:16]
        stq_11_bits_uop_dst_rtype = _RANDOM_628[18:17];	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs1_rtype = _RANDOM_628[20:19];	// @[lsu.scala:210:16]
        stq_11_bits_uop_lrs2_rtype = _RANDOM_628[22:21];	// @[lsu.scala:210:16]
        stq_11_bits_uop_frs3_en = _RANDOM_628[23];	// @[lsu.scala:210:16]
        stq_11_bits_uop_fp_val = _RANDOM_628[24];	// @[lsu.scala:210:16]
        stq_11_bits_uop_fp_single = _RANDOM_628[25];	// @[lsu.scala:210:16]
        stq_11_bits_uop_xcpt_pf_if = _RANDOM_628[26];	// @[lsu.scala:210:16]
        stq_11_bits_uop_xcpt_ae_if = _RANDOM_628[27];	// @[lsu.scala:210:16]
        stq_11_bits_uop_xcpt_ma_if = _RANDOM_628[28];	// @[lsu.scala:210:16]
        stq_11_bits_uop_bp_debug_if = _RANDOM_628[29];	// @[lsu.scala:210:16]
        stq_11_bits_uop_bp_xcpt_if = _RANDOM_628[30];	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_fsrc = {_RANDOM_628[31], _RANDOM_629[0]};	// @[lsu.scala:210:16]
        stq_11_bits_uop_debug_tsrc = _RANDOM_629[2:1];	// @[lsu.scala:210:16]
        stq_11_bits_addr_valid = _RANDOM_629[3];	// @[lsu.scala:210:16]
        stq_11_bits_addr_bits = {_RANDOM_629[31:4], _RANDOM_630[11:0]};	// @[lsu.scala:210:16]
        stq_11_bits_addr_is_virtual = _RANDOM_630[12];	// @[lsu.scala:210:16]
        stq_11_bits_data_valid = _RANDOM_630[13];	// @[lsu.scala:210:16]
        stq_11_bits_data_bits = {_RANDOM_630[31:14], _RANDOM_631, _RANDOM_632[13:0]};	// @[lsu.scala:210:16]
        stq_11_bits_committed = _RANDOM_632[14];	// @[lsu.scala:210:16]
        stq_11_bits_succeeded = _RANDOM_632[15];	// @[lsu.scala:210:16]
        stq_12_valid = _RANDOM_634[16];	// @[lsu.scala:210:16]
        stq_12_bits_uop_uopc = _RANDOM_634[23:17];	// @[lsu.scala:210:16]
        stq_12_bits_uop_inst = {_RANDOM_634[31:24], _RANDOM_635[23:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_inst = {_RANDOM_635[31:24], _RANDOM_636[23:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_rvc = _RANDOM_636[24];	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_pc = {_RANDOM_636[31:25], _RANDOM_637, _RANDOM_638[0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_iq_type = _RANDOM_638[3:1];	// @[lsu.scala:210:16]
        stq_12_bits_uop_fu_code = _RANDOM_638[13:4];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_br_type = _RANDOM_638[17:14];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op1_sel = _RANDOM_638[19:18];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op2_sel = _RANDOM_638[22:20];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_imm_sel = _RANDOM_638[25:23];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_op_fcn = _RANDOM_638[29:26];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_fcn_dw = _RANDOM_638[30];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_csr_cmd = {_RANDOM_638[31], _RANDOM_639[1:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_is_load = _RANDOM_639[2];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_is_sta = _RANDOM_639[3];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ctrl_is_std = _RANDOM_639[4];	// @[lsu.scala:210:16]
        stq_12_bits_uop_iw_state = _RANDOM_639[6:5];	// @[lsu.scala:210:16]
        stq_12_bits_uop_iw_p1_poisoned = _RANDOM_639[7];	// @[lsu.scala:210:16]
        stq_12_bits_uop_iw_p2_poisoned = _RANDOM_639[8];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_br = _RANDOM_639[9];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_jalr = _RANDOM_639[10];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_jal = _RANDOM_639[11];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_sfb = _RANDOM_639[12];	// @[lsu.scala:210:16]
        stq_12_bits_uop_br_mask = _RANDOM_639[28:13];	// @[lsu.scala:210:16]
        stq_12_bits_uop_br_tag = {_RANDOM_639[31:29], _RANDOM_640[0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_ftq_idx = _RANDOM_640[6:1];	// @[lsu.scala:210:16]
        stq_12_bits_uop_edge_inst = _RANDOM_640[7];	// @[lsu.scala:210:16]
        stq_12_bits_uop_pc_lob = _RANDOM_640[13:8];	// @[lsu.scala:210:16]
        stq_12_bits_uop_taken = _RANDOM_640[14];	// @[lsu.scala:210:16]
        stq_12_bits_uop_imm_packed = {_RANDOM_640[31:15], _RANDOM_641[2:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_csr_addr = _RANDOM_641[14:3];	// @[lsu.scala:210:16]
        stq_12_bits_uop_rob_idx = _RANDOM_641[22:15];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldq_idx = _RANDOM_641[27:23];	// @[lsu.scala:210:16]
        stq_12_bits_uop_stq_idx = {_RANDOM_641[31:28], _RANDOM_642[0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_rxq_idx = _RANDOM_642[2:1];	// @[lsu.scala:210:16]
        stq_12_bits_uop_pdst = _RANDOM_642[8:3];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs1 = _RANDOM_642[14:9];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs2 = _RANDOM_642[20:15];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs3 = _RANDOM_642[26:21];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ppred = {_RANDOM_642[31:27], _RANDOM_643[0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs1_busy = _RANDOM_643[1];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs2_busy = _RANDOM_643[2];	// @[lsu.scala:210:16]
        stq_12_bits_uop_prs3_busy = _RANDOM_643[3];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ppred_busy = _RANDOM_643[4];	// @[lsu.scala:210:16]
        stq_12_bits_uop_stale_pdst = _RANDOM_643[10:5];	// @[lsu.scala:210:16]
        stq_12_bits_uop_exception = _RANDOM_643[11];	// @[lsu.scala:210:16]
        stq_12_bits_uop_exc_cause = {_RANDOM_643[31:12], _RANDOM_644, _RANDOM_645[11:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_bypassable = _RANDOM_645[12];	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_cmd = _RANDOM_645[17:13];	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_size = _RANDOM_645[19:18];	// @[lsu.scala:210:16]
        stq_12_bits_uop_mem_signed = _RANDOM_645[20];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_fence = _RANDOM_645[21];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_fencei = _RANDOM_645[22];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_amo = _RANDOM_645[23];	// @[lsu.scala:210:16]
        stq_12_bits_uop_uses_ldq = _RANDOM_645[24];	// @[lsu.scala:210:16]
        stq_12_bits_uop_uses_stq = _RANDOM_645[25];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_sys_pc2epc = _RANDOM_645[26];	// @[lsu.scala:210:16]
        stq_12_bits_uop_is_unique = _RANDOM_645[27];	// @[lsu.scala:210:16]
        stq_12_bits_uop_flush_on_commit = _RANDOM_645[28];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldst_is_rs1 = _RANDOM_645[29];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldst = {_RANDOM_645[31:30], _RANDOM_646[3:0]};	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs1 = _RANDOM_646[9:4];	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs2 = _RANDOM_646[15:10];	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs3 = _RANDOM_646[21:16];	// @[lsu.scala:210:16]
        stq_12_bits_uop_ldst_val = _RANDOM_646[22];	// @[lsu.scala:210:16]
        stq_12_bits_uop_dst_rtype = _RANDOM_646[24:23];	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs1_rtype = _RANDOM_646[26:25];	// @[lsu.scala:210:16]
        stq_12_bits_uop_lrs2_rtype = _RANDOM_646[28:27];	// @[lsu.scala:210:16]
        stq_12_bits_uop_frs3_en = _RANDOM_646[29];	// @[lsu.scala:210:16]
        stq_12_bits_uop_fp_val = _RANDOM_646[30];	// @[lsu.scala:210:16]
        stq_12_bits_uop_fp_single = _RANDOM_646[31];	// @[lsu.scala:210:16]
        stq_12_bits_uop_xcpt_pf_if = _RANDOM_647[0];	// @[lsu.scala:210:16]
        stq_12_bits_uop_xcpt_ae_if = _RANDOM_647[1];	// @[lsu.scala:210:16]
        stq_12_bits_uop_xcpt_ma_if = _RANDOM_647[2];	// @[lsu.scala:210:16]
        stq_12_bits_uop_bp_debug_if = _RANDOM_647[3];	// @[lsu.scala:210:16]
        stq_12_bits_uop_bp_xcpt_if = _RANDOM_647[4];	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_fsrc = _RANDOM_647[6:5];	// @[lsu.scala:210:16]
        stq_12_bits_uop_debug_tsrc = _RANDOM_647[8:7];	// @[lsu.scala:210:16]
        stq_12_bits_addr_valid = _RANDOM_647[9];	// @[lsu.scala:210:16]
        stq_12_bits_addr_bits = {_RANDOM_647[31:10], _RANDOM_648[17:0]};	// @[lsu.scala:210:16]
        stq_12_bits_addr_is_virtual = _RANDOM_648[18];	// @[lsu.scala:210:16]
        stq_12_bits_data_valid = _RANDOM_648[19];	// @[lsu.scala:210:16]
        stq_12_bits_data_bits = {_RANDOM_648[31:20], _RANDOM_649, _RANDOM_650[19:0]};	// @[lsu.scala:210:16]
        stq_12_bits_committed = _RANDOM_650[20];	// @[lsu.scala:210:16]
        stq_12_bits_succeeded = _RANDOM_650[21];	// @[lsu.scala:210:16]
        stq_13_valid = _RANDOM_652[22];	// @[lsu.scala:210:16]
        stq_13_bits_uop_uopc = _RANDOM_652[29:23];	// @[lsu.scala:210:16]
        stq_13_bits_uop_inst = {_RANDOM_652[31:30], _RANDOM_653[29:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_inst = {_RANDOM_653[31:30], _RANDOM_654[29:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_rvc = _RANDOM_654[30];	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_pc = {_RANDOM_654[31], _RANDOM_655, _RANDOM_656[6:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_iq_type = _RANDOM_656[9:7];	// @[lsu.scala:210:16]
        stq_13_bits_uop_fu_code = _RANDOM_656[19:10];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_br_type = _RANDOM_656[23:20];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op1_sel = _RANDOM_656[25:24];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op2_sel = _RANDOM_656[28:26];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_imm_sel = _RANDOM_656[31:29];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_op_fcn = _RANDOM_657[3:0];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_fcn_dw = _RANDOM_657[4];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_csr_cmd = _RANDOM_657[7:5];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_is_load = _RANDOM_657[8];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_is_sta = _RANDOM_657[9];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ctrl_is_std = _RANDOM_657[10];	// @[lsu.scala:210:16]
        stq_13_bits_uop_iw_state = _RANDOM_657[12:11];	// @[lsu.scala:210:16]
        stq_13_bits_uop_iw_p1_poisoned = _RANDOM_657[13];	// @[lsu.scala:210:16]
        stq_13_bits_uop_iw_p2_poisoned = _RANDOM_657[14];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_br = _RANDOM_657[15];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_jalr = _RANDOM_657[16];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_jal = _RANDOM_657[17];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_sfb = _RANDOM_657[18];	// @[lsu.scala:210:16]
        stq_13_bits_uop_br_mask = {_RANDOM_657[31:19], _RANDOM_658[2:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_br_tag = _RANDOM_658[6:3];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ftq_idx = _RANDOM_658[12:7];	// @[lsu.scala:210:16]
        stq_13_bits_uop_edge_inst = _RANDOM_658[13];	// @[lsu.scala:210:16]
        stq_13_bits_uop_pc_lob = _RANDOM_658[19:14];	// @[lsu.scala:210:16]
        stq_13_bits_uop_taken = _RANDOM_658[20];	// @[lsu.scala:210:16]
        stq_13_bits_uop_imm_packed = {_RANDOM_658[31:21], _RANDOM_659[8:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_csr_addr = _RANDOM_659[20:9];	// @[lsu.scala:210:16]
        stq_13_bits_uop_rob_idx = _RANDOM_659[28:21];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldq_idx = {_RANDOM_659[31:29], _RANDOM_660[1:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_stq_idx = _RANDOM_660[6:2];	// @[lsu.scala:210:16]
        stq_13_bits_uop_rxq_idx = _RANDOM_660[8:7];	// @[lsu.scala:210:16]
        stq_13_bits_uop_pdst = _RANDOM_660[14:9];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs1 = _RANDOM_660[20:15];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs2 = _RANDOM_660[26:21];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs3 = {_RANDOM_660[31:27], _RANDOM_661[0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_ppred = _RANDOM_661[6:1];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs1_busy = _RANDOM_661[7];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs2_busy = _RANDOM_661[8];	// @[lsu.scala:210:16]
        stq_13_bits_uop_prs3_busy = _RANDOM_661[9];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ppred_busy = _RANDOM_661[10];	// @[lsu.scala:210:16]
        stq_13_bits_uop_stale_pdst = _RANDOM_661[16:11];	// @[lsu.scala:210:16]
        stq_13_bits_uop_exception = _RANDOM_661[17];	// @[lsu.scala:210:16]
        stq_13_bits_uop_exc_cause = {_RANDOM_661[31:18], _RANDOM_662, _RANDOM_663[17:0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_bypassable = _RANDOM_663[18];	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_cmd = _RANDOM_663[23:19];	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_size = _RANDOM_663[25:24];	// @[lsu.scala:210:16]
        stq_13_bits_uop_mem_signed = _RANDOM_663[26];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_fence = _RANDOM_663[27];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_fencei = _RANDOM_663[28];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_amo = _RANDOM_663[29];	// @[lsu.scala:210:16]
        stq_13_bits_uop_uses_ldq = _RANDOM_663[30];	// @[lsu.scala:210:16]
        stq_13_bits_uop_uses_stq = _RANDOM_663[31];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_sys_pc2epc = _RANDOM_664[0];	// @[lsu.scala:210:16]
        stq_13_bits_uop_is_unique = _RANDOM_664[1];	// @[lsu.scala:210:16]
        stq_13_bits_uop_flush_on_commit = _RANDOM_664[2];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldst_is_rs1 = _RANDOM_664[3];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldst = _RANDOM_664[9:4];	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs1 = _RANDOM_664[15:10];	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs2 = _RANDOM_664[21:16];	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs3 = _RANDOM_664[27:22];	// @[lsu.scala:210:16]
        stq_13_bits_uop_ldst_val = _RANDOM_664[28];	// @[lsu.scala:210:16]
        stq_13_bits_uop_dst_rtype = _RANDOM_664[30:29];	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs1_rtype = {_RANDOM_664[31], _RANDOM_665[0]};	// @[lsu.scala:210:16]
        stq_13_bits_uop_lrs2_rtype = _RANDOM_665[2:1];	// @[lsu.scala:210:16]
        stq_13_bits_uop_frs3_en = _RANDOM_665[3];	// @[lsu.scala:210:16]
        stq_13_bits_uop_fp_val = _RANDOM_665[4];	// @[lsu.scala:210:16]
        stq_13_bits_uop_fp_single = _RANDOM_665[5];	// @[lsu.scala:210:16]
        stq_13_bits_uop_xcpt_pf_if = _RANDOM_665[6];	// @[lsu.scala:210:16]
        stq_13_bits_uop_xcpt_ae_if = _RANDOM_665[7];	// @[lsu.scala:210:16]
        stq_13_bits_uop_xcpt_ma_if = _RANDOM_665[8];	// @[lsu.scala:210:16]
        stq_13_bits_uop_bp_debug_if = _RANDOM_665[9];	// @[lsu.scala:210:16]
        stq_13_bits_uop_bp_xcpt_if = _RANDOM_665[10];	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_fsrc = _RANDOM_665[12:11];	// @[lsu.scala:210:16]
        stq_13_bits_uop_debug_tsrc = _RANDOM_665[14:13];	// @[lsu.scala:210:16]
        stq_13_bits_addr_valid = _RANDOM_665[15];	// @[lsu.scala:210:16]
        stq_13_bits_addr_bits = {_RANDOM_665[31:16], _RANDOM_666[23:0]};	// @[lsu.scala:210:16]
        stq_13_bits_addr_is_virtual = _RANDOM_666[24];	// @[lsu.scala:210:16]
        stq_13_bits_data_valid = _RANDOM_666[25];	// @[lsu.scala:210:16]
        stq_13_bits_data_bits = {_RANDOM_666[31:26], _RANDOM_667, _RANDOM_668[25:0]};	// @[lsu.scala:210:16]
        stq_13_bits_committed = _RANDOM_668[26];	// @[lsu.scala:210:16]
        stq_13_bits_succeeded = _RANDOM_668[27];	// @[lsu.scala:210:16]
        stq_14_valid = _RANDOM_670[28];	// @[lsu.scala:210:16]
        stq_14_bits_uop_uopc = {_RANDOM_670[31:29], _RANDOM_671[3:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_inst = {_RANDOM_671[31:4], _RANDOM_672[3:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_inst = {_RANDOM_672[31:4], _RANDOM_673[3:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_rvc = _RANDOM_673[4];	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_pc = {_RANDOM_673[31:5], _RANDOM_674[12:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_iq_type = _RANDOM_674[15:13];	// @[lsu.scala:210:16]
        stq_14_bits_uop_fu_code = _RANDOM_674[25:16];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_br_type = _RANDOM_674[29:26];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op1_sel = _RANDOM_674[31:30];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op2_sel = _RANDOM_675[2:0];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_imm_sel = _RANDOM_675[5:3];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_op_fcn = _RANDOM_675[9:6];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_fcn_dw = _RANDOM_675[10];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_csr_cmd = _RANDOM_675[13:11];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_is_load = _RANDOM_675[14];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_is_sta = _RANDOM_675[15];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ctrl_is_std = _RANDOM_675[16];	// @[lsu.scala:210:16]
        stq_14_bits_uop_iw_state = _RANDOM_675[18:17];	// @[lsu.scala:210:16]
        stq_14_bits_uop_iw_p1_poisoned = _RANDOM_675[19];	// @[lsu.scala:210:16]
        stq_14_bits_uop_iw_p2_poisoned = _RANDOM_675[20];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_br = _RANDOM_675[21];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_jalr = _RANDOM_675[22];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_jal = _RANDOM_675[23];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_sfb = _RANDOM_675[24];	// @[lsu.scala:210:16]
        stq_14_bits_uop_br_mask = {_RANDOM_675[31:25], _RANDOM_676[8:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_br_tag = _RANDOM_676[12:9];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ftq_idx = _RANDOM_676[18:13];	// @[lsu.scala:210:16]
        stq_14_bits_uop_edge_inst = _RANDOM_676[19];	// @[lsu.scala:210:16]
        stq_14_bits_uop_pc_lob = _RANDOM_676[25:20];	// @[lsu.scala:210:16]
        stq_14_bits_uop_taken = _RANDOM_676[26];	// @[lsu.scala:210:16]
        stq_14_bits_uop_imm_packed = {_RANDOM_676[31:27], _RANDOM_677[14:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_csr_addr = _RANDOM_677[26:15];	// @[lsu.scala:210:16]
        stq_14_bits_uop_rob_idx = {_RANDOM_677[31:27], _RANDOM_678[2:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldq_idx = _RANDOM_678[7:3];	// @[lsu.scala:210:16]
        stq_14_bits_uop_stq_idx = _RANDOM_678[12:8];	// @[lsu.scala:210:16]
        stq_14_bits_uop_rxq_idx = _RANDOM_678[14:13];	// @[lsu.scala:210:16]
        stq_14_bits_uop_pdst = _RANDOM_678[20:15];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs1 = _RANDOM_678[26:21];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs2 = {_RANDOM_678[31:27], _RANDOM_679[0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs3 = _RANDOM_679[6:1];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ppred = _RANDOM_679[12:7];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs1_busy = _RANDOM_679[13];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs2_busy = _RANDOM_679[14];	// @[lsu.scala:210:16]
        stq_14_bits_uop_prs3_busy = _RANDOM_679[15];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ppred_busy = _RANDOM_679[16];	// @[lsu.scala:210:16]
        stq_14_bits_uop_stale_pdst = _RANDOM_679[22:17];	// @[lsu.scala:210:16]
        stq_14_bits_uop_exception = _RANDOM_679[23];	// @[lsu.scala:210:16]
        stq_14_bits_uop_exc_cause = {_RANDOM_679[31:24], _RANDOM_680, _RANDOM_681[23:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_bypassable = _RANDOM_681[24];	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_cmd = _RANDOM_681[29:25];	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_size = _RANDOM_681[31:30];	// @[lsu.scala:210:16]
        stq_14_bits_uop_mem_signed = _RANDOM_682[0];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_fence = _RANDOM_682[1];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_fencei = _RANDOM_682[2];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_amo = _RANDOM_682[3];	// @[lsu.scala:210:16]
        stq_14_bits_uop_uses_ldq = _RANDOM_682[4];	// @[lsu.scala:210:16]
        stq_14_bits_uop_uses_stq = _RANDOM_682[5];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_sys_pc2epc = _RANDOM_682[6];	// @[lsu.scala:210:16]
        stq_14_bits_uop_is_unique = _RANDOM_682[7];	// @[lsu.scala:210:16]
        stq_14_bits_uop_flush_on_commit = _RANDOM_682[8];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldst_is_rs1 = _RANDOM_682[9];	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldst = _RANDOM_682[15:10];	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs1 = _RANDOM_682[21:16];	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs2 = _RANDOM_682[27:22];	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs3 = {_RANDOM_682[31:28], _RANDOM_683[1:0]};	// @[lsu.scala:210:16]
        stq_14_bits_uop_ldst_val = _RANDOM_683[2];	// @[lsu.scala:210:16]
        stq_14_bits_uop_dst_rtype = _RANDOM_683[4:3];	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs1_rtype = _RANDOM_683[6:5];	// @[lsu.scala:210:16]
        stq_14_bits_uop_lrs2_rtype = _RANDOM_683[8:7];	// @[lsu.scala:210:16]
        stq_14_bits_uop_frs3_en = _RANDOM_683[9];	// @[lsu.scala:210:16]
        stq_14_bits_uop_fp_val = _RANDOM_683[10];	// @[lsu.scala:210:16]
        stq_14_bits_uop_fp_single = _RANDOM_683[11];	// @[lsu.scala:210:16]
        stq_14_bits_uop_xcpt_pf_if = _RANDOM_683[12];	// @[lsu.scala:210:16]
        stq_14_bits_uop_xcpt_ae_if = _RANDOM_683[13];	// @[lsu.scala:210:16]
        stq_14_bits_uop_xcpt_ma_if = _RANDOM_683[14];	// @[lsu.scala:210:16]
        stq_14_bits_uop_bp_debug_if = _RANDOM_683[15];	// @[lsu.scala:210:16]
        stq_14_bits_uop_bp_xcpt_if = _RANDOM_683[16];	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_fsrc = _RANDOM_683[18:17];	// @[lsu.scala:210:16]
        stq_14_bits_uop_debug_tsrc = _RANDOM_683[20:19];	// @[lsu.scala:210:16]
        stq_14_bits_addr_valid = _RANDOM_683[21];	// @[lsu.scala:210:16]
        stq_14_bits_addr_bits = {_RANDOM_683[31:22], _RANDOM_684[29:0]};	// @[lsu.scala:210:16]
        stq_14_bits_addr_is_virtual = _RANDOM_684[30];	// @[lsu.scala:210:16]
        stq_14_bits_data_valid = _RANDOM_684[31];	// @[lsu.scala:210:16]
        stq_14_bits_data_bits = {_RANDOM_685, _RANDOM_686};	// @[lsu.scala:210:16]
        stq_14_bits_committed = _RANDOM_687[0];	// @[lsu.scala:210:16]
        stq_14_bits_succeeded = _RANDOM_687[1];	// @[lsu.scala:210:16]
        stq_15_valid = _RANDOM_689[2];	// @[lsu.scala:210:16]
        stq_15_bits_uop_uopc = _RANDOM_689[9:3];	// @[lsu.scala:210:16]
        stq_15_bits_uop_inst = {_RANDOM_689[31:10], _RANDOM_690[9:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_inst = {_RANDOM_690[31:10], _RANDOM_691[9:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_rvc = _RANDOM_691[10];	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_pc = {_RANDOM_691[31:11], _RANDOM_692[18:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_iq_type = _RANDOM_692[21:19];	// @[lsu.scala:210:16]
        stq_15_bits_uop_fu_code = _RANDOM_692[31:22];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_br_type = _RANDOM_693[3:0];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op1_sel = _RANDOM_693[5:4];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op2_sel = _RANDOM_693[8:6];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_imm_sel = _RANDOM_693[11:9];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_op_fcn = _RANDOM_693[15:12];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_fcn_dw = _RANDOM_693[16];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_csr_cmd = _RANDOM_693[19:17];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_is_load = _RANDOM_693[20];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_is_sta = _RANDOM_693[21];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ctrl_is_std = _RANDOM_693[22];	// @[lsu.scala:210:16]
        stq_15_bits_uop_iw_state = _RANDOM_693[24:23];	// @[lsu.scala:210:16]
        stq_15_bits_uop_iw_p1_poisoned = _RANDOM_693[25];	// @[lsu.scala:210:16]
        stq_15_bits_uop_iw_p2_poisoned = _RANDOM_693[26];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_br = _RANDOM_693[27];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_jalr = _RANDOM_693[28];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_jal = _RANDOM_693[29];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_sfb = _RANDOM_693[30];	// @[lsu.scala:210:16]
        stq_15_bits_uop_br_mask = {_RANDOM_693[31], _RANDOM_694[14:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_br_tag = _RANDOM_694[18:15];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ftq_idx = _RANDOM_694[24:19];	// @[lsu.scala:210:16]
        stq_15_bits_uop_edge_inst = _RANDOM_694[25];	// @[lsu.scala:210:16]
        stq_15_bits_uop_pc_lob = _RANDOM_694[31:26];	// @[lsu.scala:210:16]
        stq_15_bits_uop_taken = _RANDOM_695[0];	// @[lsu.scala:210:16]
        stq_15_bits_uop_imm_packed = _RANDOM_695[20:1];	// @[lsu.scala:210:16]
        stq_15_bits_uop_csr_addr = {_RANDOM_695[31:21], _RANDOM_696[0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_rob_idx = _RANDOM_696[8:1];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldq_idx = _RANDOM_696[13:9];	// @[lsu.scala:210:16]
        stq_15_bits_uop_stq_idx = _RANDOM_696[18:14];	// @[lsu.scala:210:16]
        stq_15_bits_uop_rxq_idx = _RANDOM_696[20:19];	// @[lsu.scala:210:16]
        stq_15_bits_uop_pdst = _RANDOM_696[26:21];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs1 = {_RANDOM_696[31:27], _RANDOM_697[0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs2 = _RANDOM_697[6:1];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs3 = _RANDOM_697[12:7];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ppred = _RANDOM_697[18:13];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs1_busy = _RANDOM_697[19];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs2_busy = _RANDOM_697[20];	// @[lsu.scala:210:16]
        stq_15_bits_uop_prs3_busy = _RANDOM_697[21];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ppred_busy = _RANDOM_697[22];	// @[lsu.scala:210:16]
        stq_15_bits_uop_stale_pdst = _RANDOM_697[28:23];	// @[lsu.scala:210:16]
        stq_15_bits_uop_exception = _RANDOM_697[29];	// @[lsu.scala:210:16]
        stq_15_bits_uop_exc_cause = {_RANDOM_697[31:30], _RANDOM_698, _RANDOM_699[29:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_bypassable = _RANDOM_699[30];	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_cmd = {_RANDOM_699[31], _RANDOM_700[3:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_size = _RANDOM_700[5:4];	// @[lsu.scala:210:16]
        stq_15_bits_uop_mem_signed = _RANDOM_700[6];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_fence = _RANDOM_700[7];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_fencei = _RANDOM_700[8];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_amo = _RANDOM_700[9];	// @[lsu.scala:210:16]
        stq_15_bits_uop_uses_ldq = _RANDOM_700[10];	// @[lsu.scala:210:16]
        stq_15_bits_uop_uses_stq = _RANDOM_700[11];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_sys_pc2epc = _RANDOM_700[12];	// @[lsu.scala:210:16]
        stq_15_bits_uop_is_unique = _RANDOM_700[13];	// @[lsu.scala:210:16]
        stq_15_bits_uop_flush_on_commit = _RANDOM_700[14];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldst_is_rs1 = _RANDOM_700[15];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldst = _RANDOM_700[21:16];	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs1 = _RANDOM_700[27:22];	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs2 = {_RANDOM_700[31:28], _RANDOM_701[1:0]};	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs3 = _RANDOM_701[7:2];	// @[lsu.scala:210:16]
        stq_15_bits_uop_ldst_val = _RANDOM_701[8];	// @[lsu.scala:210:16]
        stq_15_bits_uop_dst_rtype = _RANDOM_701[10:9];	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs1_rtype = _RANDOM_701[12:11];	// @[lsu.scala:210:16]
        stq_15_bits_uop_lrs2_rtype = _RANDOM_701[14:13];	// @[lsu.scala:210:16]
        stq_15_bits_uop_frs3_en = _RANDOM_701[15];	// @[lsu.scala:210:16]
        stq_15_bits_uop_fp_val = _RANDOM_701[16];	// @[lsu.scala:210:16]
        stq_15_bits_uop_fp_single = _RANDOM_701[17];	// @[lsu.scala:210:16]
        stq_15_bits_uop_xcpt_pf_if = _RANDOM_701[18];	// @[lsu.scala:210:16]
        stq_15_bits_uop_xcpt_ae_if = _RANDOM_701[19];	// @[lsu.scala:210:16]
        stq_15_bits_uop_xcpt_ma_if = _RANDOM_701[20];	// @[lsu.scala:210:16]
        stq_15_bits_uop_bp_debug_if = _RANDOM_701[21];	// @[lsu.scala:210:16]
        stq_15_bits_uop_bp_xcpt_if = _RANDOM_701[22];	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_fsrc = _RANDOM_701[24:23];	// @[lsu.scala:210:16]
        stq_15_bits_uop_debug_tsrc = _RANDOM_701[26:25];	// @[lsu.scala:210:16]
        stq_15_bits_addr_valid = _RANDOM_701[27];	// @[lsu.scala:210:16]
        stq_15_bits_addr_bits = {_RANDOM_701[31:28], _RANDOM_702, _RANDOM_703[3:0]};	// @[lsu.scala:210:16]
        stq_15_bits_addr_is_virtual = _RANDOM_703[4];	// @[lsu.scala:210:16]
        stq_15_bits_data_valid = _RANDOM_703[5];	// @[lsu.scala:210:16]
        stq_15_bits_data_bits = {_RANDOM_703[31:6], _RANDOM_704, _RANDOM_705[5:0]};	// @[lsu.scala:210:16]
        stq_15_bits_committed = _RANDOM_705[6];	// @[lsu.scala:210:16]
        stq_15_bits_succeeded = _RANDOM_705[7];	// @[lsu.scala:210:16]
        stq_16_valid = _RANDOM_707[8];	// @[lsu.scala:210:16]
        stq_16_bits_uop_uopc = _RANDOM_707[15:9];	// @[lsu.scala:210:16]
        stq_16_bits_uop_inst = {_RANDOM_707[31:16], _RANDOM_708[15:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_inst = {_RANDOM_708[31:16], _RANDOM_709[15:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_rvc = _RANDOM_709[16];	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_pc = {_RANDOM_709[31:17], _RANDOM_710[24:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_iq_type = _RANDOM_710[27:25];	// @[lsu.scala:210:16]
        stq_16_bits_uop_fu_code = {_RANDOM_710[31:28], _RANDOM_711[5:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_br_type = _RANDOM_711[9:6];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_op1_sel = _RANDOM_711[11:10];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_op2_sel = _RANDOM_711[14:12];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_imm_sel = _RANDOM_711[17:15];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_op_fcn = _RANDOM_711[21:18];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_fcn_dw = _RANDOM_711[22];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_csr_cmd = _RANDOM_711[25:23];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_is_load = _RANDOM_711[26];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_is_sta = _RANDOM_711[27];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ctrl_is_std = _RANDOM_711[28];	// @[lsu.scala:210:16]
        stq_16_bits_uop_iw_state = _RANDOM_711[30:29];	// @[lsu.scala:210:16]
        stq_16_bits_uop_iw_p1_poisoned = _RANDOM_711[31];	// @[lsu.scala:210:16]
        stq_16_bits_uop_iw_p2_poisoned = _RANDOM_712[0];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_br = _RANDOM_712[1];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_jalr = _RANDOM_712[2];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_jal = _RANDOM_712[3];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_sfb = _RANDOM_712[4];	// @[lsu.scala:210:16]
        stq_16_bits_uop_br_mask = _RANDOM_712[20:5];	// @[lsu.scala:210:16]
        stq_16_bits_uop_br_tag = _RANDOM_712[24:21];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ftq_idx = _RANDOM_712[30:25];	// @[lsu.scala:210:16]
        stq_16_bits_uop_edge_inst = _RANDOM_712[31];	// @[lsu.scala:210:16]
        stq_16_bits_uop_pc_lob = _RANDOM_713[5:0];	// @[lsu.scala:210:16]
        stq_16_bits_uop_taken = _RANDOM_713[6];	// @[lsu.scala:210:16]
        stq_16_bits_uop_imm_packed = _RANDOM_713[26:7];	// @[lsu.scala:210:16]
        stq_16_bits_uop_csr_addr = {_RANDOM_713[31:27], _RANDOM_714[6:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_rob_idx = _RANDOM_714[14:7];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ldq_idx = _RANDOM_714[19:15];	// @[lsu.scala:210:16]
        stq_16_bits_uop_stq_idx = _RANDOM_714[24:20];	// @[lsu.scala:210:16]
        stq_16_bits_uop_rxq_idx = _RANDOM_714[26:25];	// @[lsu.scala:210:16]
        stq_16_bits_uop_pdst = {_RANDOM_714[31:27], _RANDOM_715[0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs1 = _RANDOM_715[6:1];	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs2 = _RANDOM_715[12:7];	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs3 = _RANDOM_715[18:13];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ppred = _RANDOM_715[24:19];	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs1_busy = _RANDOM_715[25];	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs2_busy = _RANDOM_715[26];	// @[lsu.scala:210:16]
        stq_16_bits_uop_prs3_busy = _RANDOM_715[27];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ppred_busy = _RANDOM_715[28];	// @[lsu.scala:210:16]
        stq_16_bits_uop_stale_pdst = {_RANDOM_715[31:29], _RANDOM_716[2:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_exception = _RANDOM_716[3];	// @[lsu.scala:210:16]
        stq_16_bits_uop_exc_cause = {_RANDOM_716[31:4], _RANDOM_717, _RANDOM_718[3:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_bypassable = _RANDOM_718[4];	// @[lsu.scala:210:16]
        stq_16_bits_uop_mem_cmd = _RANDOM_718[9:5];	// @[lsu.scala:210:16]
        stq_16_bits_uop_mem_size = _RANDOM_718[11:10];	// @[lsu.scala:210:16]
        stq_16_bits_uop_mem_signed = _RANDOM_718[12];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_fence = _RANDOM_718[13];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_fencei = _RANDOM_718[14];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_amo = _RANDOM_718[15];	// @[lsu.scala:210:16]
        stq_16_bits_uop_uses_ldq = _RANDOM_718[16];	// @[lsu.scala:210:16]
        stq_16_bits_uop_uses_stq = _RANDOM_718[17];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_sys_pc2epc = _RANDOM_718[18];	// @[lsu.scala:210:16]
        stq_16_bits_uop_is_unique = _RANDOM_718[19];	// @[lsu.scala:210:16]
        stq_16_bits_uop_flush_on_commit = _RANDOM_718[20];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ldst_is_rs1 = _RANDOM_718[21];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ldst = _RANDOM_718[27:22];	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs1 = {_RANDOM_718[31:28], _RANDOM_719[1:0]};	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs2 = _RANDOM_719[7:2];	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs3 = _RANDOM_719[13:8];	// @[lsu.scala:210:16]
        stq_16_bits_uop_ldst_val = _RANDOM_719[14];	// @[lsu.scala:210:16]
        stq_16_bits_uop_dst_rtype = _RANDOM_719[16:15];	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs1_rtype = _RANDOM_719[18:17];	// @[lsu.scala:210:16]
        stq_16_bits_uop_lrs2_rtype = _RANDOM_719[20:19];	// @[lsu.scala:210:16]
        stq_16_bits_uop_frs3_en = _RANDOM_719[21];	// @[lsu.scala:210:16]
        stq_16_bits_uop_fp_val = _RANDOM_719[22];	// @[lsu.scala:210:16]
        stq_16_bits_uop_fp_single = _RANDOM_719[23];	// @[lsu.scala:210:16]
        stq_16_bits_uop_xcpt_pf_if = _RANDOM_719[24];	// @[lsu.scala:210:16]
        stq_16_bits_uop_xcpt_ae_if = _RANDOM_719[25];	// @[lsu.scala:210:16]
        stq_16_bits_uop_xcpt_ma_if = _RANDOM_719[26];	// @[lsu.scala:210:16]
        stq_16_bits_uop_bp_debug_if = _RANDOM_719[27];	// @[lsu.scala:210:16]
        stq_16_bits_uop_bp_xcpt_if = _RANDOM_719[28];	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_fsrc = _RANDOM_719[30:29];	// @[lsu.scala:210:16]
        stq_16_bits_uop_debug_tsrc = {_RANDOM_719[31], _RANDOM_720[0]};	// @[lsu.scala:210:16]
        stq_16_bits_addr_valid = _RANDOM_720[1];	// @[lsu.scala:210:16]
        stq_16_bits_addr_bits = {_RANDOM_720[31:2], _RANDOM_721[9:0]};	// @[lsu.scala:210:16]
        stq_16_bits_addr_is_virtual = _RANDOM_721[10];	// @[lsu.scala:210:16]
        stq_16_bits_data_valid = _RANDOM_721[11];	// @[lsu.scala:210:16]
        stq_16_bits_data_bits = {_RANDOM_721[31:12], _RANDOM_722, _RANDOM_723[11:0]};	// @[lsu.scala:210:16]
        stq_16_bits_committed = _RANDOM_723[12];	// @[lsu.scala:210:16]
        stq_16_bits_succeeded = _RANDOM_723[13];	// @[lsu.scala:210:16]
        stq_17_valid = _RANDOM_725[14];	// @[lsu.scala:210:16]
        stq_17_bits_uop_uopc = _RANDOM_725[21:15];	// @[lsu.scala:210:16]
        stq_17_bits_uop_inst = {_RANDOM_725[31:22], _RANDOM_726[21:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_inst = {_RANDOM_726[31:22], _RANDOM_727[21:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_rvc = _RANDOM_727[22];	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_pc = {_RANDOM_727[31:23], _RANDOM_728[30:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_iq_type = {_RANDOM_728[31], _RANDOM_729[1:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_fu_code = _RANDOM_729[11:2];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_br_type = _RANDOM_729[15:12];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_op1_sel = _RANDOM_729[17:16];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_op2_sel = _RANDOM_729[20:18];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_imm_sel = _RANDOM_729[23:21];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_op_fcn = _RANDOM_729[27:24];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_fcn_dw = _RANDOM_729[28];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_csr_cmd = _RANDOM_729[31:29];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_is_load = _RANDOM_730[0];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_is_sta = _RANDOM_730[1];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ctrl_is_std = _RANDOM_730[2];	// @[lsu.scala:210:16]
        stq_17_bits_uop_iw_state = _RANDOM_730[4:3];	// @[lsu.scala:210:16]
        stq_17_bits_uop_iw_p1_poisoned = _RANDOM_730[5];	// @[lsu.scala:210:16]
        stq_17_bits_uop_iw_p2_poisoned = _RANDOM_730[6];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_br = _RANDOM_730[7];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_jalr = _RANDOM_730[8];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_jal = _RANDOM_730[9];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_sfb = _RANDOM_730[10];	// @[lsu.scala:210:16]
        stq_17_bits_uop_br_mask = _RANDOM_730[26:11];	// @[lsu.scala:210:16]
        stq_17_bits_uop_br_tag = _RANDOM_730[30:27];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ftq_idx = {_RANDOM_730[31], _RANDOM_731[4:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_edge_inst = _RANDOM_731[5];	// @[lsu.scala:210:16]
        stq_17_bits_uop_pc_lob = _RANDOM_731[11:6];	// @[lsu.scala:210:16]
        stq_17_bits_uop_taken = _RANDOM_731[12];	// @[lsu.scala:210:16]
        stq_17_bits_uop_imm_packed = {_RANDOM_731[31:13], _RANDOM_732[0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_csr_addr = _RANDOM_732[12:1];	// @[lsu.scala:210:16]
        stq_17_bits_uop_rob_idx = _RANDOM_732[20:13];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ldq_idx = _RANDOM_732[25:21];	// @[lsu.scala:210:16]
        stq_17_bits_uop_stq_idx = _RANDOM_732[30:26];	// @[lsu.scala:210:16]
        stq_17_bits_uop_rxq_idx = {_RANDOM_732[31], _RANDOM_733[0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_pdst = _RANDOM_733[6:1];	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs1 = _RANDOM_733[12:7];	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs2 = _RANDOM_733[18:13];	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs3 = _RANDOM_733[24:19];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ppred = _RANDOM_733[30:25];	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs1_busy = _RANDOM_733[31];	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs2_busy = _RANDOM_734[0];	// @[lsu.scala:210:16]
        stq_17_bits_uop_prs3_busy = _RANDOM_734[1];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ppred_busy = _RANDOM_734[2];	// @[lsu.scala:210:16]
        stq_17_bits_uop_stale_pdst = _RANDOM_734[8:3];	// @[lsu.scala:210:16]
        stq_17_bits_uop_exception = _RANDOM_734[9];	// @[lsu.scala:210:16]
        stq_17_bits_uop_exc_cause = {_RANDOM_734[31:10], _RANDOM_735, _RANDOM_736[9:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_bypassable = _RANDOM_736[10];	// @[lsu.scala:210:16]
        stq_17_bits_uop_mem_cmd = _RANDOM_736[15:11];	// @[lsu.scala:210:16]
        stq_17_bits_uop_mem_size = _RANDOM_736[17:16];	// @[lsu.scala:210:16]
        stq_17_bits_uop_mem_signed = _RANDOM_736[18];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_fence = _RANDOM_736[19];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_fencei = _RANDOM_736[20];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_amo = _RANDOM_736[21];	// @[lsu.scala:210:16]
        stq_17_bits_uop_uses_ldq = _RANDOM_736[22];	// @[lsu.scala:210:16]
        stq_17_bits_uop_uses_stq = _RANDOM_736[23];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_sys_pc2epc = _RANDOM_736[24];	// @[lsu.scala:210:16]
        stq_17_bits_uop_is_unique = _RANDOM_736[25];	// @[lsu.scala:210:16]
        stq_17_bits_uop_flush_on_commit = _RANDOM_736[26];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ldst_is_rs1 = _RANDOM_736[27];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ldst = {_RANDOM_736[31:28], _RANDOM_737[1:0]};	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs1 = _RANDOM_737[7:2];	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs2 = _RANDOM_737[13:8];	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs3 = _RANDOM_737[19:14];	// @[lsu.scala:210:16]
        stq_17_bits_uop_ldst_val = _RANDOM_737[20];	// @[lsu.scala:210:16]
        stq_17_bits_uop_dst_rtype = _RANDOM_737[22:21];	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs1_rtype = _RANDOM_737[24:23];	// @[lsu.scala:210:16]
        stq_17_bits_uop_lrs2_rtype = _RANDOM_737[26:25];	// @[lsu.scala:210:16]
        stq_17_bits_uop_frs3_en = _RANDOM_737[27];	// @[lsu.scala:210:16]
        stq_17_bits_uop_fp_val = _RANDOM_737[28];	// @[lsu.scala:210:16]
        stq_17_bits_uop_fp_single = _RANDOM_737[29];	// @[lsu.scala:210:16]
        stq_17_bits_uop_xcpt_pf_if = _RANDOM_737[30];	// @[lsu.scala:210:16]
        stq_17_bits_uop_xcpt_ae_if = _RANDOM_737[31];	// @[lsu.scala:210:16]
        stq_17_bits_uop_xcpt_ma_if = _RANDOM_738[0];	// @[lsu.scala:210:16]
        stq_17_bits_uop_bp_debug_if = _RANDOM_738[1];	// @[lsu.scala:210:16]
        stq_17_bits_uop_bp_xcpt_if = _RANDOM_738[2];	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_fsrc = _RANDOM_738[4:3];	// @[lsu.scala:210:16]
        stq_17_bits_uop_debug_tsrc = _RANDOM_738[6:5];	// @[lsu.scala:210:16]
        stq_17_bits_addr_valid = _RANDOM_738[7];	// @[lsu.scala:210:16]
        stq_17_bits_addr_bits = {_RANDOM_738[31:8], _RANDOM_739[15:0]};	// @[lsu.scala:210:16]
        stq_17_bits_addr_is_virtual = _RANDOM_739[16];	// @[lsu.scala:210:16]
        stq_17_bits_data_valid = _RANDOM_739[17];	// @[lsu.scala:210:16]
        stq_17_bits_data_bits = {_RANDOM_739[31:18], _RANDOM_740, _RANDOM_741[17:0]};	// @[lsu.scala:210:16]
        stq_17_bits_committed = _RANDOM_741[18];	// @[lsu.scala:210:16]
        stq_17_bits_succeeded = _RANDOM_741[19];	// @[lsu.scala:210:16]
        stq_18_valid = _RANDOM_743[20];	// @[lsu.scala:210:16]
        stq_18_bits_uop_uopc = _RANDOM_743[27:21];	// @[lsu.scala:210:16]
        stq_18_bits_uop_inst = {_RANDOM_743[31:28], _RANDOM_744[27:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_inst = {_RANDOM_744[31:28], _RANDOM_745[27:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_rvc = _RANDOM_745[28];	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_pc = {_RANDOM_745[31:29], _RANDOM_746, _RANDOM_747[4:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_iq_type = _RANDOM_747[7:5];	// @[lsu.scala:210:16]
        stq_18_bits_uop_fu_code = _RANDOM_747[17:8];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_br_type = _RANDOM_747[21:18];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_op1_sel = _RANDOM_747[23:22];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_op2_sel = _RANDOM_747[26:24];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_imm_sel = _RANDOM_747[29:27];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_op_fcn = {_RANDOM_747[31:30], _RANDOM_748[1:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_fcn_dw = _RANDOM_748[2];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_csr_cmd = _RANDOM_748[5:3];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_is_load = _RANDOM_748[6];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_is_sta = _RANDOM_748[7];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ctrl_is_std = _RANDOM_748[8];	// @[lsu.scala:210:16]
        stq_18_bits_uop_iw_state = _RANDOM_748[10:9];	// @[lsu.scala:210:16]
        stq_18_bits_uop_iw_p1_poisoned = _RANDOM_748[11];	// @[lsu.scala:210:16]
        stq_18_bits_uop_iw_p2_poisoned = _RANDOM_748[12];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_br = _RANDOM_748[13];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_jalr = _RANDOM_748[14];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_jal = _RANDOM_748[15];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_sfb = _RANDOM_748[16];	// @[lsu.scala:210:16]
        stq_18_bits_uop_br_mask = {_RANDOM_748[31:17], _RANDOM_749[0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_br_tag = _RANDOM_749[4:1];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ftq_idx = _RANDOM_749[10:5];	// @[lsu.scala:210:16]
        stq_18_bits_uop_edge_inst = _RANDOM_749[11];	// @[lsu.scala:210:16]
        stq_18_bits_uop_pc_lob = _RANDOM_749[17:12];	// @[lsu.scala:210:16]
        stq_18_bits_uop_taken = _RANDOM_749[18];	// @[lsu.scala:210:16]
        stq_18_bits_uop_imm_packed = {_RANDOM_749[31:19], _RANDOM_750[6:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_csr_addr = _RANDOM_750[18:7];	// @[lsu.scala:210:16]
        stq_18_bits_uop_rob_idx = _RANDOM_750[26:19];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ldq_idx = _RANDOM_750[31:27];	// @[lsu.scala:210:16]
        stq_18_bits_uop_stq_idx = _RANDOM_751[4:0];	// @[lsu.scala:210:16]
        stq_18_bits_uop_rxq_idx = _RANDOM_751[6:5];	// @[lsu.scala:210:16]
        stq_18_bits_uop_pdst = _RANDOM_751[12:7];	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs1 = _RANDOM_751[18:13];	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs2 = _RANDOM_751[24:19];	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs3 = _RANDOM_751[30:25];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ppred = {_RANDOM_751[31], _RANDOM_752[4:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs1_busy = _RANDOM_752[5];	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs2_busy = _RANDOM_752[6];	// @[lsu.scala:210:16]
        stq_18_bits_uop_prs3_busy = _RANDOM_752[7];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ppred_busy = _RANDOM_752[8];	// @[lsu.scala:210:16]
        stq_18_bits_uop_stale_pdst = _RANDOM_752[14:9];	// @[lsu.scala:210:16]
        stq_18_bits_uop_exception = _RANDOM_752[15];	// @[lsu.scala:210:16]
        stq_18_bits_uop_exc_cause = {_RANDOM_752[31:16], _RANDOM_753, _RANDOM_754[15:0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_bypassable = _RANDOM_754[16];	// @[lsu.scala:210:16]
        stq_18_bits_uop_mem_cmd = _RANDOM_754[21:17];	// @[lsu.scala:210:16]
        stq_18_bits_uop_mem_size = _RANDOM_754[23:22];	// @[lsu.scala:210:16]
        stq_18_bits_uop_mem_signed = _RANDOM_754[24];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_fence = _RANDOM_754[25];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_fencei = _RANDOM_754[26];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_amo = _RANDOM_754[27];	// @[lsu.scala:210:16]
        stq_18_bits_uop_uses_ldq = _RANDOM_754[28];	// @[lsu.scala:210:16]
        stq_18_bits_uop_uses_stq = _RANDOM_754[29];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_sys_pc2epc = _RANDOM_754[30];	// @[lsu.scala:210:16]
        stq_18_bits_uop_is_unique = _RANDOM_754[31];	// @[lsu.scala:210:16]
        stq_18_bits_uop_flush_on_commit = _RANDOM_755[0];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ldst_is_rs1 = _RANDOM_755[1];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ldst = _RANDOM_755[7:2];	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs1 = _RANDOM_755[13:8];	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs2 = _RANDOM_755[19:14];	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs3 = _RANDOM_755[25:20];	// @[lsu.scala:210:16]
        stq_18_bits_uop_ldst_val = _RANDOM_755[26];	// @[lsu.scala:210:16]
        stq_18_bits_uop_dst_rtype = _RANDOM_755[28:27];	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs1_rtype = _RANDOM_755[30:29];	// @[lsu.scala:210:16]
        stq_18_bits_uop_lrs2_rtype = {_RANDOM_755[31], _RANDOM_756[0]};	// @[lsu.scala:210:16]
        stq_18_bits_uop_frs3_en = _RANDOM_756[1];	// @[lsu.scala:210:16]
        stq_18_bits_uop_fp_val = _RANDOM_756[2];	// @[lsu.scala:210:16]
        stq_18_bits_uop_fp_single = _RANDOM_756[3];	// @[lsu.scala:210:16]
        stq_18_bits_uop_xcpt_pf_if = _RANDOM_756[4];	// @[lsu.scala:210:16]
        stq_18_bits_uop_xcpt_ae_if = _RANDOM_756[5];	// @[lsu.scala:210:16]
        stq_18_bits_uop_xcpt_ma_if = _RANDOM_756[6];	// @[lsu.scala:210:16]
        stq_18_bits_uop_bp_debug_if = _RANDOM_756[7];	// @[lsu.scala:210:16]
        stq_18_bits_uop_bp_xcpt_if = _RANDOM_756[8];	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_fsrc = _RANDOM_756[10:9];	// @[lsu.scala:210:16]
        stq_18_bits_uop_debug_tsrc = _RANDOM_756[12:11];	// @[lsu.scala:210:16]
        stq_18_bits_addr_valid = _RANDOM_756[13];	// @[lsu.scala:210:16]
        stq_18_bits_addr_bits = {_RANDOM_756[31:14], _RANDOM_757[21:0]};	// @[lsu.scala:210:16]
        stq_18_bits_addr_is_virtual = _RANDOM_757[22];	// @[lsu.scala:210:16]
        stq_18_bits_data_valid = _RANDOM_757[23];	// @[lsu.scala:210:16]
        stq_18_bits_data_bits = {_RANDOM_757[31:24], _RANDOM_758, _RANDOM_759[23:0]};	// @[lsu.scala:210:16]
        stq_18_bits_committed = _RANDOM_759[24];	// @[lsu.scala:210:16]
        stq_18_bits_succeeded = _RANDOM_759[25];	// @[lsu.scala:210:16]
        stq_19_valid = _RANDOM_761[26];	// @[lsu.scala:210:16]
        stq_19_bits_uop_uopc = {_RANDOM_761[31:27], _RANDOM_762[1:0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_inst = {_RANDOM_762[31:2], _RANDOM_763[1:0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_inst = {_RANDOM_763[31:2], _RANDOM_764[1:0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_rvc = _RANDOM_764[2];	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_pc = {_RANDOM_764[31:3], _RANDOM_765[10:0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_iq_type = _RANDOM_765[13:11];	// @[lsu.scala:210:16]
        stq_19_bits_uop_fu_code = _RANDOM_765[23:14];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_br_type = _RANDOM_765[27:24];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_op1_sel = _RANDOM_765[29:28];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_op2_sel = {_RANDOM_765[31:30], _RANDOM_766[0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_imm_sel = _RANDOM_766[3:1];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_op_fcn = _RANDOM_766[7:4];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_fcn_dw = _RANDOM_766[8];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_csr_cmd = _RANDOM_766[11:9];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_is_load = _RANDOM_766[12];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_is_sta = _RANDOM_766[13];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ctrl_is_std = _RANDOM_766[14];	// @[lsu.scala:210:16]
        stq_19_bits_uop_iw_state = _RANDOM_766[16:15];	// @[lsu.scala:210:16]
        stq_19_bits_uop_iw_p1_poisoned = _RANDOM_766[17];	// @[lsu.scala:210:16]
        stq_19_bits_uop_iw_p2_poisoned = _RANDOM_766[18];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_br = _RANDOM_766[19];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_jalr = _RANDOM_766[20];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_jal = _RANDOM_766[21];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_sfb = _RANDOM_766[22];	// @[lsu.scala:210:16]
        stq_19_bits_uop_br_mask = {_RANDOM_766[31:23], _RANDOM_767[6:0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_br_tag = _RANDOM_767[10:7];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ftq_idx = _RANDOM_767[16:11];	// @[lsu.scala:210:16]
        stq_19_bits_uop_edge_inst = _RANDOM_767[17];	// @[lsu.scala:210:16]
        stq_19_bits_uop_pc_lob = _RANDOM_767[23:18];	// @[lsu.scala:210:16]
        stq_19_bits_uop_taken = _RANDOM_767[24];	// @[lsu.scala:210:16]
        stq_19_bits_uop_imm_packed = {_RANDOM_767[31:25], _RANDOM_768[12:0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_csr_addr = _RANDOM_768[24:13];	// @[lsu.scala:210:16]
        stq_19_bits_uop_rob_idx = {_RANDOM_768[31:25], _RANDOM_769[0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_ldq_idx = _RANDOM_769[5:1];	// @[lsu.scala:210:16]
        stq_19_bits_uop_stq_idx = _RANDOM_769[10:6];	// @[lsu.scala:210:16]
        stq_19_bits_uop_rxq_idx = _RANDOM_769[12:11];	// @[lsu.scala:210:16]
        stq_19_bits_uop_pdst = _RANDOM_769[18:13];	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs1 = _RANDOM_769[24:19];	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs2 = _RANDOM_769[30:25];	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs3 = {_RANDOM_769[31], _RANDOM_770[4:0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_ppred = _RANDOM_770[10:5];	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs1_busy = _RANDOM_770[11];	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs2_busy = _RANDOM_770[12];	// @[lsu.scala:210:16]
        stq_19_bits_uop_prs3_busy = _RANDOM_770[13];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ppred_busy = _RANDOM_770[14];	// @[lsu.scala:210:16]
        stq_19_bits_uop_stale_pdst = _RANDOM_770[20:15];	// @[lsu.scala:210:16]
        stq_19_bits_uop_exception = _RANDOM_770[21];	// @[lsu.scala:210:16]
        stq_19_bits_uop_exc_cause = {_RANDOM_770[31:22], _RANDOM_771, _RANDOM_772[21:0]};	// @[lsu.scala:210:16]
        stq_19_bits_uop_bypassable = _RANDOM_772[22];	// @[lsu.scala:210:16]
        stq_19_bits_uop_mem_cmd = _RANDOM_772[27:23];	// @[lsu.scala:210:16]
        stq_19_bits_uop_mem_size = _RANDOM_772[29:28];	// @[lsu.scala:210:16]
        stq_19_bits_uop_mem_signed = _RANDOM_772[30];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_fence = _RANDOM_772[31];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_fencei = _RANDOM_773[0];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_amo = _RANDOM_773[1];	// @[lsu.scala:210:16]
        stq_19_bits_uop_uses_ldq = _RANDOM_773[2];	// @[lsu.scala:210:16]
        stq_19_bits_uop_uses_stq = _RANDOM_773[3];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_sys_pc2epc = _RANDOM_773[4];	// @[lsu.scala:210:16]
        stq_19_bits_uop_is_unique = _RANDOM_773[5];	// @[lsu.scala:210:16]
        stq_19_bits_uop_flush_on_commit = _RANDOM_773[6];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ldst_is_rs1 = _RANDOM_773[7];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ldst = _RANDOM_773[13:8];	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs1 = _RANDOM_773[19:14];	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs2 = _RANDOM_773[25:20];	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs3 = _RANDOM_773[31:26];	// @[lsu.scala:210:16]
        stq_19_bits_uop_ldst_val = _RANDOM_774[0];	// @[lsu.scala:210:16]
        stq_19_bits_uop_dst_rtype = _RANDOM_774[2:1];	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs1_rtype = _RANDOM_774[4:3];	// @[lsu.scala:210:16]
        stq_19_bits_uop_lrs2_rtype = _RANDOM_774[6:5];	// @[lsu.scala:210:16]
        stq_19_bits_uop_frs3_en = _RANDOM_774[7];	// @[lsu.scala:210:16]
        stq_19_bits_uop_fp_val = _RANDOM_774[8];	// @[lsu.scala:210:16]
        stq_19_bits_uop_fp_single = _RANDOM_774[9];	// @[lsu.scala:210:16]
        stq_19_bits_uop_xcpt_pf_if = _RANDOM_774[10];	// @[lsu.scala:210:16]
        stq_19_bits_uop_xcpt_ae_if = _RANDOM_774[11];	// @[lsu.scala:210:16]
        stq_19_bits_uop_xcpt_ma_if = _RANDOM_774[12];	// @[lsu.scala:210:16]
        stq_19_bits_uop_bp_debug_if = _RANDOM_774[13];	// @[lsu.scala:210:16]
        stq_19_bits_uop_bp_xcpt_if = _RANDOM_774[14];	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_fsrc = _RANDOM_774[16:15];	// @[lsu.scala:210:16]
        stq_19_bits_uop_debug_tsrc = _RANDOM_774[18:17];	// @[lsu.scala:210:16]
        stq_19_bits_addr_valid = _RANDOM_774[19];	// @[lsu.scala:210:16]
        stq_19_bits_addr_bits = {_RANDOM_774[31:20], _RANDOM_775[27:0]};	// @[lsu.scala:210:16]
        stq_19_bits_addr_is_virtual = _RANDOM_775[28];	// @[lsu.scala:210:16]
        stq_19_bits_data_valid = _RANDOM_775[29];	// @[lsu.scala:210:16]
        stq_19_bits_data_bits = {_RANDOM_775[31:30], _RANDOM_776, _RANDOM_777[29:0]};	// @[lsu.scala:210:16]
        stq_19_bits_committed = _RANDOM_777[30];	// @[lsu.scala:210:16]
        stq_19_bits_succeeded = _RANDOM_777[31];	// @[lsu.scala:210:16]
        stq_20_valid = _RANDOM_780[0];	// @[lsu.scala:210:16]
        stq_20_bits_uop_uopc = _RANDOM_780[7:1];	// @[lsu.scala:210:16]
        stq_20_bits_uop_inst = {_RANDOM_780[31:8], _RANDOM_781[7:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_inst = {_RANDOM_781[31:8], _RANDOM_782[7:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_rvc = _RANDOM_782[8];	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_pc = {_RANDOM_782[31:9], _RANDOM_783[16:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_iq_type = _RANDOM_783[19:17];	// @[lsu.scala:210:16]
        stq_20_bits_uop_fu_code = _RANDOM_783[29:20];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_br_type = {_RANDOM_783[31:30], _RANDOM_784[1:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_op1_sel = _RANDOM_784[3:2];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_op2_sel = _RANDOM_784[6:4];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_imm_sel = _RANDOM_784[9:7];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_op_fcn = _RANDOM_784[13:10];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_fcn_dw = _RANDOM_784[14];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_csr_cmd = _RANDOM_784[17:15];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_is_load = _RANDOM_784[18];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_is_sta = _RANDOM_784[19];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ctrl_is_std = _RANDOM_784[20];	// @[lsu.scala:210:16]
        stq_20_bits_uop_iw_state = _RANDOM_784[22:21];	// @[lsu.scala:210:16]
        stq_20_bits_uop_iw_p1_poisoned = _RANDOM_784[23];	// @[lsu.scala:210:16]
        stq_20_bits_uop_iw_p2_poisoned = _RANDOM_784[24];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_br = _RANDOM_784[25];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_jalr = _RANDOM_784[26];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_jal = _RANDOM_784[27];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_sfb = _RANDOM_784[28];	// @[lsu.scala:210:16]
        stq_20_bits_uop_br_mask = {_RANDOM_784[31:29], _RANDOM_785[12:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_br_tag = _RANDOM_785[16:13];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ftq_idx = _RANDOM_785[22:17];	// @[lsu.scala:210:16]
        stq_20_bits_uop_edge_inst = _RANDOM_785[23];	// @[lsu.scala:210:16]
        stq_20_bits_uop_pc_lob = _RANDOM_785[29:24];	// @[lsu.scala:210:16]
        stq_20_bits_uop_taken = _RANDOM_785[30];	// @[lsu.scala:210:16]
        stq_20_bits_uop_imm_packed = {_RANDOM_785[31], _RANDOM_786[18:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_csr_addr = _RANDOM_786[30:19];	// @[lsu.scala:210:16]
        stq_20_bits_uop_rob_idx = {_RANDOM_786[31], _RANDOM_787[6:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_ldq_idx = _RANDOM_787[11:7];	// @[lsu.scala:210:16]
        stq_20_bits_uop_stq_idx = _RANDOM_787[16:12];	// @[lsu.scala:210:16]
        stq_20_bits_uop_rxq_idx = _RANDOM_787[18:17];	// @[lsu.scala:210:16]
        stq_20_bits_uop_pdst = _RANDOM_787[24:19];	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs1 = _RANDOM_787[30:25];	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs2 = {_RANDOM_787[31], _RANDOM_788[4:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs3 = _RANDOM_788[10:5];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ppred = _RANDOM_788[16:11];	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs1_busy = _RANDOM_788[17];	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs2_busy = _RANDOM_788[18];	// @[lsu.scala:210:16]
        stq_20_bits_uop_prs3_busy = _RANDOM_788[19];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ppred_busy = _RANDOM_788[20];	// @[lsu.scala:210:16]
        stq_20_bits_uop_stale_pdst = _RANDOM_788[26:21];	// @[lsu.scala:210:16]
        stq_20_bits_uop_exception = _RANDOM_788[27];	// @[lsu.scala:210:16]
        stq_20_bits_uop_exc_cause = {_RANDOM_788[31:28], _RANDOM_789, _RANDOM_790[27:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_bypassable = _RANDOM_790[28];	// @[lsu.scala:210:16]
        stq_20_bits_uop_mem_cmd = {_RANDOM_790[31:29], _RANDOM_791[1:0]};	// @[lsu.scala:210:16]
        stq_20_bits_uop_mem_size = _RANDOM_791[3:2];	// @[lsu.scala:210:16]
        stq_20_bits_uop_mem_signed = _RANDOM_791[4];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_fence = _RANDOM_791[5];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_fencei = _RANDOM_791[6];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_amo = _RANDOM_791[7];	// @[lsu.scala:210:16]
        stq_20_bits_uop_uses_ldq = _RANDOM_791[8];	// @[lsu.scala:210:16]
        stq_20_bits_uop_uses_stq = _RANDOM_791[9];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_sys_pc2epc = _RANDOM_791[10];	// @[lsu.scala:210:16]
        stq_20_bits_uop_is_unique = _RANDOM_791[11];	// @[lsu.scala:210:16]
        stq_20_bits_uop_flush_on_commit = _RANDOM_791[12];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ldst_is_rs1 = _RANDOM_791[13];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ldst = _RANDOM_791[19:14];	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs1 = _RANDOM_791[25:20];	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs2 = _RANDOM_791[31:26];	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs3 = _RANDOM_792[5:0];	// @[lsu.scala:210:16]
        stq_20_bits_uop_ldst_val = _RANDOM_792[6];	// @[lsu.scala:210:16]
        stq_20_bits_uop_dst_rtype = _RANDOM_792[8:7];	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs1_rtype = _RANDOM_792[10:9];	// @[lsu.scala:210:16]
        stq_20_bits_uop_lrs2_rtype = _RANDOM_792[12:11];	// @[lsu.scala:210:16]
        stq_20_bits_uop_frs3_en = _RANDOM_792[13];	// @[lsu.scala:210:16]
        stq_20_bits_uop_fp_val = _RANDOM_792[14];	// @[lsu.scala:210:16]
        stq_20_bits_uop_fp_single = _RANDOM_792[15];	// @[lsu.scala:210:16]
        stq_20_bits_uop_xcpt_pf_if = _RANDOM_792[16];	// @[lsu.scala:210:16]
        stq_20_bits_uop_xcpt_ae_if = _RANDOM_792[17];	// @[lsu.scala:210:16]
        stq_20_bits_uop_xcpt_ma_if = _RANDOM_792[18];	// @[lsu.scala:210:16]
        stq_20_bits_uop_bp_debug_if = _RANDOM_792[19];	// @[lsu.scala:210:16]
        stq_20_bits_uop_bp_xcpt_if = _RANDOM_792[20];	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_fsrc = _RANDOM_792[22:21];	// @[lsu.scala:210:16]
        stq_20_bits_uop_debug_tsrc = _RANDOM_792[24:23];	// @[lsu.scala:210:16]
        stq_20_bits_addr_valid = _RANDOM_792[25];	// @[lsu.scala:210:16]
        stq_20_bits_addr_bits = {_RANDOM_792[31:26], _RANDOM_793, _RANDOM_794[1:0]};	// @[lsu.scala:210:16]
        stq_20_bits_addr_is_virtual = _RANDOM_794[2];	// @[lsu.scala:210:16]
        stq_20_bits_data_valid = _RANDOM_794[3];	// @[lsu.scala:210:16]
        stq_20_bits_data_bits = {_RANDOM_794[31:4], _RANDOM_795, _RANDOM_796[3:0]};	// @[lsu.scala:210:16]
        stq_20_bits_committed = _RANDOM_796[4];	// @[lsu.scala:210:16]
        stq_20_bits_succeeded = _RANDOM_796[5];	// @[lsu.scala:210:16]
        stq_21_valid = _RANDOM_798[6];	// @[lsu.scala:210:16]
        stq_21_bits_uop_uopc = _RANDOM_798[13:7];	// @[lsu.scala:210:16]
        stq_21_bits_uop_inst = {_RANDOM_798[31:14], _RANDOM_799[13:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_inst = {_RANDOM_799[31:14], _RANDOM_800[13:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_rvc = _RANDOM_800[14];	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_pc = {_RANDOM_800[31:15], _RANDOM_801[22:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_iq_type = _RANDOM_801[25:23];	// @[lsu.scala:210:16]
        stq_21_bits_uop_fu_code = {_RANDOM_801[31:26], _RANDOM_802[3:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_br_type = _RANDOM_802[7:4];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_op1_sel = _RANDOM_802[9:8];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_op2_sel = _RANDOM_802[12:10];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_imm_sel = _RANDOM_802[15:13];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_op_fcn = _RANDOM_802[19:16];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_fcn_dw = _RANDOM_802[20];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_csr_cmd = _RANDOM_802[23:21];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_is_load = _RANDOM_802[24];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_is_sta = _RANDOM_802[25];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ctrl_is_std = _RANDOM_802[26];	// @[lsu.scala:210:16]
        stq_21_bits_uop_iw_state = _RANDOM_802[28:27];	// @[lsu.scala:210:16]
        stq_21_bits_uop_iw_p1_poisoned = _RANDOM_802[29];	// @[lsu.scala:210:16]
        stq_21_bits_uop_iw_p2_poisoned = _RANDOM_802[30];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_br = _RANDOM_802[31];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_jalr = _RANDOM_803[0];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_jal = _RANDOM_803[1];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_sfb = _RANDOM_803[2];	// @[lsu.scala:210:16]
        stq_21_bits_uop_br_mask = _RANDOM_803[18:3];	// @[lsu.scala:210:16]
        stq_21_bits_uop_br_tag = _RANDOM_803[22:19];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ftq_idx = _RANDOM_803[28:23];	// @[lsu.scala:210:16]
        stq_21_bits_uop_edge_inst = _RANDOM_803[29];	// @[lsu.scala:210:16]
        stq_21_bits_uop_pc_lob = {_RANDOM_803[31:30], _RANDOM_804[3:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_taken = _RANDOM_804[4];	// @[lsu.scala:210:16]
        stq_21_bits_uop_imm_packed = _RANDOM_804[24:5];	// @[lsu.scala:210:16]
        stq_21_bits_uop_csr_addr = {_RANDOM_804[31:25], _RANDOM_805[4:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_rob_idx = _RANDOM_805[12:5];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ldq_idx = _RANDOM_805[17:13];	// @[lsu.scala:210:16]
        stq_21_bits_uop_stq_idx = _RANDOM_805[22:18];	// @[lsu.scala:210:16]
        stq_21_bits_uop_rxq_idx = _RANDOM_805[24:23];	// @[lsu.scala:210:16]
        stq_21_bits_uop_pdst = _RANDOM_805[30:25];	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs1 = {_RANDOM_805[31], _RANDOM_806[4:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs2 = _RANDOM_806[10:5];	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs3 = _RANDOM_806[16:11];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ppred = _RANDOM_806[22:17];	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs1_busy = _RANDOM_806[23];	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs2_busy = _RANDOM_806[24];	// @[lsu.scala:210:16]
        stq_21_bits_uop_prs3_busy = _RANDOM_806[25];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ppred_busy = _RANDOM_806[26];	// @[lsu.scala:210:16]
        stq_21_bits_uop_stale_pdst = {_RANDOM_806[31:27], _RANDOM_807[0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_exception = _RANDOM_807[1];	// @[lsu.scala:210:16]
        stq_21_bits_uop_exc_cause = {_RANDOM_807[31:2], _RANDOM_808, _RANDOM_809[1:0]};	// @[lsu.scala:210:16]
        stq_21_bits_uop_bypassable = _RANDOM_809[2];	// @[lsu.scala:210:16]
        stq_21_bits_uop_mem_cmd = _RANDOM_809[7:3];	// @[lsu.scala:210:16]
        stq_21_bits_uop_mem_size = _RANDOM_809[9:8];	// @[lsu.scala:210:16]
        stq_21_bits_uop_mem_signed = _RANDOM_809[10];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_fence = _RANDOM_809[11];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_fencei = _RANDOM_809[12];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_amo = _RANDOM_809[13];	// @[lsu.scala:210:16]
        stq_21_bits_uop_uses_ldq = _RANDOM_809[14];	// @[lsu.scala:210:16]
        stq_21_bits_uop_uses_stq = _RANDOM_809[15];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_sys_pc2epc = _RANDOM_809[16];	// @[lsu.scala:210:16]
        stq_21_bits_uop_is_unique = _RANDOM_809[17];	// @[lsu.scala:210:16]
        stq_21_bits_uop_flush_on_commit = _RANDOM_809[18];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ldst_is_rs1 = _RANDOM_809[19];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ldst = _RANDOM_809[25:20];	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs1 = _RANDOM_809[31:26];	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs2 = _RANDOM_810[5:0];	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs3 = _RANDOM_810[11:6];	// @[lsu.scala:210:16]
        stq_21_bits_uop_ldst_val = _RANDOM_810[12];	// @[lsu.scala:210:16]
        stq_21_bits_uop_dst_rtype = _RANDOM_810[14:13];	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs1_rtype = _RANDOM_810[16:15];	// @[lsu.scala:210:16]
        stq_21_bits_uop_lrs2_rtype = _RANDOM_810[18:17];	// @[lsu.scala:210:16]
        stq_21_bits_uop_frs3_en = _RANDOM_810[19];	// @[lsu.scala:210:16]
        stq_21_bits_uop_fp_val = _RANDOM_810[20];	// @[lsu.scala:210:16]
        stq_21_bits_uop_fp_single = _RANDOM_810[21];	// @[lsu.scala:210:16]
        stq_21_bits_uop_xcpt_pf_if = _RANDOM_810[22];	// @[lsu.scala:210:16]
        stq_21_bits_uop_xcpt_ae_if = _RANDOM_810[23];	// @[lsu.scala:210:16]
        stq_21_bits_uop_xcpt_ma_if = _RANDOM_810[24];	// @[lsu.scala:210:16]
        stq_21_bits_uop_bp_debug_if = _RANDOM_810[25];	// @[lsu.scala:210:16]
        stq_21_bits_uop_bp_xcpt_if = _RANDOM_810[26];	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_fsrc = _RANDOM_810[28:27];	// @[lsu.scala:210:16]
        stq_21_bits_uop_debug_tsrc = _RANDOM_810[30:29];	// @[lsu.scala:210:16]
        stq_21_bits_addr_valid = _RANDOM_810[31];	// @[lsu.scala:210:16]
        stq_21_bits_addr_bits = {_RANDOM_811, _RANDOM_812[7:0]};	// @[lsu.scala:210:16]
        stq_21_bits_addr_is_virtual = _RANDOM_812[8];	// @[lsu.scala:210:16]
        stq_21_bits_data_valid = _RANDOM_812[9];	// @[lsu.scala:210:16]
        stq_21_bits_data_bits = {_RANDOM_812[31:10], _RANDOM_813, _RANDOM_814[9:0]};	// @[lsu.scala:210:16]
        stq_21_bits_committed = _RANDOM_814[10];	// @[lsu.scala:210:16]
        stq_21_bits_succeeded = _RANDOM_814[11];	// @[lsu.scala:210:16]
        stq_22_valid = _RANDOM_816[12];	// @[lsu.scala:210:16]
        stq_22_bits_uop_uopc = _RANDOM_816[19:13];	// @[lsu.scala:210:16]
        stq_22_bits_uop_inst = {_RANDOM_816[31:20], _RANDOM_817[19:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_inst = {_RANDOM_817[31:20], _RANDOM_818[19:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_rvc = _RANDOM_818[20];	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_pc = {_RANDOM_818[31:21], _RANDOM_819[28:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_iq_type = _RANDOM_819[31:29];	// @[lsu.scala:210:16]
        stq_22_bits_uop_fu_code = _RANDOM_820[9:0];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_br_type = _RANDOM_820[13:10];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_op1_sel = _RANDOM_820[15:14];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_op2_sel = _RANDOM_820[18:16];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_imm_sel = _RANDOM_820[21:19];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_op_fcn = _RANDOM_820[25:22];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_fcn_dw = _RANDOM_820[26];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_csr_cmd = _RANDOM_820[29:27];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_is_load = _RANDOM_820[30];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_is_sta = _RANDOM_820[31];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ctrl_is_std = _RANDOM_821[0];	// @[lsu.scala:210:16]
        stq_22_bits_uop_iw_state = _RANDOM_821[2:1];	// @[lsu.scala:210:16]
        stq_22_bits_uop_iw_p1_poisoned = _RANDOM_821[3];	// @[lsu.scala:210:16]
        stq_22_bits_uop_iw_p2_poisoned = _RANDOM_821[4];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_br = _RANDOM_821[5];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_jalr = _RANDOM_821[6];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_jal = _RANDOM_821[7];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_sfb = _RANDOM_821[8];	// @[lsu.scala:210:16]
        stq_22_bits_uop_br_mask = _RANDOM_821[24:9];	// @[lsu.scala:210:16]
        stq_22_bits_uop_br_tag = _RANDOM_821[28:25];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ftq_idx = {_RANDOM_821[31:29], _RANDOM_822[2:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_edge_inst = _RANDOM_822[3];	// @[lsu.scala:210:16]
        stq_22_bits_uop_pc_lob = _RANDOM_822[9:4];	// @[lsu.scala:210:16]
        stq_22_bits_uop_taken = _RANDOM_822[10];	// @[lsu.scala:210:16]
        stq_22_bits_uop_imm_packed = _RANDOM_822[30:11];	// @[lsu.scala:210:16]
        stq_22_bits_uop_csr_addr = {_RANDOM_822[31], _RANDOM_823[10:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_rob_idx = _RANDOM_823[18:11];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ldq_idx = _RANDOM_823[23:19];	// @[lsu.scala:210:16]
        stq_22_bits_uop_stq_idx = _RANDOM_823[28:24];	// @[lsu.scala:210:16]
        stq_22_bits_uop_rxq_idx = _RANDOM_823[30:29];	// @[lsu.scala:210:16]
        stq_22_bits_uop_pdst = {_RANDOM_823[31], _RANDOM_824[4:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs1 = _RANDOM_824[10:5];	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs2 = _RANDOM_824[16:11];	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs3 = _RANDOM_824[22:17];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ppred = _RANDOM_824[28:23];	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs1_busy = _RANDOM_824[29];	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs2_busy = _RANDOM_824[30];	// @[lsu.scala:210:16]
        stq_22_bits_uop_prs3_busy = _RANDOM_824[31];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ppred_busy = _RANDOM_825[0];	// @[lsu.scala:210:16]
        stq_22_bits_uop_stale_pdst = _RANDOM_825[6:1];	// @[lsu.scala:210:16]
        stq_22_bits_uop_exception = _RANDOM_825[7];	// @[lsu.scala:210:16]
        stq_22_bits_uop_exc_cause = {_RANDOM_825[31:8], _RANDOM_826, _RANDOM_827[7:0]};	// @[lsu.scala:210:16]
        stq_22_bits_uop_bypassable = _RANDOM_827[8];	// @[lsu.scala:210:16]
        stq_22_bits_uop_mem_cmd = _RANDOM_827[13:9];	// @[lsu.scala:210:16]
        stq_22_bits_uop_mem_size = _RANDOM_827[15:14];	// @[lsu.scala:210:16]
        stq_22_bits_uop_mem_signed = _RANDOM_827[16];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_fence = _RANDOM_827[17];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_fencei = _RANDOM_827[18];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_amo = _RANDOM_827[19];	// @[lsu.scala:210:16]
        stq_22_bits_uop_uses_ldq = _RANDOM_827[20];	// @[lsu.scala:210:16]
        stq_22_bits_uop_uses_stq = _RANDOM_827[21];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_sys_pc2epc = _RANDOM_827[22];	// @[lsu.scala:210:16]
        stq_22_bits_uop_is_unique = _RANDOM_827[23];	// @[lsu.scala:210:16]
        stq_22_bits_uop_flush_on_commit = _RANDOM_827[24];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ldst_is_rs1 = _RANDOM_827[25];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ldst = _RANDOM_827[31:26];	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs1 = _RANDOM_828[5:0];	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs2 = _RANDOM_828[11:6];	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs3 = _RANDOM_828[17:12];	// @[lsu.scala:210:16]
        stq_22_bits_uop_ldst_val = _RANDOM_828[18];	// @[lsu.scala:210:16]
        stq_22_bits_uop_dst_rtype = _RANDOM_828[20:19];	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs1_rtype = _RANDOM_828[22:21];	// @[lsu.scala:210:16]
        stq_22_bits_uop_lrs2_rtype = _RANDOM_828[24:23];	// @[lsu.scala:210:16]
        stq_22_bits_uop_frs3_en = _RANDOM_828[25];	// @[lsu.scala:210:16]
        stq_22_bits_uop_fp_val = _RANDOM_828[26];	// @[lsu.scala:210:16]
        stq_22_bits_uop_fp_single = _RANDOM_828[27];	// @[lsu.scala:210:16]
        stq_22_bits_uop_xcpt_pf_if = _RANDOM_828[28];	// @[lsu.scala:210:16]
        stq_22_bits_uop_xcpt_ae_if = _RANDOM_828[29];	// @[lsu.scala:210:16]
        stq_22_bits_uop_xcpt_ma_if = _RANDOM_828[30];	// @[lsu.scala:210:16]
        stq_22_bits_uop_bp_debug_if = _RANDOM_828[31];	// @[lsu.scala:210:16]
        stq_22_bits_uop_bp_xcpt_if = _RANDOM_829[0];	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_fsrc = _RANDOM_829[2:1];	// @[lsu.scala:210:16]
        stq_22_bits_uop_debug_tsrc = _RANDOM_829[4:3];	// @[lsu.scala:210:16]
        stq_22_bits_addr_valid = _RANDOM_829[5];	// @[lsu.scala:210:16]
        stq_22_bits_addr_bits = {_RANDOM_829[31:6], _RANDOM_830[13:0]};	// @[lsu.scala:210:16]
        stq_22_bits_addr_is_virtual = _RANDOM_830[14];	// @[lsu.scala:210:16]
        stq_22_bits_data_valid = _RANDOM_830[15];	// @[lsu.scala:210:16]
        stq_22_bits_data_bits = {_RANDOM_830[31:16], _RANDOM_831, _RANDOM_832[15:0]};	// @[lsu.scala:210:16]
        stq_22_bits_committed = _RANDOM_832[16];	// @[lsu.scala:210:16]
        stq_22_bits_succeeded = _RANDOM_832[17];	// @[lsu.scala:210:16]
        stq_23_valid = _RANDOM_834[18];	// @[lsu.scala:210:16]
        stq_23_bits_uop_uopc = _RANDOM_834[25:19];	// @[lsu.scala:210:16]
        stq_23_bits_uop_inst = {_RANDOM_834[31:26], _RANDOM_835[25:0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_inst = {_RANDOM_835[31:26], _RANDOM_836[25:0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_rvc = _RANDOM_836[26];	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_pc = {_RANDOM_836[31:27], _RANDOM_837, _RANDOM_838[2:0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_iq_type = _RANDOM_838[5:3];	// @[lsu.scala:210:16]
        stq_23_bits_uop_fu_code = _RANDOM_838[15:6];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_br_type = _RANDOM_838[19:16];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_op1_sel = _RANDOM_838[21:20];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_op2_sel = _RANDOM_838[24:22];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_imm_sel = _RANDOM_838[27:25];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_op_fcn = _RANDOM_838[31:28];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_fcn_dw = _RANDOM_839[0];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_csr_cmd = _RANDOM_839[3:1];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_is_load = _RANDOM_839[4];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_is_sta = _RANDOM_839[5];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ctrl_is_std = _RANDOM_839[6];	// @[lsu.scala:210:16]
        stq_23_bits_uop_iw_state = _RANDOM_839[8:7];	// @[lsu.scala:210:16]
        stq_23_bits_uop_iw_p1_poisoned = _RANDOM_839[9];	// @[lsu.scala:210:16]
        stq_23_bits_uop_iw_p2_poisoned = _RANDOM_839[10];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_br = _RANDOM_839[11];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_jalr = _RANDOM_839[12];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_jal = _RANDOM_839[13];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_sfb = _RANDOM_839[14];	// @[lsu.scala:210:16]
        stq_23_bits_uop_br_mask = _RANDOM_839[30:15];	// @[lsu.scala:210:16]
        stq_23_bits_uop_br_tag = {_RANDOM_839[31], _RANDOM_840[2:0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_ftq_idx = _RANDOM_840[8:3];	// @[lsu.scala:210:16]
        stq_23_bits_uop_edge_inst = _RANDOM_840[9];	// @[lsu.scala:210:16]
        stq_23_bits_uop_pc_lob = _RANDOM_840[15:10];	// @[lsu.scala:210:16]
        stq_23_bits_uop_taken = _RANDOM_840[16];	// @[lsu.scala:210:16]
        stq_23_bits_uop_imm_packed = {_RANDOM_840[31:17], _RANDOM_841[4:0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_csr_addr = _RANDOM_841[16:5];	// @[lsu.scala:210:16]
        stq_23_bits_uop_rob_idx = _RANDOM_841[24:17];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ldq_idx = _RANDOM_841[29:25];	// @[lsu.scala:210:16]
        stq_23_bits_uop_stq_idx = {_RANDOM_841[31:30], _RANDOM_842[2:0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_rxq_idx = _RANDOM_842[4:3];	// @[lsu.scala:210:16]
        stq_23_bits_uop_pdst = _RANDOM_842[10:5];	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs1 = _RANDOM_842[16:11];	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs2 = _RANDOM_842[22:17];	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs3 = _RANDOM_842[28:23];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ppred = {_RANDOM_842[31:29], _RANDOM_843[2:0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs1_busy = _RANDOM_843[3];	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs2_busy = _RANDOM_843[4];	// @[lsu.scala:210:16]
        stq_23_bits_uop_prs3_busy = _RANDOM_843[5];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ppred_busy = _RANDOM_843[6];	// @[lsu.scala:210:16]
        stq_23_bits_uop_stale_pdst = _RANDOM_843[12:7];	// @[lsu.scala:210:16]
        stq_23_bits_uop_exception = _RANDOM_843[13];	// @[lsu.scala:210:16]
        stq_23_bits_uop_exc_cause = {_RANDOM_843[31:14], _RANDOM_844, _RANDOM_845[13:0]};	// @[lsu.scala:210:16]
        stq_23_bits_uop_bypassable = _RANDOM_845[14];	// @[lsu.scala:210:16]
        stq_23_bits_uop_mem_cmd = _RANDOM_845[19:15];	// @[lsu.scala:210:16]
        stq_23_bits_uop_mem_size = _RANDOM_845[21:20];	// @[lsu.scala:210:16]
        stq_23_bits_uop_mem_signed = _RANDOM_845[22];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_fence = _RANDOM_845[23];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_fencei = _RANDOM_845[24];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_amo = _RANDOM_845[25];	// @[lsu.scala:210:16]
        stq_23_bits_uop_uses_ldq = _RANDOM_845[26];	// @[lsu.scala:210:16]
        stq_23_bits_uop_uses_stq = _RANDOM_845[27];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_sys_pc2epc = _RANDOM_845[28];	// @[lsu.scala:210:16]
        stq_23_bits_uop_is_unique = _RANDOM_845[29];	// @[lsu.scala:210:16]
        stq_23_bits_uop_flush_on_commit = _RANDOM_845[30];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ldst_is_rs1 = _RANDOM_845[31];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ldst = _RANDOM_846[5:0];	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs1 = _RANDOM_846[11:6];	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs2 = _RANDOM_846[17:12];	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs3 = _RANDOM_846[23:18];	// @[lsu.scala:210:16]
        stq_23_bits_uop_ldst_val = _RANDOM_846[24];	// @[lsu.scala:210:16]
        stq_23_bits_uop_dst_rtype = _RANDOM_846[26:25];	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs1_rtype = _RANDOM_846[28:27];	// @[lsu.scala:210:16]
        stq_23_bits_uop_lrs2_rtype = _RANDOM_846[30:29];	// @[lsu.scala:210:16]
        stq_23_bits_uop_frs3_en = _RANDOM_846[31];	// @[lsu.scala:210:16]
        stq_23_bits_uop_fp_val = _RANDOM_847[0];	// @[lsu.scala:210:16]
        stq_23_bits_uop_fp_single = _RANDOM_847[1];	// @[lsu.scala:210:16]
        stq_23_bits_uop_xcpt_pf_if = _RANDOM_847[2];	// @[lsu.scala:210:16]
        stq_23_bits_uop_xcpt_ae_if = _RANDOM_847[3];	// @[lsu.scala:210:16]
        stq_23_bits_uop_xcpt_ma_if = _RANDOM_847[4];	// @[lsu.scala:210:16]
        stq_23_bits_uop_bp_debug_if = _RANDOM_847[5];	// @[lsu.scala:210:16]
        stq_23_bits_uop_bp_xcpt_if = _RANDOM_847[6];	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_fsrc = _RANDOM_847[8:7];	// @[lsu.scala:210:16]
        stq_23_bits_uop_debug_tsrc = _RANDOM_847[10:9];	// @[lsu.scala:210:16]
        stq_23_bits_addr_valid = _RANDOM_847[11];	// @[lsu.scala:210:16]
        stq_23_bits_addr_bits = {_RANDOM_847[31:12], _RANDOM_848[19:0]};	// @[lsu.scala:210:16]
        stq_23_bits_addr_is_virtual = _RANDOM_848[20];	// @[lsu.scala:210:16]
        stq_23_bits_data_valid = _RANDOM_848[21];	// @[lsu.scala:210:16]
        stq_23_bits_data_bits = {_RANDOM_848[31:22], _RANDOM_849, _RANDOM_850[21:0]};	// @[lsu.scala:210:16]
        stq_23_bits_committed = _RANDOM_850[22];	// @[lsu.scala:210:16]
        stq_23_bits_succeeded = _RANDOM_850[23];	// @[lsu.scala:210:16]
        ldq_head = _RANDOM_852[28:24];	// @[lsu.scala:214:29]
        ldq_tail = {_RANDOM_852[31:29], _RANDOM_853[1:0]};	// @[lsu.scala:214:29, :215:29]
        stq_head = _RANDOM_853[6:2];	// @[lsu.scala:215:29, :216:29]
        stq_tail = _RANDOM_853[11:7];	// @[lsu.scala:215:29, :217:29]
        stq_commit_head = _RANDOM_853[16:12];	// @[lsu.scala:215:29, :218:29]
        stq_execute_head = _RANDOM_853[21:17];	// @[lsu.scala:215:29, :219:29]
        hella_state = _RANDOM_853[24:22];	// @[lsu.scala:215:29, :241:38]
        hella_req_addr = {_RANDOM_853[31:25], _RANDOM_854, _RANDOM_855[0]};	// @[lsu.scala:215:29, :242:34]
        hella_req_cmd = _RANDOM_855[12:8];	// @[lsu.scala:242:34]
        hella_req_size = _RANDOM_855[14:13];	// @[lsu.scala:242:34]
        hella_req_signed = _RANDOM_855[15];	// @[lsu.scala:242:34]
        hella_req_phys = _RANDOM_855[19];	// @[lsu.scala:242:34]
        hella_data_data = {_RANDOM_857[31:30], _RANDOM_858, _RANDOM_859[29:0]};	// @[lsu.scala:243:34]
        hella_paddr = {_RANDOM_860[31:6], _RANDOM_861[5:0]};	// @[lsu.scala:244:34]
        hella_xcpt_ma_ld = _RANDOM_861[6];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_ma_st = _RANDOM_861[7];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_pf_ld = _RANDOM_861[8];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_pf_st = _RANDOM_861[9];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_gf_ld = _RANDOM_861[10];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_gf_st = _RANDOM_861[11];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_ae_ld = _RANDOM_861[12];	// @[lsu.scala:244:34, :245:34]
        hella_xcpt_ae_st = _RANDOM_861[13];	// @[lsu.scala:244:34, :245:34]
        live_store_mask = {_RANDOM_861[31:14], _RANDOM_862[5:0]};	// @[lsu.scala:244:34, :259:32]
        p1_block_load_mask_0 = _RANDOM_862[6];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_1 = _RANDOM_862[7];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_2 = _RANDOM_862[8];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_3 = _RANDOM_862[9];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_4 = _RANDOM_862[10];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_5 = _RANDOM_862[11];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_6 = _RANDOM_862[12];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_7 = _RANDOM_862[13];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_8 = _RANDOM_862[14];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_9 = _RANDOM_862[15];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_10 = _RANDOM_862[16];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_11 = _RANDOM_862[17];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_12 = _RANDOM_862[18];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_13 = _RANDOM_862[19];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_14 = _RANDOM_862[20];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_15 = _RANDOM_862[21];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_16 = _RANDOM_862[22];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_17 = _RANDOM_862[23];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_18 = _RANDOM_862[24];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_19 = _RANDOM_862[25];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_20 = _RANDOM_862[26];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_21 = _RANDOM_862[27];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_22 = _RANDOM_862[28];	// @[lsu.scala:259:32, :398:35]
        p1_block_load_mask_23 = _RANDOM_862[29];	// @[lsu.scala:259:32, :398:35]
        p2_block_load_mask_0 = _RANDOM_862[30];	// @[lsu.scala:259:32, :399:35]
        p2_block_load_mask_1 = _RANDOM_862[31];	// @[lsu.scala:259:32, :399:35]
        p2_block_load_mask_2 = _RANDOM_863[0];	// @[lsu.scala:399:35]
        p2_block_load_mask_3 = _RANDOM_863[1];	// @[lsu.scala:399:35]
        p2_block_load_mask_4 = _RANDOM_863[2];	// @[lsu.scala:399:35]
        p2_block_load_mask_5 = _RANDOM_863[3];	// @[lsu.scala:399:35]
        p2_block_load_mask_6 = _RANDOM_863[4];	// @[lsu.scala:399:35]
        p2_block_load_mask_7 = _RANDOM_863[5];	// @[lsu.scala:399:35]
        p2_block_load_mask_8 = _RANDOM_863[6];	// @[lsu.scala:399:35]
        p2_block_load_mask_9 = _RANDOM_863[7];	// @[lsu.scala:399:35]
        p2_block_load_mask_10 = _RANDOM_863[8];	// @[lsu.scala:399:35]
        p2_block_load_mask_11 = _RANDOM_863[9];	// @[lsu.scala:399:35]
        p2_block_load_mask_12 = _RANDOM_863[10];	// @[lsu.scala:399:35]
        p2_block_load_mask_13 = _RANDOM_863[11];	// @[lsu.scala:399:35]
        p2_block_load_mask_14 = _RANDOM_863[12];	// @[lsu.scala:399:35]
        p2_block_load_mask_15 = _RANDOM_863[13];	// @[lsu.scala:399:35]
        p2_block_load_mask_16 = _RANDOM_863[14];	// @[lsu.scala:399:35]
        p2_block_load_mask_17 = _RANDOM_863[15];	// @[lsu.scala:399:35]
        p2_block_load_mask_18 = _RANDOM_863[16];	// @[lsu.scala:399:35]
        p2_block_load_mask_19 = _RANDOM_863[17];	// @[lsu.scala:399:35]
        p2_block_load_mask_20 = _RANDOM_863[18];	// @[lsu.scala:399:35]
        p2_block_load_mask_21 = _RANDOM_863[19];	// @[lsu.scala:399:35]
        p2_block_load_mask_22 = _RANDOM_863[20];	// @[lsu.scala:399:35]
        p2_block_load_mask_23 = _RANDOM_863[21];	// @[lsu.scala:399:35]
        ldq_retry_idx = _RANDOM_863[27:23];	// @[lsu.scala:399:35, :415:30]
        stq_retry_idx = {_RANDOM_863[31:28], _RANDOM_864[0]};	// @[lsu.scala:399:35, :422:30]
        ldq_wakeup_idx = _RANDOM_864[5:1];	// @[lsu.scala:422:30, :430:31]
        can_fire_load_retry_REG = _RANDOM_864[6];	// @[lsu.scala:422:30, :470:40]
        can_fire_sta_retry_REG = _RANDOM_864[7];	// @[lsu.scala:422:30, :482:41]
        mem_xcpt_valids_0 = _RANDOM_864[8];	// @[lsu.scala:422:30, :669:32]
        mem_xcpt_uops_0_br_mask = _RANDOM_869[20:5];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_rob_idx = _RANDOM_871[14:7];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_ldq_idx = _RANDOM_871[19:15];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_stq_idx = _RANDOM_871[24:20];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_uses_ldq = _RANDOM_875[16];	// @[lsu.scala:673:32]
        mem_xcpt_uops_0_uses_stq = _RANDOM_875[17];	// @[lsu.scala:673:32]
        mem_xcpt_causes_0 = _RANDOM_877[4:1];	// @[lsu.scala:674:32]
        mem_xcpt_vaddrs_0 = {_RANDOM_877[31:5], _RANDOM_878[12:0]};	// @[lsu.scala:674:32, :681:32]
        REG = _RANDOM_878[13];	// @[lsu.scala:681:32, :720:21]
        fired_load_incoming_REG = _RANDOM_878[14];	// @[lsu.scala:681:32, :896:51]
        fired_stad_incoming_REG = _RANDOM_878[15];	// @[lsu.scala:681:32, :897:51]
        fired_sta_incoming_REG = _RANDOM_878[16];	// @[lsu.scala:681:32, :898:51]
        fired_std_incoming_REG = _RANDOM_878[17];	// @[lsu.scala:681:32, :899:51]
        fired_stdf_incoming = _RANDOM_878[18];	// @[lsu.scala:681:32, :900:37]
        fired_sfence_0 = _RANDOM_878[19];	// @[lsu.scala:681:32, :901:37]
        fired_release_0 = _RANDOM_878[20];	// @[lsu.scala:681:32, :902:37]
        fired_load_retry_REG = _RANDOM_878[21];	// @[lsu.scala:681:32, :903:51]
        fired_sta_retry_REG = _RANDOM_878[22];	// @[lsu.scala:681:32, :904:51]
        fired_load_wakeup_REG = _RANDOM_878[24];	// @[lsu.scala:681:32, :906:51]
        mem_incoming_uop_0_br_mask = {_RANDOM_883[31:23], _RANDOM_884[6:0]};	// @[lsu.scala:910:37]
        mem_incoming_uop_0_rob_idx = {_RANDOM_885[31:25], _RANDOM_886[0]};	// @[lsu.scala:910:37]
        mem_incoming_uop_0_ldq_idx = _RANDOM_886[5:1];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_stq_idx = _RANDOM_886[10:6];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_pdst = _RANDOM_886[18:13];	// @[lsu.scala:910:37]
        mem_incoming_uop_0_fp_val = _RANDOM_891[8];	// @[lsu.scala:910:37]
        mem_ldq_incoming_e_0_bits_uop_br_mask = _RANDOM_896[31:16];	// @[lsu.scala:911:37]
        mem_ldq_incoming_e_0_bits_uop_stq_idx = {_RANDOM_898[31], _RANDOM_899[3:0]};	// @[lsu.scala:911:37]
        mem_ldq_incoming_e_0_bits_uop_mem_size = _RANDOM_902[22:21];	// @[lsu.scala:911:37]
        mem_ldq_incoming_e_0_bits_st_dep_mask = {_RANDOM_905[31:27], _RANDOM_906[18:0]};	// @[lsu.scala:911:37]
        mem_stq_incoming_e_0_valid = _RANDOM_908[30];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_br_mask = {_RANDOM_913[31:27], _RANDOM_914[10:0]};	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_rob_idx = {_RANDOM_915[31:29], _RANDOM_916[4:0]};	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_stq_idx = _RANDOM_916[14:10];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_mem_size = _RANDOM_920[1:0];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_uop_is_amo = _RANDOM_920[5];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_addr_valid = _RANDOM_921[23];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_addr_is_virtual = _RANDOM_923[0];	// @[lsu.scala:912:37]
        mem_stq_incoming_e_0_bits_data_valid = _RANDOM_923[1];	// @[lsu.scala:912:37]
        mem_ldq_wakeup_e_bits_uop_br_mask = _RANDOM_932[16:1];	// @[lsu.scala:913:37]
        mem_ldq_wakeup_e_bits_uop_stq_idx = _RANDOM_934[20:16];	// @[lsu.scala:913:37]
        mem_ldq_wakeup_e_bits_uop_mem_size = _RANDOM_938[7:6];	// @[lsu.scala:913:37]
        mem_ldq_wakeup_e_bits_st_dep_mask = {_RANDOM_941[31:12], _RANDOM_942[3:0]};	// @[lsu.scala:913:37]
        mem_ldq_retry_e_bits_uop_br_mask = _RANDOM_949[27:12];	// @[lsu.scala:914:37]
        mem_ldq_retry_e_bits_uop_stq_idx = _RANDOM_951[31:27];	// @[lsu.scala:914:37]
        mem_ldq_retry_e_bits_uop_mem_size = _RANDOM_955[18:17];	// @[lsu.scala:914:37]
        mem_ldq_retry_e_bits_st_dep_mask = {_RANDOM_958[31:23], _RANDOM_959[14:0]};	// @[lsu.scala:914:37]
        mem_stq_retry_e_valid = _RANDOM_961[26];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_br_mask = {_RANDOM_966[31:23], _RANDOM_967[6:0]};	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_rob_idx = {_RANDOM_968[31:25], _RANDOM_969[0]};	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_stq_idx = _RANDOM_969[10:6];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_mem_size = _RANDOM_972[29:28];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_uop_is_amo = _RANDOM_973[1];	// @[lsu.scala:915:37]
        mem_stq_retry_e_bits_data_valid = _RANDOM_975[29];	// @[lsu.scala:915:37]
        mem_stdf_uop_br_mask = {_RANDOM_984[31:28], _RANDOM_985[11:0]};	// @[lsu.scala:924:37]
        mem_stdf_uop_rob_idx = {_RANDOM_986[31:30], _RANDOM_987[5:0]};	// @[lsu.scala:924:37]
        mem_stdf_uop_stq_idx = _RANDOM_987[15:11];	// @[lsu.scala:924:37]
        mem_tlb_miss_0 = _RANDOM_992[24];	// @[lsu.scala:927:41]
        mem_tlb_uncacheable_0 = _RANDOM_992[25];	// @[lsu.scala:927:41, :928:41]
        mem_paddr_0 = {_RANDOM_992[31:26], _RANDOM_993, _RANDOM_994[1:0]};	// @[lsu.scala:927:41, :929:41]
        clr_bsy_valid_0 = _RANDOM_994[2];	// @[lsu.scala:929:41, :932:32]
        clr_bsy_rob_idx_0 = _RANDOM_994[10:3];	// @[lsu.scala:929:41, :933:28]
        clr_bsy_brmask_0 = _RANDOM_994[26:11];	// @[lsu.scala:929:41, :934:28]
        io_core_clr_bsy_0_valid_REG = _RANDOM_994[27];	// @[lsu.scala:929:41, :981:62]
        io_core_clr_bsy_0_valid_REG_1 = _RANDOM_994[28];	// @[lsu.scala:929:41, :981:101]
        io_core_clr_bsy_0_valid_REG_2 = _RANDOM_994[29];	// @[lsu.scala:929:41, :981:93]
        stdf_clr_bsy_valid = _RANDOM_994[30];	// @[lsu.scala:929:41, :985:37]
        stdf_clr_bsy_rob_idx = {_RANDOM_994[31], _RANDOM_995[6:0]};	// @[lsu.scala:929:41, :986:33]
        stdf_clr_bsy_brmask = _RANDOM_995[22:7];	// @[lsu.scala:986:33, :987:33]
        io_core_clr_bsy_1_valid_REG = _RANDOM_995[23];	// @[lsu.scala:986:33, :1006:67]
        io_core_clr_bsy_1_valid_REG_1 = _RANDOM_995[24];	// @[lsu.scala:986:33, :1006:106]
        io_core_clr_bsy_1_valid_REG_2 = _RANDOM_995[25];	// @[lsu.scala:986:33, :1006:98]
        lcam_addr_REG = {_RANDOM_995[31:26], _RANDOM_996[25:0]};	// @[lsu.scala:986:33, :1028:45]
        lcam_addr_REG_1 = {_RANDOM_996[31:26], _RANDOM_997[25:0]};	// @[lsu.scala:1028:45, :1029:67]
        lcam_ldq_idx_REG = _RANDOM_997[30:26];	// @[lsu.scala:1029:67, :1039:58]
        lcam_ldq_idx_REG_1 = {_RANDOM_997[31], _RANDOM_998[3:0]};	// @[lsu.scala:1029:67, :1040:58]
        lcam_stq_idx_REG = _RANDOM_998[8:4];	// @[lsu.scala:1040:58, :1044:58]
        s1_executing_loads_0 = _RANDOM_998[9];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_1 = _RANDOM_998[10];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_2 = _RANDOM_998[11];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_3 = _RANDOM_998[12];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_4 = _RANDOM_998[13];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_5 = _RANDOM_998[14];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_6 = _RANDOM_998[15];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_7 = _RANDOM_998[16];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_8 = _RANDOM_998[17];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_9 = _RANDOM_998[18];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_10 = _RANDOM_998[19];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_11 = _RANDOM_998[20];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_12 = _RANDOM_998[21];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_13 = _RANDOM_998[22];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_14 = _RANDOM_998[23];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_15 = _RANDOM_998[24];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_16 = _RANDOM_998[25];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_17 = _RANDOM_998[26];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_18 = _RANDOM_998[27];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_19 = _RANDOM_998[28];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_20 = _RANDOM_998[29];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_21 = _RANDOM_998[30];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_22 = _RANDOM_998[31];	// @[lsu.scala:1040:58, :1058:35]
        s1_executing_loads_23 = _RANDOM_999[0];	// @[lsu.scala:1058:35]
        wb_forward_valid_0 = _RANDOM_999[1];	// @[lsu.scala:1058:35, :1066:36]
        wb_forward_ldq_idx_0 = _RANDOM_999[6:2];	// @[lsu.scala:1058:35, :1067:36]
        wb_forward_ld_addr_0 = {_RANDOM_999[31:7], _RANDOM_1000[14:0]};	// @[lsu.scala:1058:35, :1068:36]
        wb_forward_stq_idx_0 = _RANDOM_1000[19:15];	// @[lsu.scala:1068:36, :1069:36]
        older_nacked_REG = _RANDOM_1000[20];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG = _RANDOM_1000[21];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_1 = _RANDOM_1000[22];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG_1 = _RANDOM_1000[23];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_2 = _RANDOM_1000[24];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG_2 = _RANDOM_1000[25];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_3 = _RANDOM_1000[26];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG_3 = _RANDOM_1000[27];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_4 = _RANDOM_1000[28];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG_4 = _RANDOM_1000[29];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_5 = _RANDOM_1000[30];	// @[lsu.scala:1068:36, :1130:57]
        io_dmem_s1_kill_0_REG_5 = _RANDOM_1000[31];	// @[lsu.scala:1068:36, :1133:58]
        older_nacked_REG_6 = _RANDOM_1001[0];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_6 = _RANDOM_1001[1];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_7 = _RANDOM_1001[2];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_7 = _RANDOM_1001[3];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_8 = _RANDOM_1001[4];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_8 = _RANDOM_1001[5];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_9 = _RANDOM_1001[6];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_9 = _RANDOM_1001[7];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_10 = _RANDOM_1001[8];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_10 = _RANDOM_1001[9];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_11 = _RANDOM_1001[10];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_11 = _RANDOM_1001[11];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_12 = _RANDOM_1001[12];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_12 = _RANDOM_1001[13];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_13 = _RANDOM_1001[14];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_13 = _RANDOM_1001[15];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_14 = _RANDOM_1001[16];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_14 = _RANDOM_1001[17];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_15 = _RANDOM_1001[18];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_15 = _RANDOM_1001[19];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_16 = _RANDOM_1001[20];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_16 = _RANDOM_1001[21];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_17 = _RANDOM_1001[22];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_17 = _RANDOM_1001[23];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_18 = _RANDOM_1001[24];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_18 = _RANDOM_1001[25];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_19 = _RANDOM_1001[26];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_19 = _RANDOM_1001[27];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_20 = _RANDOM_1001[28];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_20 = _RANDOM_1001[29];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_21 = _RANDOM_1001[30];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_21 = _RANDOM_1001[31];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_22 = _RANDOM_1002[0];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_22 = _RANDOM_1002[1];	// @[lsu.scala:1130:57, :1133:58]
        older_nacked_REG_23 = _RANDOM_1002[2];	// @[lsu.scala:1130:57]
        io_dmem_s1_kill_0_REG_23 = _RANDOM_1002[3];	// @[lsu.scala:1130:57, :1133:58]
        io_dmem_s1_kill_0_REG_24 = _RANDOM_1002[4];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_25 = _RANDOM_1002[5];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_26 = _RANDOM_1002[6];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_27 = _RANDOM_1002[7];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_28 = _RANDOM_1002[8];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_29 = _RANDOM_1002[9];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_30 = _RANDOM_1002[10];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_31 = _RANDOM_1002[11];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_32 = _RANDOM_1002[12];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_33 = _RANDOM_1002[13];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_34 = _RANDOM_1002[14];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_35 = _RANDOM_1002[15];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_36 = _RANDOM_1002[16];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_37 = _RANDOM_1002[17];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_38 = _RANDOM_1002[18];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_39 = _RANDOM_1002[19];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_40 = _RANDOM_1002[20];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_41 = _RANDOM_1002[21];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_42 = _RANDOM_1002[22];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_43 = _RANDOM_1002[23];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_44 = _RANDOM_1002[24];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_45 = _RANDOM_1002[25];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_46 = _RANDOM_1002[26];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_47 = _RANDOM_1002[27];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_48 = _RANDOM_1002[28];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_49 = _RANDOM_1002[29];	// @[lsu.scala:1130:57, :1161:56]
        io_dmem_s1_kill_0_REG_50 = _RANDOM_1002[30];	// @[lsu.scala:1130:57, :1167:56]
        io_dmem_s1_kill_0_REG_51 = _RANDOM_1002[31];	// @[lsu.scala:1130:57, :1155:56]
        io_dmem_s1_kill_0_REG_52 = _RANDOM_1003[0];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_53 = _RANDOM_1003[1];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_54 = _RANDOM_1003[2];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_55 = _RANDOM_1003[3];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_56 = _RANDOM_1003[4];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_57 = _RANDOM_1003[5];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_58 = _RANDOM_1003[6];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_59 = _RANDOM_1003[7];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_60 = _RANDOM_1003[8];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_61 = _RANDOM_1003[9];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_62 = _RANDOM_1003[10];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_63 = _RANDOM_1003[11];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_64 = _RANDOM_1003[12];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_65 = _RANDOM_1003[13];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_66 = _RANDOM_1003[14];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_67 = _RANDOM_1003[15];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_68 = _RANDOM_1003[16];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_69 = _RANDOM_1003[17];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_70 = _RANDOM_1003[18];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_71 = _RANDOM_1003[19];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_72 = _RANDOM_1003[20];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_73 = _RANDOM_1003[21];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_74 = _RANDOM_1003[22];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_75 = _RANDOM_1003[23];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_76 = _RANDOM_1003[24];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_77 = _RANDOM_1003[25];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_78 = _RANDOM_1003[26];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_79 = _RANDOM_1003[27];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_80 = _RANDOM_1003[28];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_81 = _RANDOM_1003[29];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_82 = _RANDOM_1003[30];	// @[lsu.scala:1161:56]
        io_dmem_s1_kill_0_REG_83 = _RANDOM_1003[31];	// @[lsu.scala:1161:56, :1167:56]
        io_dmem_s1_kill_0_REG_84 = _RANDOM_1004[0];	// @[lsu.scala:1155:56]
        io_dmem_s1_kill_0_REG_85 = _RANDOM_1004[1];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_86 = _RANDOM_1004[2];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_87 = _RANDOM_1004[3];	// @[lsu.scala:1155:56]
        io_dmem_s1_kill_0_REG_88 = _RANDOM_1004[4];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_89 = _RANDOM_1004[5];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_90 = _RANDOM_1004[6];	// @[lsu.scala:1155:56]
        io_dmem_s1_kill_0_REG_91 = _RANDOM_1004[7];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_92 = _RANDOM_1004[8];	// @[lsu.scala:1155:56, :1167:56]
        io_dmem_s1_kill_0_REG_93 = _RANDOM_1004[9];	// @[lsu.scala:1155:56]
        io_dmem_s1_kill_0_REG_94 = _RANDOM_1004[10];	// @[lsu.scala:1155:56, :1161:56]
        io_dmem_s1_kill_0_REG_95 = _RANDOM_1004[11];	// @[lsu.scala:1155:56, :1167:56]
        REG_1 = _RANDOM_1004[12];	// @[lsu.scala:1155:56, :1191:64]
        REG_2 = _RANDOM_1004[13];	// @[lsu.scala:1155:56, :1201:18]
        store_blocked_counter = _RANDOM_1004[17:14];	// @[lsu.scala:1155:56, :1206:36]
        r_xcpt_valid = _RANDOM_1004[27];	// @[lsu.scala:1155:56, :1237:29]
        r_xcpt_uop_br_mask = {_RANDOM_1009[31:24], _RANDOM_1010[7:0]};	// @[lsu.scala:1238:25]
        r_xcpt_uop_rob_idx = {_RANDOM_1011[31:26], _RANDOM_1012[1:0]};	// @[lsu.scala:1238:25]
        r_xcpt_cause = _RANDOM_1017[24:20];	// @[lsu.scala:1238:25]
        r_xcpt_badvaddr = {_RANDOM_1017[31:25], _RANDOM_1018, _RANDOM_1019[0]};	// @[lsu.scala:1238:25]
        io_core_ld_miss_REG = _RANDOM_1019[1];	// @[lsu.scala:1238:25, :1382:37]
        spec_ld_succeed_REG = _RANDOM_1019[2];	// @[lsu.scala:1238:25, :1384:13]
        spec_ld_succeed_REG_1 = _RANDOM_1019[7:3];	// @[lsu.scala:1238:25, :1386:56]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  NBDTLB dtlb (	// @[lsu.scala:248:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_req_0_valid               (~_will_fire_store_commit_0_T_2),	// @[lsu.scala:538:31, :576:25]
    .io_req_0_bits_vaddr          (exe_tlb_vaddr_0),	// @[lsu.scala:607:24]
    .io_req_0_bits_passthrough    (will_fire_hella_incoming_0_will_fire & hella_req_phys),	// @[lsu.scala:242:34, :536:61, :643:23]
    .io_req_0_bits_size           (_T_264 | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire ? exe_tlb_uop_0_mem_size : will_fire_hella_incoming_0_will_fire ? hella_req_size : 2'h0),	// @[lsu.scala:242:34, :536:61, :567:63, :597:24, :624:23, :628:52, :630:23]
    .io_req_0_bits_cmd            (_T_264 | will_fire_sta_incoming_0_will_fire | will_fire_sfence_0_will_fire | will_fire_load_retry_0_will_fire | will_fire_sta_retry_0_will_fire ? exe_tlb_uop_0_mem_cmd : will_fire_hella_incoming_0_will_fire ? hella_req_cmd : 5'h0),	// @[lsu.scala:242:34, :536:61, :567:63, :597:24, :633:23, :637:52, :639:23]
    .io_sfence_valid              (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_valid),	// @[lsu.scala:536:61, :616:28, :618:32, :619:18]
    .io_sfence_bits_rs1           (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_bits_rs1),	// @[lsu.scala:536:61, :616:28, :618:32, :619:18]
    .io_sfence_bits_rs2           (will_fire_sfence_0_will_fire & io_core_exe_0_req_bits_sfence_bits_rs2),	// @[lsu.scala:536:61, :616:28, :618:32, :619:18]
    .io_sfence_bits_addr          (will_fire_sfence_0_will_fire ? io_core_exe_0_req_bits_sfence_bits_addr : 39'h0),	// @[lsu.scala:536:61, :616:{28,43}, :618:32, :619:18]
    .io_ptw_req_ready             (io_ptw_req_ready),
    .io_ptw_resp_valid            (io_ptw_resp_valid),
    .io_ptw_resp_bits_ae_final    (io_ptw_resp_bits_ae_final),
    .io_ptw_resp_bits_pte_ppn     (io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_d       (io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a       (io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g       (io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u       (io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x       (io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w       (io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r       (io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v       (io_ptw_resp_bits_pte_v),
    .io_ptw_resp_bits_level       (io_ptw_resp_bits_level),
    .io_ptw_resp_bits_homogeneous (io_ptw_resp_bits_homogeneous),
    .io_ptw_ptbr_mode             (io_ptw_ptbr_mode),
    .io_ptw_status_dprv           (io_ptw_status_dprv),
    .io_ptw_status_mxr            (io_ptw_status_mxr),
    .io_ptw_status_sum            (io_ptw_status_sum),
    .io_ptw_pmp_0_cfg_l           (io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_a           (io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x           (io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w           (io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r           (io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr            (io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask            (io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l           (io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_a           (io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x           (io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w           (io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r           (io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr            (io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask            (io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l           (io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_a           (io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x           (io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w           (io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r           (io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr            (io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask            (io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l           (io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_a           (io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x           (io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w           (io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r           (io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr            (io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask            (io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l           (io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_a           (io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x           (io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w           (io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r           (io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr            (io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask            (io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l           (io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_a           (io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x           (io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w           (io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r           (io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr            (io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask            (io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l           (io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_a           (io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x           (io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w           (io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r           (io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr            (io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask            (io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l           (io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_a           (io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x           (io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w           (io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r           (io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr            (io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask            (io_ptw_pmp_7_mask),
    .io_kill                      (will_fire_hella_incoming_0_will_fire & io_hellacache_s1_kill),	// @[lsu.scala:536:61, :646:23]
    .io_miss_rdy                  (_dtlb_io_miss_rdy),
    .io_resp_0_miss               (_dtlb_io_resp_0_miss),
    .io_resp_0_paddr              (_dtlb_io_resp_0_paddr),
    .io_resp_0_pf_ld              (_dtlb_io_resp_0_pf_ld),
    .io_resp_0_pf_st              (_dtlb_io_resp_0_pf_st),
    .io_resp_0_ae_ld              (_dtlb_io_resp_0_ae_ld),
    .io_resp_0_ae_st              (_dtlb_io_resp_0_ae_st),
    .io_resp_0_ma_ld              (_dtlb_io_resp_0_ma_ld),
    .io_resp_0_ma_st              (_dtlb_io_resp_0_ma_st),
    .io_resp_0_cacheable          (_dtlb_io_resp_0_cacheable),
    .io_ptw_req_valid             (io_ptw_req_valid),
    .io_ptw_req_bits_valid        (io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr    (io_ptw_req_bits_bits_addr)
  );
  ForwardingAgeLogic forwarding_age_logic_0 (	// @[lsu.scala:1180:57]
    .io_addr_matches    ({ldst_addr_matches_0_23, ldst_addr_matches_0_22, ldst_addr_matches_0_21, ldst_addr_matches_0_20, ldst_addr_matches_0_19, ldst_addr_matches_0_18, ldst_addr_matches_0_17, ldst_addr_matches_0_16, ldst_addr_matches_0_15, ldst_addr_matches_0_14, ldst_addr_matches_0_13, ldst_addr_matches_0_12, ldst_addr_matches_0_11, ldst_addr_matches_0_10, ldst_addr_matches_0_9, ldst_addr_matches_0_8, ldst_addr_matches_0_7, ldst_addr_matches_0_6, ldst_addr_matches_0_5, ldst_addr_matches_0_4, ldst_addr_matches_0_3, ldst_addr_matches_0_2, ldst_addr_matches_0_1, ldst_addr_matches_0_0}),	// @[lsu.scala:1051:38, :1150:72, :1152:9, :1182:72]
    .io_youngest_st_idx (do_st_search_0 ? (_lcam_stq_idx_T ? mem_stq_incoming_e_0_bits_uop_stq_idx : fired_sta_retry_REG ? mem_stq_retry_e_bits_uop_stq_idx : 5'h0) : do_ld_search_0 ? (fired_load_incoming_REG ? mem_ldq_incoming_e_0_bits_uop_stq_idx : fired_load_retry_REG ? mem_ldq_retry_e_bits_uop_stq_idx : fired_load_wakeup_REG ? mem_ldq_wakeup_e_bits_uop_stq_idx : 5'h0) : 5'h0),	// @[lsu.scala:896:51, :903:51, :904:51, :906:51, :911:37, :912:37, :913:37, :914:37, :915:37, :917:33, :918:33, :919:33, :921:{33,57}, :923:33, :1016:108, :1018:106, :1031:37, :1032:37]
    .io_forwarding_idx  (_forwarding_age_logic_0_io_forwarding_idx)
  );
  assign io_core_exe_0_iresp_valid = _io_core_exe_0_iresp_valid_output;	// @[lsu.scala:1308:5, :1346:5, :1350:5]
  assign io_core_exe_0_iresp_bits_uop_rob_idx = _GEN_475 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_458 : _GEN_35[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_465;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_pdst = _GEN_475 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_459 : _GEN_39[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_466;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_is_amo = _GEN_475 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_460 : _GEN_60[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_469;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_uses_stq = _GEN_475 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_461 : _GEN_63[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_470;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_uop_dst_rtype = _GEN_475 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_462 : _GEN_73[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_471;	// @[lsu.scala:223:42, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_iresp_bits_data = _GEN_475 ? io_dmem_resp_0_bits_data : {_ldq_bits_debug_wb_data_T_19 ? {56{_GEN_468 & io_core_exe_0_iresp_bits_data_shifted_2[7]}} : {_ldq_bits_debug_wb_data_T_10 ? {48{_GEN_468 & io_core_exe_0_iresp_bits_data_shifted_1[15]}} : {_ldq_bits_debug_wb_data_T_1 ? {32{_GEN_468 & io_core_exe_0_iresp_bits_data_shifted[31]}} : _T_1742[63:32], io_core_exe_0_iresp_bits_data_shifted[31:16]}, io_core_exe_0_iresp_bits_data_shifted_1[15:8]}, io_core_exe_0_iresp_bits_data_shifted_2};	// @[AMOALU.scala:27:13, :40:{24,37}, :43:{20,26,72,81,94}, Bitwise.scala:77:12, Cat.scala:33:92, lsu.scala:1308:5, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_valid = _io_core_exe_0_fresp_valid_output;	// @[lsu.scala:1308:5, :1346:5, :1350:5]
  assign io_core_exe_0_fresp_bits_uop_uopc = _GEN_475 ? _GEN_101[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_101[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_br_mask = _GEN_475 ? _GEN_95[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_464;	// @[lsu.scala:264:49, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_rob_idx = _GEN_475 ? _GEN_458 : _GEN_465;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_stq_idx = _GEN_475 ? _GEN_96[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_96[wb_forward_ldq_idx_0];	// @[lsu.scala:264:49, :1067:36, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_pdst = _GEN_475 ? _GEN_459 : _GEN_466;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_mem_size = _GEN_475 ? _GEN_97[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_467;	// @[lsu.scala:264:49, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_is_amo = _GEN_475 ? _GEN_460 : _GEN_469;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_uses_stq = _GEN_475 ? _GEN_461 : _GEN_470;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_dst_rtype = _GEN_475 ? _GEN_462 : _GEN_471;	// @[lsu.scala:1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_uop_fp_val = _GEN_475 ? _GEN_174[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_174[wb_forward_ldq_idx_0];	// @[lsu.scala:465:79, :1067:36, :1308:5, :1313:58, :1346:5, :1350:5, util.scala:118:51]
  assign io_core_exe_0_fresp_bits_data = {1'h0, _GEN_475 ? io_dmem_resp_0_bits_data : {_ldq_bits_debug_wb_data_T_19 ? {56{_GEN_468 & io_core_exe_0_fresp_bits_data_shifted_2[7]}} : {_ldq_bits_debug_wb_data_T_10 ? {48{_GEN_468 & io_core_exe_0_fresp_bits_data_shifted_1[15]}} : {_ldq_bits_debug_wb_data_T_1 ? {32{_GEN_468 & io_core_exe_0_fresp_bits_data_shifted[31]}} : _T_1742[63:32], io_core_exe_0_fresp_bits_data_shifted[31:16]}, io_core_exe_0_fresp_bits_data_shifted_1[15:8]}, io_core_exe_0_fresp_bits_data_shifted_2}};	// @[AMOALU.scala:27:13, :40:{24,37}, :43:{20,26,72,81,94}, Bitwise.scala:77:12, lsu.scala:1308:5, :1346:5, :1350:5, :1369:38, util.scala:118:51]
  assign io_core_dis_ldq_idx_0 = ldq_tail;	// @[lsu.scala:215:29]
  assign io_core_dis_ldq_idx_1 = _T_35;	// @[lsu.scala:333:21]
  assign io_core_dis_ldq_idx_2 = _T_75;	// @[lsu.scala:333:21]
  assign io_core_dis_ldq_idx_3 = _T_115;	// @[lsu.scala:333:21]
  assign io_core_dis_ldq_idx_4 = _T_155;	// @[lsu.scala:333:21]
  assign io_core_dis_stq_idx_0 = stq_tail;	// @[lsu.scala:217:29]
  assign io_core_dis_stq_idx_1 = _T_42;	// @[lsu.scala:338:21]
  assign io_core_dis_stq_idx_2 = _T_82;	// @[lsu.scala:338:21]
  assign io_core_dis_stq_idx_3 = _T_122;	// @[lsu.scala:338:21]
  assign io_core_dis_stq_idx_4 = _T_162;	// @[lsu.scala:338:21]
  assign io_core_ldq_full_0 = (wrap ? 5'h0 : _T_9) == ldq_head;	// @[lsu.scala:214:29, :293:51, util.scala:205:25, :206:{10,28}]
  assign io_core_ldq_full_1 = (wrap_4 ? 5'h0 : _T_49) == ldq_head;	// @[lsu.scala:214:29, :293:51, util.scala:205:25, :206:{10,28}]
  assign io_core_ldq_full_2 = (wrap_8 ? 5'h0 : _T_89) == ldq_head;	// @[lsu.scala:214:29, :293:51, util.scala:205:25, :206:{10,28}]
  assign io_core_ldq_full_3 = (wrap_12 ? 5'h0 : _T_129) == ldq_head;	// @[lsu.scala:214:29, :293:51, util.scala:205:25, :206:{10,28}]
  assign io_core_ldq_full_4 = (wrap_16 ? 5'h0 : _T_169) == ldq_head;	// @[lsu.scala:214:29, :293:51, util.scala:205:25, :206:{10,28}]
  assign io_core_stq_full_0 = (wrap_1 ? 5'h0 : _T_13) == stq_head;	// @[lsu.scala:216:29, :297:51, util.scala:205:25, :206:{10,28}]
  assign io_core_stq_full_1 = (wrap_5 ? 5'h0 : _T_53) == stq_head;	// @[lsu.scala:216:29, :297:51, util.scala:205:25, :206:{10,28}]
  assign io_core_stq_full_2 = (wrap_9 ? 5'h0 : _T_93) == stq_head;	// @[lsu.scala:216:29, :297:51, util.scala:205:25, :206:{10,28}]
  assign io_core_stq_full_3 = (wrap_13 ? 5'h0 : _T_133) == stq_head;	// @[lsu.scala:216:29, :297:51, util.scala:205:25, :206:{10,28}]
  assign io_core_stq_full_4 = (wrap_17 ? 5'h0 : _T_172) == stq_head;	// @[lsu.scala:216:29, :297:51, util.scala:205:25, :206:{10,28}]
  assign io_core_fp_stdata_ready = _io_core_fp_stdata_ready_output;	// @[lsu.scala:868:61]
  assign io_core_clr_bsy_0_valid = clr_bsy_valid_0 & (io_core_brupdate_b1_mispredict_mask & clr_bsy_brmask_0) == 16'h0 & ~io_core_exception & ~io_core_clr_bsy_0_valid_REG & ~io_core_clr_bsy_0_valid_REG_2;	// @[lsu.scala:671:22, :932:32, :934:28, :981:{54,62,82,85,93}, util.scala:118:{51,59}]
  assign io_core_clr_bsy_0_bits = clr_bsy_rob_idx_0;	// @[lsu.scala:933:28]
  assign io_core_clr_bsy_1_valid = stdf_clr_bsy_valid & (io_core_brupdate_b1_mispredict_mask & stdf_clr_bsy_brmask) == 16'h0 & ~io_core_exception & ~io_core_clr_bsy_1_valid_REG & ~io_core_clr_bsy_1_valid_REG_2;	// @[lsu.scala:671:22, :985:37, :987:33, :1006:{59,67,87,90,98}, util.scala:118:{51,59}]
  assign io_core_clr_bsy_1_bits = stdf_clr_bsy_rob_idx;	// @[lsu.scala:986:33]
  assign io_core_spec_ld_wakeup_0_valid = _io_core_spec_ld_wakeup_0_valid_output;	// @[lsu.scala:1262:69]
  assign io_core_spec_ld_wakeup_0_bits = mem_incoming_uop_0_pdst;	// @[lsu.scala:910:37]
  assign io_core_ld_miss = ~(~spec_ld_succeed_REG | _io_core_exe_0_iresp_valid_output & (_GEN_475 ? (io_dmem_resp_0_bits_uop_uses_ldq ? _GEN_135[io_dmem_resp_0_bits_uop_ldq_idx] : _GEN_36[io_dmem_resp_0_bits_uop_stq_idx]) : _GEN_135[wb_forward_ldq_idx_0]) == spec_ld_succeed_REG_1) & io_core_ld_miss_REG;	// @[lsu.scala:223:42, :465:79, :1067:36, :1308:5, :1310:7, :1313:58, :1316:40, :1330:7, :1332:62, :1346:5, :1350:5, :1382:{27,37}, :1384:{5,13,47}, :1385:33, :1386:{45,56}, :1389:26, :1390:21, util.scala:118:51]
  assign io_core_fencei_rdy = ~(stq_0_valid | stq_1_valid | stq_2_valid | stq_3_valid | stq_4_valid | stq_5_valid | stq_6_valid | stq_7_valid | stq_8_valid | stq_9_valid | stq_10_valid | stq_11_valid | stq_12_valid | stq_13_valid | stq_14_valid | stq_15_valid | stq_16_valid | stq_17_valid | stq_18_valid | stq_19_valid | stq_20_valid | stq_21_valid | stq_22_valid | stq_23_valid) & io_dmem_ordered;	// @[lsu.scala:210:16, :286:79, :348:{28,42}]
  assign io_core_lxcpt_valid = r_xcpt_valid & ~io_core_exception & (io_core_brupdate_b1_mispredict_mask & r_xcpt_uop_br_mask) == 16'h0;	// @[lsu.scala:671:22, :1237:29, :1238:25, :1255:61, util.scala:118:{51,59}]
  assign io_core_lxcpt_bits_uop_br_mask = r_xcpt_uop_br_mask;	// @[lsu.scala:1238:25]
  assign io_core_lxcpt_bits_uop_rob_idx = r_xcpt_uop_rob_idx;	// @[lsu.scala:1238:25]
  assign io_core_lxcpt_bits_cause = r_xcpt_cause;	// @[lsu.scala:1238:25]
  assign io_core_lxcpt_bits_badvaddr = r_xcpt_badvaddr;	// @[lsu.scala:1238:25]
  assign io_dmem_req_valid = dmem_req_0_valid;	// @[lsu.scala:768:39, :769:30, :775:43]
  assign io_dmem_req_bits_0_valid = dmem_req_0_valid;	// @[lsu.scala:768:39, :769:30, :775:43]
  assign io_dmem_req_bits_0_bits_uop_uopc = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_uopc : will_fire_load_retry_0_will_fire ? _GEN_101[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_3[stq_retry_idx] : 7'h0) : will_fire_store_commit_0_will_fire ? _GEN_3[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_101[ldq_wakeup_idx] : 7'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_inst = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_inst : will_fire_load_retry_0_will_fire ? _GEN_102[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_4[stq_retry_idx] : 32'h0) : will_fire_store_commit_0_will_fire ? _GEN_4[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_102[ldq_wakeup_idx] : 32'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_inst = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_inst : will_fire_load_retry_0_will_fire ? _GEN_103[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_5[stq_retry_idx] : 32'h0) : will_fire_store_commit_0_will_fire ? _GEN_5[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_103[ldq_wakeup_idx] : 32'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_rvc = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_rvc : will_fire_load_retry_0_will_fire ? _GEN_104[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_6[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_6[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_104[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_pc = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_pc : will_fire_load_retry_0_will_fire ? _GEN_105[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_7[stq_retry_idx] : 40'h0) : will_fire_store_commit_0_will_fire ? _GEN_7[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_105[ldq_wakeup_idx] : 40'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iq_type = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iq_type : will_fire_load_retry_0_will_fire ? _GEN_106[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_8[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_8[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_106[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_fu_code = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fu_code : will_fire_load_retry_0_will_fire ? _GEN_107[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_9[stq_retry_idx] : 10'h0) : will_fire_store_commit_0_will_fire ? _GEN_9[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_107[ldq_wakeup_idx] : 10'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_br_type = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_br_type : will_fire_load_retry_0_will_fire ? _GEN_108[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_10[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_10[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_108[ldq_wakeup_idx] : 4'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op1_sel = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op1_sel : will_fire_load_retry_0_will_fire ? _GEN_109[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_11[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_11[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_109[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op2_sel = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op2_sel : will_fire_load_retry_0_will_fire ? _GEN_110[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_12[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_12[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_110[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_imm_sel = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_imm_sel : will_fire_load_retry_0_will_fire ? _GEN_111[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_13[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_13[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_111[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_op_fcn = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_op_fcn : will_fire_load_retry_0_will_fire ? _GEN_112[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_14[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_14[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_112[ldq_wakeup_idx] : 4'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_fcn_dw = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_fcn_dw : will_fire_load_retry_0_will_fire ? _GEN_113[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_15[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_15[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_113[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_csr_cmd = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_csr_cmd : will_fire_load_retry_0_will_fire ? _GEN_114[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_16[stq_retry_idx] : 3'h0) : will_fire_store_commit_0_will_fire ? _GEN_16[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_114[ldq_wakeup_idx] : 3'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_load = _GEN_299 ? exe_tlb_uop_0_ctrl_is_load : will_fire_store_commit_0_will_fire ? _GEN_17[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_115[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_sta = _GEN_299 ? exe_tlb_uop_0_ctrl_is_sta : will_fire_store_commit_0_will_fire ? _GEN_18[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_116[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ctrl_is_std = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ctrl_is_std : will_fire_load_retry_0_will_fire ? _GEN_117[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_19[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_19[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_117[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iw_state = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iw_state : will_fire_load_retry_0_will_fire ? _GEN_118[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_20[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_20[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_118[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iw_p1_poisoned = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iw_p1_poisoned : will_fire_load_retry_0_will_fire ? _GEN_119[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_21[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_21[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_119[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_iw_p2_poisoned = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_iw_p2_poisoned : will_fire_load_retry_0_will_fire ? _GEN_120[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_22[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_22[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_120[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_br = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_br : will_fire_load_retry_0_will_fire ? _GEN_121[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_23[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_23[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_121[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_jalr = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_jalr : will_fire_load_retry_0_will_fire ? _GEN_122[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_24[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_24[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_122[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_jal = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_jal : will_fire_load_retry_0_will_fire ? _GEN_123[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_25[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_25[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_123[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_sfb = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_sfb : will_fire_load_retry_0_will_fire ? _GEN_124[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_26[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_26[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_124[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_br_mask = _GEN_299 ? exe_tlb_uop_0_br_mask : will_fire_store_commit_0_will_fire ? _GEN_27[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_194 : 16'h0;	// @[lsu.scala:219:29, :223:42, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_br_tag = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_br_tag : will_fire_load_retry_0_will_fire ? _GEN_126[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_28[stq_retry_idx] : 4'h0) : will_fire_store_commit_0_will_fire ? _GEN_28[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_126[ldq_wakeup_idx] : 4'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ftq_idx = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ftq_idx : will_fire_load_retry_0_will_fire ? _GEN_127[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_29[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_29[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_127[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_edge_inst = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_edge_inst : will_fire_load_retry_0_will_fire ? _GEN_128[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_30[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_30[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_128[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_pc_lob = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_pc_lob : will_fire_load_retry_0_will_fire ? _GEN_129[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_31[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_31[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_129[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_taken = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_taken : will_fire_load_retry_0_will_fire ? _GEN_130[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_32[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_32[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_130[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_imm_packed = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_imm_packed : will_fire_load_retry_0_will_fire ? _GEN_131[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_33[stq_retry_idx] : 20'h0) : will_fire_store_commit_0_will_fire ? _GEN_33[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_131[ldq_wakeup_idx] : 20'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_csr_addr = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_csr_addr : will_fire_load_retry_0_will_fire ? _GEN_132[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_34[stq_retry_idx] : 12'h0) : will_fire_store_commit_0_will_fire ? _GEN_34[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_132[ldq_wakeup_idx] : 12'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_rob_idx = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_rob_idx : will_fire_load_retry_0_will_fire ? _GEN_134 : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_rob_idx : 8'h0) : will_fire_store_commit_0_will_fire ? _GEN_35[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_133[ldq_wakeup_idx] : 8'h0;	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldq_idx = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldq_idx : will_fire_load_retry_0_will_fire ? _GEN_136 : will_fire_sta_retry_0_will_fire ? _GEN_191 : 5'h0) : will_fire_store_commit_0_will_fire ? _GEN_36[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_135[ldq_wakeup_idx] : 5'h0;	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_stq_idx = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_stq_idx : will_fire_load_retry_0_will_fire ? mem_ldq_retry_e_out_bits_uop_stq_idx : will_fire_sta_retry_0_will_fire ? mem_stq_retry_e_out_bits_uop_stq_idx : 5'h0) : will_fire_store_commit_0_will_fire ? _GEN_37[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? mem_ldq_wakeup_e_out_bits_uop_stq_idx : 5'h0;	// @[lsu.scala:219:29, :223:42, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_rxq_idx = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_rxq_idx : will_fire_load_retry_0_will_fire ? _GEN_137[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_38[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_38[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_137[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_pdst = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_pdst : will_fire_load_retry_0_will_fire ? _GEN_139 : will_fire_sta_retry_0_will_fire ? _GEN_192 : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_39[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_138[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs1 = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs1 : will_fire_load_retry_0_will_fire ? _GEN_140[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_40[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_40[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_140[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs2 = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs2 : will_fire_load_retry_0_will_fire ? _GEN_141[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_41[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_41[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_141[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs3 = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs3 : will_fire_load_retry_0_will_fire ? _GEN_142[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_42[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_42[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_142[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ppred = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ppred : will_fire_load_retry_0_will_fire ? _GEN_143[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_43[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_43[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_143[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs1_busy = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs1_busy : will_fire_load_retry_0_will_fire ? _GEN_144[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_44[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_44[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_144[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs2_busy = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs2_busy : will_fire_load_retry_0_will_fire ? _GEN_145[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_45[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_45[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_145[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_prs3_busy = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_prs3_busy : will_fire_load_retry_0_will_fire ? _GEN_146[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_46[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_46[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_146[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ppred_busy = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ppred_busy : will_fire_load_retry_0_will_fire ? _GEN_147[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_47[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_47[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_147[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_stale_pdst = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_stale_pdst : will_fire_load_retry_0_will_fire ? _GEN_148[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_48[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_48[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_148[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_exception = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_exception : will_fire_load_retry_0_will_fire ? _GEN_149[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_49[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_50 : will_fire_load_wakeup_0_will_fire & _GEN_149[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_exc_cause = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_exc_cause : will_fire_load_retry_0_will_fire ? _GEN_150[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_51[stq_retry_idx] : 64'h0) : will_fire_store_commit_0_will_fire ? _GEN_51[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_150[ldq_wakeup_idx] : 64'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_bypassable = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bypassable : will_fire_load_retry_0_will_fire ? _GEN_151[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_52[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_52[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_151[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_mem_cmd = _GEN_299 ? exe_tlb_uop_0_mem_cmd : will_fire_store_commit_0_will_fire ? _GEN_53[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_152[ldq_wakeup_idx] : _GEN_305 ? hella_req_cmd : 5'h0;	// @[lsu.scala:219:29, :223:42, :242:34, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30, :804:47, :813:39, :821:5, :829:39]
  assign io_dmem_req_bits_0_bits_uop_mem_size = _GEN_299 ? exe_tlb_uop_0_mem_size : will_fire_store_commit_0_will_fire ? _GEN_55 : will_fire_load_wakeup_0_will_fire ? mem_ldq_wakeup_e_out_bits_uop_mem_size : _GEN_305 ? hella_req_size : 2'h0;	// @[lsu.scala:219:29, :223:42, :242:34, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30, :804:47, :813:39, :814:39, :821:5, :829:39, :830:39]
  assign io_dmem_req_bits_0_bits_uop_mem_signed = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_mem_signed : will_fire_load_retry_0_will_fire ? _GEN_153[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_56[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_56[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_153[ldq_wakeup_idx] : _GEN_305 & hella_req_signed;	// @[lsu.scala:219:29, :223:42, :242:34, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30, :804:47, :813:39, :815:39, :821:5, :829:39, :831:39]
  assign io_dmem_req_bits_0_bits_uop_is_fence = _GEN_299 ? exe_tlb_uop_0_is_fence : will_fire_store_commit_0_will_fire ? _GEN_58 : will_fire_load_wakeup_0_will_fire & _GEN_154[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_fencei = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_fencei : will_fire_load_retry_0_will_fire ? _GEN_155[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_59[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_59[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_155[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_amo = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_amo : will_fire_load_retry_0_will_fire ? _GEN_156[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & mem_stq_retry_e_out_bits_uop_is_amo) : will_fire_store_commit_0_will_fire ? _GEN_61 : will_fire_load_wakeup_0_will_fire & _GEN_156[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_uses_ldq = _GEN_299 ? _mem_xcpt_uops_WIRE_0_uses_ldq : will_fire_store_commit_0_will_fire ? _GEN_62[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_157[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_uses_stq = _GEN_299 ? _mem_xcpt_uops_WIRE_0_uses_stq : will_fire_store_commit_0_will_fire ? _GEN_63[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_159[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :430:31, :465:79, :502:88, :536:61, :597:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_sys_pc2epc = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_sys_pc2epc : will_fire_load_retry_0_will_fire ? _GEN_161[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_64[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_64[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_161[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_is_unique = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_is_unique : will_fire_load_retry_0_will_fire ? _GEN_162[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_65[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_65[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_162[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_flush_on_commit = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_flush_on_commit : will_fire_load_retry_0_will_fire ? _GEN_163[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_66[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_66[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_163[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldst_is_rs1 = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst_is_rs1 : will_fire_load_retry_0_will_fire ? _GEN_164[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_67[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_67[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_164[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldst = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst : will_fire_load_retry_0_will_fire ? _GEN_165[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_68[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_68[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_165[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs1 = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs1 : will_fire_load_retry_0_will_fire ? _GEN_166[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_69[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_69[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_166[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs2 = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs2 : will_fire_load_retry_0_will_fire ? _GEN_167[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_70[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_70[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_167[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs3 = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs3 : will_fire_load_retry_0_will_fire ? _GEN_168[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_71[stq_retry_idx] : 6'h0) : will_fire_store_commit_0_will_fire ? _GEN_71[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_168[ldq_wakeup_idx] : 6'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_ldst_val = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_ldst_val : will_fire_load_retry_0_will_fire ? _GEN_169[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_72[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_72[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_169[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_dst_rtype = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_dst_rtype : will_fire_load_retry_0_will_fire ? _GEN_170[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_73[stq_retry_idx] : 2'h2) : will_fire_store_commit_0_will_fire ? _GEN_73[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_170[ldq_wakeup_idx] : 2'h2;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs1_rtype = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs1_rtype : will_fire_load_retry_0_will_fire ? _GEN_171[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_74[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_74[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_171[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_lrs2_rtype = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_lrs2_rtype : will_fire_load_retry_0_will_fire ? _GEN_172[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_75[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_75[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_172[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_frs3_en = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_frs3_en : will_fire_load_retry_0_will_fire ? _GEN_173[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_76[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_76[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_173[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_fp_val = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fp_val : will_fire_load_retry_0_will_fire ? _GEN_174[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_77[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_77[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_174[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_fp_single = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_fp_single : will_fire_load_retry_0_will_fire ? _GEN_175[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_78[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_78[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_175[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_pf_if = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_pf_if : will_fire_load_retry_0_will_fire ? _GEN_176[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_79[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_79[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_176[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_ae_if = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_ae_if : will_fire_load_retry_0_will_fire ? _GEN_177[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_80[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_80[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_177[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_xcpt_ma_if = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_xcpt_ma_if : will_fire_load_retry_0_will_fire ? _GEN_178[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_81[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_81[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_178[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_bp_debug_if = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bp_debug_if : will_fire_load_retry_0_will_fire ? _GEN_179[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_82[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_82[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_179[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_bp_xcpt_if = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_bp_xcpt_if : will_fire_load_retry_0_will_fire ? _GEN_180[ldq_retry_idx] : will_fire_sta_retry_0_will_fire & _GEN_83[stq_retry_idx]) : will_fire_store_commit_0_will_fire ? _GEN_83[stq_execute_head] : will_fire_load_wakeup_0_will_fire & _GEN_180[ldq_wakeup_idx];	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_fsrc = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_fsrc : will_fire_load_retry_0_will_fire ? _GEN_181[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_84[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_84[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_181[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_uop_debug_tsrc = _GEN_299 ? (_exe_tlb_uop_T_2 ? io_core_exe_0_req_bits_uop_debug_tsrc : will_fire_load_retry_0_will_fire ? _GEN_182[ldq_retry_idx] : will_fire_sta_retry_0_will_fire ? _GEN_85[stq_retry_idx] : 2'h0) : will_fire_store_commit_0_will_fire ? _GEN_85[stq_execute_head] : will_fire_load_wakeup_0_will_fire ? _GEN_182[ldq_wakeup_idx] : 2'h0;	// @[lsu.scala:219:29, :223:42, :415:30, :422:30, :430:31, :465:79, :478:79, :502:88, :536:61, :597:24, :599:53, :601:24, :602:24, :761:28, :768:39, :771:30, :775:43, :778:30, :782:45, :789:33, :796:44, :799:30]
  assign io_dmem_req_bits_0_bits_addr = _GEN_303 ? _GEN_297 : will_fire_store_commit_0_will_fire ? _GEN_88 : will_fire_load_wakeup_0_will_fire ? _GEN_195 : will_fire_hella_incoming_0_will_fire ? _GEN_297 : will_fire_hella_wakeup_0_will_fire ? _GEN_302 : 40'h0;	// @[lsu.scala:223:42, :502:88, :536:61, :762:28, :768:39, :770:30, :775:43, :782:45, :784:33, :796:44, :798:30, :804:47, :808:39, :821:5, :824:39]
  assign io_dmem_req_bits_0_bits_data = _GEN_299 ? 64'h0 : will_fire_store_commit_0_will_fire ? _GEN_298[_GEN_55] : will_fire_load_wakeup_0_will_fire | will_fire_hella_incoming_0_will_fire | ~will_fire_hella_wakeup_0_will_fire ? 64'h0 : _GEN_304[hella_req_size];	// @[AMOALU.scala:27:{13,19}, lsu.scala:219:29, :223:42, :242:34, :536:61, :763:28, :768:39, :775:43, :782:45, :785:33, :796:44, :804:47, :809:39, :821:5]
  assign io_dmem_req_bits_0_bits_is_hella = ~_GEN_301 & (will_fire_hella_incoming_0_will_fire | will_fire_hella_wakeup_0_will_fire);	// @[lsu.scala:244:34, :536:61, :764:31, :768:39, :775:43, :782:45, :796:44, :804:47, :816:39, :821:5]
  assign io_dmem_s1_kill_0 = _T_1641 ? (_T_1647 ? io_dmem_s1_kill_0_REG_93 : _T_1652 ? io_dmem_s1_kill_0_REG_94 : _T_1655 ? io_dmem_s1_kill_0_REG_95 : _GEN_428) : _GEN_428;	// @[lsu.scala:1150:{45,72}, :1151:106, :1152:9, :1155:{46,56}, :1158:60, :1159:9, :1161:{46,56}, :1164:37, :1165:9, :1167:{46,56}]
  assign io_dmem_brupdate_b1_resolve_mask = io_core_brupdate_b1_resolve_mask;
  assign io_dmem_brupdate_b1_mispredict_mask = io_core_brupdate_b1_mispredict_mask;
  assign io_dmem_exception = io_core_exception;
  assign io_dmem_release_ready = will_fire_release_0_will_fire;	// @[lsu.scala:536:61]
  assign io_dmem_force_order = _T_2120 & _T_2122 | io_core_fence_dmem;	// @[lsu.scala:347:25, :1496:29, :1497:3, :1498:{43,64}, :1499:27]
  assign io_hellacache_req_ready = _io_hellacache_req_ready_output;	// @[lsu.scala:1529:21]
  assign io_hellacache_s2_nack = ~(_io_hellacache_req_ready_output | _T_2125) & _T_2128;	// @[lsu.scala:1526:27, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}]
  assign io_hellacache_resp_valid = ~(_io_hellacache_req_ready_output | _T_2125 | _T_2128 | _T_2129) & _T_2133 & _T_2134;	// @[lsu.scala:1528:28, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}, :1555:{28,38}, :1562:{28,40}, :1564:35]
  assign io_hellacache_resp_bits_data = io_dmem_resp_0_bits_data;
  assign io_hellacache_s2_xcpt_ae_ld = ~(_io_hellacache_req_ready_output | _T_2125 | _T_2128) & _T_2129 & hella_xcpt_ae_ld;	// @[lsu.scala:245:34, :1527:27, :1529:{21,34}, :1535:{28,38}, :1552:{28,43}, :1555:{28,38}]
endmodule

