v 20100214 2
C 40000 40000 0 0 0 title-B.sym
T 50000 40700 14 18 1 0 0 0 1
PPM | Microcontroller I/O Ports
T 50000 40400 14 10 1 0 0 0 1
04-mcu-ports.sch
T 50100 40100 14 14 1 0 0 0 1
4
T 51600 40100 14 14 1 0 0 0 1
15
T 54000 40100 14 10 1 0 0 0 1
Bradley Worley
T 54000 40400 14 10 1 0 0 0 1
1.2
C 43900 45400 1 0 0 atmega32u2_portB-1.sym
{
T 44200 51000 5 10 0 0 0 0 1
footprint=TQFP32_7
T 45700 49100 5 10 1 1 0 6 1
refdes=U01
T 44200 51400 5 10 0 0 0 0 1
device=ATmega32U2
}
C 44300 42400 1 0 0 atmega32u2_portC-1.sym
{
T 44600 48000 5 10 0 0 0 0 1
footprint=TQFP32_7
T 45700 44900 5 10 1 1 0 6 1
refdes=U01
T 44600 48400 5 10 0 0 0 0 1
device=ATmega32U2
}
C 49400 43800 1 0 0 atmega32u2_portD-1.sym
{
T 49700 49400 5 10 0 0 0 0 1
footprint=TQFP32_7
T 50800 47100 5 10 1 1 0 6 1
refdes=U01
T 49700 49800 5 10 0 0 0 0 1
device=ATmega32U2
}
C 46300 48300 1 0 0 output-2.sym
{
T 47200 48500 5 10 0 0 0 0 1
net=HWSPI_SCK:1
T 46500 49000 5 10 0 0 0 0 1
device=none
T 47200 48400 5 10 1 1 0 1 1
value=HWSPI_SCK
}
N 46100 48400 46300 48400 4
N 46100 47600 46300 47600 4
C 51400 44300 1 0 0 output-2.sym
{
T 52300 44500 5 10 0 0 0 0 1
net=HWSPI_CS:1
T 51600 45000 5 10 0 0 0 0 1
device=none
T 52300 44400 5 10 1 1 0 1 1
value=HWSPI_CS
}
N 51200 44400 51400 44400 4
C 51400 45500 1 0 0 output-2.sym
{
T 52300 45700 5 10 0 0 0 0 1
net=REL_EN:1
T 51600 46200 5 10 0 0 0 0 1
device=none
T 52300 45600 5 10 1 1 0 1 1
value=REL_EN
}
N 51200 45600 51400 45600 4
C 46300 44500 1 0 0 output-2.sym
{
T 47200 44700 5 10 0 0 0 0 1
net=CCS_EN:1
T 46500 45200 5 10 0 0 0 0 1
device=none
T 47200 44600 5 10 1 1 0 1 1
value=CCS_EN
}
N 46100 44600 46300 44600 4
C 51400 46300 1 0 0 output-2.sym
{
T 52300 46500 5 10 0 0 0 0 1
net=SWSPI_SCK:1
T 51600 47000 5 10 0 0 0 0 1
device=none
T 52300 46400 5 10 1 1 0 1 1
value=SWSPI_SCK
}
N 51200 46400 51400 46400 4
C 51400 45900 1 0 0 output-2.sym
{
T 52300 46100 5 10 0 0 0 0 1
net=SWSPI_MOSI:1
T 51600 46600 5 10 0 0 0 0 1
device=none
T 52300 46000 5 10 1 1 0 1 1
value=SWSPI_MOSI
}
N 51200 46000 51400 46000 4
C 51400 46700 1 0 0 output-2.sym
{
T 52300 46900 5 10 0 0 0 0 1
net=SWSPI_CS:1
T 51600 47400 5 10 0 0 0 0 1
device=none
T 52300 46800 5 10 1 1 0 1 1
value=SWSPI_CS
}
N 51200 46800 51400 46800 4
C 47700 47700 1 180 0 input-2.sym
{
T 47700 47500 5 10 0 0 180 0 1
net=HWSPI_MISO:1
T 47100 47000 5 10 0 0 180 0 1
device=none
T 47200 47600 5 10 1 1 180 7 1
value=HWSPI_MISO
}
N 46100 44200 46300 44200 4
C 46300 44100 1 0 0 output-2.sym
{
T 47200 44200 5 10 1 1 0 1 1
value=LED_A
T 47200 44300 5 10 0 0 0 0 1
net=LED_A:1
T 46500 44800 5 10 0 0 0 0 1
device=none
}
C 46300 43700 1 0 0 output-2.sym
{
T 47200 43900 5 10 0 0 0 0 1
net=LED_B:1
T 46500 44400 5 10 0 0 0 0 1
device=none
T 47200 43800 5 10 1 1 0 1 1
value=LED_B
}
N 46100 43800 46300 43800 4
C 46300 46300 1 0 0 output-2.sym
{
T 47200 46500 5 10 0 0 0 0 1
net=LDO_EN:1
T 46500 47000 5 10 0 0 0 0 1
device=none
T 47200 46400 5 10 1 1 0 1 1
value=LDO_EN
}
N 46100 46400 46300 46400 4
N 46100 43400 46300 43400 4
C 46300 43300 1 0 0 output-2.sym
{
T 47200 43400 5 10 1 1 0 1 1
value=LED_C
T 47200 43500 5 10 0 0 0 0 1
net=LED_C:1
T 46500 44000 5 10 0 0 0 0 1
device=none
}
