/// Verilog Memory Initialization File (.mem) generated by ./ex3_asm_durian

/// 12-bit address
/// 16-bit data

@010 2012	///   0010 [2012]: LDA 012   (A)
@011 3013	///   0011 [3013]: STA 013   (B)
@012 001e	///A: 0012 [001e]: (   30:   30)  
@013 0000	///B: 0013 [0000]: (    0:    0)  
