{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605955294497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605955294500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 04:41:34 2020 " "Processing started: Sat Nov 21 04:41:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605955294500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955294500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955294501 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605955295040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605955295041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "hdl/cache/arbiter.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/line_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/line_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_adapter " "Found entity 1: line_adapter" {  } { { "hdl/cache/line_adapter.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/line_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file hdl/rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "hdl/rv32i_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/rv32i_mux_types.sv 5 0 " "Found 5 design units, including 0 entities, in source file hdl/rv32i_mux_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcmux (SystemVerilog) " "Found design unit 1: pcmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309522 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 marmux (SystemVerilog) " "Found design unit 2: marmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309522 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cmpmux (SystemVerilog) " "Found design unit 3: cmpmux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309522 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alumux (SystemVerilog) " "Found design unit 4: alumux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309522 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 regfilemux (SystemVerilog) " "Found design unit 5: regfilemux (SystemVerilog)" {  } { { "hdl/rv32i_mux_types.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/rv32i_mux_types.sv" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/mp4.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/mp4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp4 " "Found entity 1: mp4" {  } { { "hdl/mp4.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/mp4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/WB.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/WB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "hdl/pipeline/WB.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/WB.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_MEM_WB.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_MEM_WB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_MEM_WB " "Found entity 1: sreg_MEM_WB" {  } { { "hdl/pipeline/sreg_MEM_WB.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_MEM_WB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309778 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sreg_IF_ID.sv(16) " "Verilog HDL information at sreg_IF_ID.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_IF_ID.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605955309784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_IF_ID.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_IF_ID.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_IF_ID " "Found entity 1: sreg_IF_ID" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_ID_EX.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_ID_EX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_ID_EX " "Found entity 1: sreg_ID_EX" {  } { { "hdl/pipeline/sreg_ID_EX.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_ID_EX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/sreg_EX_MEM.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/sreg_EX_MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sreg_EX_MEM " "Found entity 1: sreg_EX_MEM" {  } { { "hdl/pipeline/sreg_EX_MEM.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_EX_MEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/MEM.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/MEM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "hdl/pipeline/MEM.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/MEM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/IF.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/IF.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "hdl/pipeline/IF.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/IF.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/ID.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/ID.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "hdl/pipeline/ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/ID.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hdl/pipeline/hazard_detection.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/hazard_detection.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/EX.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/EX.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "hdl/pipeline/EX.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/EX.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pipeline/control_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pipeline/control_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_rom " "Found entity 1: control_rom" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "hdl/cpu/register.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "hdl/cpu/regfile.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "hdl/cpu/pc_reg.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/pc_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cpu_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cpu_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_datapath " "Found entity 1: cpu_datapath" {  } { { "hdl/cpu/cpu_datapath.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cpu_datapath.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "hdl/cpu/cmp.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cmp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cpu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cpu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/cpu/alu.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/alu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/data_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/data_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array " "Found entity 1: data_array" {  } { { "hdl/cache/data_array.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/data_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "hdl/cache/cache_datapath.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "hdl/cache/cache_control.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "hdl/cache/cache.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/cache/array.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/cache/array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "hdl/cache/array.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955309932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955309932 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_mem_write mp4.sv(81) " "Verilog HDL Implicit Net warning at mp4.sv(81): created implicit net for \"i_mem_write\"" {  } { { "hdl/mp4.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/mp4.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955309934 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_out sreg_IF_ID.sv(33) " "Verilog HDL Implicit Net warning at sreg_IF_ID.sv(33): created implicit net for \"addr_out\"" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_IF_ID.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955309935 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_regfile_h ID.sv(24) " "Verilog HDL Implicit Net warning at ID.sv(24): created implicit net for \"load_regfile_h\"" {  } { { "hdl/pipeline/ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/ID.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955309935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp4 " "Elaborating entity \"mp4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605955310362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_datapath cpu_datapath:cpu_datapath " "Elaborating entity \"cpu_datapath\" for hierarchy \"cpu_datapath:cpu_datapath\"" {  } { { "hdl/mp4.sv" "cpu_datapath" { Text "/home/scottl4/hydration_is_key/mp4/hdl/mp4.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF cpu_datapath:cpu_datapath\|IF:stage_IF " "Elaborating entity \"IF\" for hierarchy \"cpu_datapath:cpu_datapath\|IF:stage_IF\"" {  } { { "hdl/cpu/cpu_datapath.sv" "stage_IF" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cpu_datapath.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register cpu_datapath:cpu_datapath\|IF:stage_IF\|pc_register:PC " "Elaborating entity \"pc_register\" for hierarchy \"cpu_datapath:cpu_datapath\|IF:stage_IF\|pc_register:PC\"" {  } { { "hdl/pipeline/IF.sv" "PC" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/IF.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sreg_IF_ID cpu_datapath:cpu_datapath\|sreg_IF_ID:sreg_IF_ID " "Elaborating entity \"sreg_IF_ID\" for hierarchy \"cpu_datapath:cpu_datapath\|sreg_IF_ID:sreg_IF_ID\"" {  } { { "hdl/cpu/cpu_datapath.sv" "sreg_IF_ID" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cpu_datapath.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310517 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_out sreg_IF_ID.sv(33) " "Verilog HDL or VHDL warning at sreg_IF_ID.sv(33): object \"addr_out\" assigned a value but never read" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_IF_ID.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605955310519 "|mp4|cpu_datapath:cpu_datapath|sreg_IF_ID:sreg_IF_ID"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sreg_IF_ID.sv(33) " "Verilog HDL assignment warning at sreg_IF_ID.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "hdl/pipeline/sreg_IF_ID.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/sreg_IF_ID.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605955310519 "|mp4|cpu_datapath:cpu_datapath|sreg_IF_ID:sreg_IF_ID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID cpu_datapath:cpu_datapath\|ID:stage_ID " "Elaborating entity \"ID\" for hierarchy \"cpu_datapath:cpu_datapath\|ID:stage_ID\"" {  } { { "hdl/cpu/cpu_datapath.sv" "stage_ID" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cpu_datapath.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_rom cpu_datapath:cpu_datapath\|ID:stage_ID\|control_rom:control_rom " "Elaborating entity \"control_rom\" for hierarchy \"cpu_datapath:cpu_datapath\|ID:stage_ID\|control_rom:control_rom\"" {  } { { "hdl/pipeline/ID.sv" "control_rom" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/ID.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310529 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_imm control_rom.sv(9) " "Verilog HDL or VHDL warning at control_rom.sv(9): object \"i_imm\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605955310532 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_imm control_rom.sv(9) " "Verilog HDL or VHDL warning at control_rom.sv(9): object \"s_imm\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605955310533 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_imm control_rom.sv(9) " "Verilog HDL or VHDL warning at control_rom.sv(9): object \"b_imm\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605955310533 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "u_imm control_rom.sv(9) " "Verilog HDL or VHDL warning at control_rom.sv(9): object \"u_imm\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605955310533 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_imm control_rom.sv(9) " "Verilog HDL or VHDL warning at control_rom.sv(9): object \"j_imm\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605955310533 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ir_out control_rom.sv(9) " "Verilog HDL or VHDL warning at control_rom.sv(9): object \"ir_out\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605955310533 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd control_rom.sv(10) " "Verilog HDL or VHDL warning at control_rom.sv(10): object \"rd\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605955310533 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1 control_rom.sv(10) " "Verilog HDL or VHDL warning at control_rom.sv(10): object \"rs1\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605955310533 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2 control_rom.sv(10) " "Verilog HDL or VHDL warning at control_rom.sv(10): object \"rs2\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605955310533 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmpop control_rom.sv(11) " "Verilog HDL or VHDL warning at control_rom.sv(11): object \"cmpop\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605955310533 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluop control_rom.sv(12) " "Verilog HDL or VHDL warning at control_rom.sv(12): object \"aluop\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605955310533 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode control_rom.sv(13) " "Verilog HDL or VHDL warning at control_rom.sv(13): object \"opcode\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605955310533 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funct7 control_rom.sv(15) " "Verilog HDL or VHDL warning at control_rom.sv(15): object \"funct7\" assigned a value but never read" {  } { { "hdl/pipeline/control_rom.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/control_rom.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605955310533 "|mp4|cpu_datapath:cpu_datapath|ID:stage_ID|control_rom:control_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu_datapath:cpu_datapath\|ID:stage_ID\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"cpu_datapath:cpu_datapath\|ID:stage_ID\|regfile:regfile\"" {  } { { "hdl/pipeline/ID.sv" "regfile" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/ID.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sreg_ID_EX cpu_datapath:cpu_datapath\|sreg_ID_EX:sreg_ID_EX " "Elaborating entity \"sreg_ID_EX\" for hierarchy \"cpu_datapath:cpu_datapath\|sreg_ID_EX:sreg_ID_EX\"" {  } { { "hdl/cpu/cpu_datapath.sv" "sreg_ID_EX" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cpu_datapath.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX cpu_datapath:cpu_datapath\|EX:stage_EX " "Elaborating entity \"EX\" for hierarchy \"cpu_datapath:cpu_datapath\|EX:stage_EX\"" {  } { { "hdl/cpu/cpu_datapath.sv" "stage_EX" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cpu_datapath.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu_datapath:cpu_datapath\|EX:stage_EX\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"cpu_datapath:cpu_datapath\|EX:stage_EX\|alu:ALU\"" {  } { { "hdl/pipeline/EX.sv" "ALU" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/EX.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp cpu_datapath:cpu_datapath\|EX:stage_EX\|cmp:CMP " "Elaborating entity \"cmp\" for hierarchy \"cpu_datapath:cpu_datapath\|EX:stage_EX\|cmp:CMP\"" {  } { { "hdl/pipeline/EX.sv" "CMP" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/EX.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sreg_EX_MEM cpu_datapath:cpu_datapath\|sreg_EX_MEM:sreg_EX_MEM " "Elaborating entity \"sreg_EX_MEM\" for hierarchy \"cpu_datapath:cpu_datapath\|sreg_EX_MEM:sreg_EX_MEM\"" {  } { { "hdl/cpu/cpu_datapath.sv" "sreg_EX_MEM" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cpu_datapath.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM cpu_datapath:cpu_datapath\|MEM:stage_MEM " "Elaborating entity \"MEM\" for hierarchy \"cpu_datapath:cpu_datapath\|MEM:stage_MEM\"" {  } { { "hdl/cpu/cpu_datapath.sv" "stage_MEM" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cpu_datapath.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sreg_MEM_WB cpu_datapath:cpu_datapath\|sreg_MEM_WB:sreg_MEM_WB " "Elaborating entity \"sreg_MEM_WB\" for hierarchy \"cpu_datapath:cpu_datapath\|sreg_MEM_WB:sreg_MEM_WB\"" {  } { { "hdl/cpu/cpu_datapath.sv" "sreg_MEM_WB" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cpu_datapath.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB cpu_datapath:cpu_datapath\|WB:stage_WB " "Elaborating entity \"WB\" for hierarchy \"cpu_datapath:cpu_datapath\|WB:stage_WB\"" {  } { { "hdl/cpu/cpu_datapath.sv" "stage_WB" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cpu_datapath.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310684 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WB.sv(35) " "Verilog HDL Case Statement information at WB.sv(35): all case item expressions in this case statement are onehot" {  } { { "hdl/pipeline/WB.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/WB.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605955310687 "|mp4|cpu_datapath:cpu_datapath|WB:stage_WB"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WB.sv(44) " "Verilog HDL Case Statement information at WB.sv(44): all case item expressions in this case statement are onehot" {  } { { "hdl/pipeline/WB.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/WB.sv" 44 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605955310688 "|mp4|cpu_datapath:cpu_datapath|WB:stage_WB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection cpu_datapath:cpu_datapath\|hazard_detection:hazard " "Elaborating entity \"hazard_detection\" for hierarchy \"cpu_datapath:cpu_datapath\|hazard_detection:hazard\"" {  } { { "hdl/cpu/cpu_datapath.sv" "hazard" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cpu/cpu_datapath.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310689 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hazard_detection.sv(85) " "Verilog HDL Case Statement information at hazard_detection.sv(85): all case item expressions in this case statement are onehot" {  } { { "hdl/pipeline/hazard_detection.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/hazard_detection.sv" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605955310696 "|mp4|cpu_datapath:cpu_datapath|hazard_detection:hazard"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "hazard_detection.sv(94) " "Verilog HDL Case Statement information at hazard_detection.sv(94): all case item expressions in this case statement are onehot" {  } { { "hdl/pipeline/hazard_detection.sv" "" { Text "/home/scottl4/hydration_is_key/mp4/hdl/pipeline/hazard_detection.sv" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1605955310696 "|mp4|cpu_datapath:cpu_datapath|hazard_detection:hazard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache cache:i_cache " "Elaborating entity \"cache\" for hierarchy \"cache:i_cache\"" {  } { { "hdl/mp4.sv" "i_cache" { Text "/home/scottl4/hydration_is_key/mp4/hdl/mp4.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_control cache:i_cache\|cache_control:control " "Elaborating entity \"cache_control\" for hierarchy \"cache:i_cache\|cache_control:control\"" {  } { { "hdl/cache/cache.sv" "control" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_datapath cache:i_cache\|cache_datapath:datapath " "Elaborating entity \"cache_datapath\" for hierarchy \"cache:i_cache\|cache_datapath:datapath\"" {  } { { "hdl/cache/cache.sv" "datapath" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_array cache:i_cache\|cache_datapath:datapath\|data_array:DM_cache " "Elaborating entity \"data_array\" for hierarchy \"cache:i_cache\|cache_datapath:datapath\|data_array:DM_cache\"" {  } { { "hdl/cache/cache_datapath.sv" "DM_cache" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache_datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:i_cache\|cache_datapath:datapath\|array:tag " "Elaborating entity \"array\" for hierarchy \"cache:i_cache\|cache_datapath:datapath\|array:tag\"" {  } { { "hdl/cache/cache_datapath.sv" "tag" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache_datapath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array cache:i_cache\|cache_datapath:datapath\|array:valid " "Elaborating entity \"array\" for hierarchy \"cache:i_cache\|cache_datapath:datapath\|array:valid\"" {  } { { "hdl/cache/cache_datapath.sv" "valid" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache_datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_adapter cache:i_cache\|line_adapter:bus " "Elaborating entity \"line_adapter\" for hierarchy \"cache:i_cache\|line_adapter:bus\"" {  } { { "hdl/cache/cache.sv" "bus" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/cache.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbiter\"" {  } { { "hdl/mp4.sv" "arbiter" { Text "/home/scottl4/hydration_is_key/mp4/hdl/mp4.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955310761 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cache:d_cache\|cache_datapath:datapath\|array:tag\|data_rtl_0 " "Inferred RAM node \"cache:d_cache\|cache_datapath:datapath\|array:tag\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1605955314100 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cache:i_cache\|cache_datapath:datapath\|array:tag\|data_rtl_0 " "Inferred RAM node \"cache:i_cache\|cache_datapath:datapath\|array:tag\|data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1605955314101 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:d_cache\|cache_datapath:datapath\|array:dirty\|data " "RAM logic \"cache:d_cache\|cache_datapath:datapath\|array:dirty\|data\" is uninferred due to inappropriate RAM size" {  } { { "hdl/cache/array.sv" "data" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/array.sv" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1605955314102 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:d_cache\|cache_datapath:datapath\|array:valid\|data " "RAM logic \"cache:d_cache\|cache_datapath:datapath\|array:valid\|data\" is uninferred due to inappropriate RAM size" {  } { { "hdl/cache/array.sv" "data" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/array.sv" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1605955314102 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:i_cache\|cache_datapath:datapath\|array:dirty\|data " "RAM logic \"cache:i_cache\|cache_datapath:datapath\|array:dirty\|data\" is uninferred due to inappropriate RAM size" {  } { { "hdl/cache/array.sv" "data" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/array.sv" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1605955314102 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "cache:i_cache\|cache_datapath:datapath\|array:valid\|data " "RAM logic \"cache:i_cache\|cache_datapath:datapath\|array:valid\|data\" is uninferred due to inappropriate RAM size" {  } { { "hdl/cache/array.sv" "data" { Text "/home/scottl4/hydration_is_key/mp4/hdl/cache/array.sv" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1605955314102 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1605955314102 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cache:d_cache\|cache_datapath:datapath\|array:tag\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cache:d_cache\|cache_datapath:datapath\|array:tag\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp4.ram0_array_32a7bb4d.hdl.mif " "Parameter INIT_FILE set to db/mp4.ram0_array_32a7bb4d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cache:i_cache\|cache_datapath:datapath\|array:tag\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cache:i_cache\|cache_datapath:datapath\|array:tag\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/mp4.ram0_array_32a7bb4d.hdl.mif " "Parameter INIT_FILE set to db/mp4.ram0_array_32a7bb4d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605955316879 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605955316879 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605955316879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cache:d_cache\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"cache:d_cache\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955317028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cache:d_cache\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0 " "Instantiated megafunction \"cache:d_cache\|cache_datapath:datapath\|array:tag\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/mp4.ram0_array_32a7bb4d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/mp4.ram0_array_32a7bb4d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605955317028 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605955317028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5km1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5km1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5km1 " "Found entity 1: altsyncram_5km1" {  } { { "db/altsyncram_5km1.tdf" "" { Text "/home/scottl4/hydration_is_key/mp4/db/altsyncram_5km1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605955317095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955317095 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605955318241 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605955322016 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "94 " "94 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605955327557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/scottl4/hydration_is_key/mp4/output_files/mp4.map.smsg " "Generated suppressed messages file /home/scottl4/hydration_is_key/mp4/output_files/mp4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955327878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605955328532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605955328532 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8622 " "Implemented 8622 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605955329368 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605955329368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8409 " "Implemented 8409 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605955329368 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605955329368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605955329368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1266 " "Peak virtual memory: 1266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605955329424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 04:42:09 2020 " "Processing ended: Sat Nov 21 04:42:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605955329424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605955329424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605955329424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605955329424 ""}
