Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09_Full64; Runtime version K-2015.09_Full64;  Apr  7 22:46 2017
VCD+ Writer K-2015.09_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/bohanw/win17/598_verif/Projects/WSTE_exaples/8-bit-serial-mult/designs/inter.vpd' was opened successfully.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 139143195
CPU Time:      5.240 seconds;       Data structure size:   0.0Mb
Fri Apr  7 22:48:41 2017
*** Using vcs compiler /usr/caen/vcs-2015.09/linux64/bin/vcs1 instead of /usr/caen/vcs-2015.09/linux64/bin/vcs1...
                         Chronologic VCS (TM)
         Version K-2015.09_Full64 -- Fri Apr  7 22:48:41 2017
               Copyright (c) 1991-2015 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'tb.v'
Parsing design file 'serial_mult.v'
Top Level Modules:
       dut
No TimeScale specified
Starting vcs inline pass...
2 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module dut because:
	This module or some inlined child module(s) has/have been modified.
make[1]: Entering directory `/home/bohanw/win17/598_verif/Projects/WSTE_exaples/8-bit-serial-mult/designs/csrc'
make[1]: Leaving directory `/home/bohanw/win17/598_verif/Projects/WSTE_exaples/8-bit-serial-mult/designs/csrc'
make[1]: Entering directory `/home/bohanw/win17/598_verif/Projects/WSTE_exaples/8-bit-serial-mult/designs/csrc'
rm -f _csrc*.so linux64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../dve ]; then chmod -x ../dve; fi
g++  -o ../dve   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/dve.daidir/ -Wl,-rpath=./dve.daidir/ -Wl,-rpath='$ORIGIN'/dve.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _13889_archive_1.so _prev_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/caen/vcs-2015.09/linux64/lib/libzerosoft_rt_stubs.so /usr/caen/vcs-2015.09/linux64/lib/libvirsim.so /usr/caen/vcs-2015.09/linux64/lib/liberrorinf.so /usr/caen/vcs-2015.09/linux64/lib/libsnpsmalloc.so    /usr/caen/vcs-2015.09/linux64/lib/libvcsnew.so /usr/caen/vcs-2015.09/linux64/lib/libsimprofile.so /usr/caen/vcs-2015.09/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/caen/vcs-2015.09/linux64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/caen/vcs-2015.09/linux64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../dve up to date
make[1]: Leaving directory `/home/bohanw/win17/598_verif/Projects/WSTE_exaples/8-bit-serial-mult/designs/csrc'

Warning-[DVEENVDIRNFND] DVE warning
  Environment variable DVE is set. Please unset it.

CPU time: .098 seconds to compile + .185 seconds to elab + .093 seconds to link + 3.690 seconds in simulation
Warning: [DVIT101] 
Rename of DVE log directory failed: File exists.
  From path: '/home/bohanw/win17/598_verif/Projects/WSTE_exaples/8-bit-serial-mult/designs/.saveDVEfiles'.
  To path: '/home/bohanw/win17/598_verif/Projects/WSTE_exaples/8-bit-serial-mult/designs/DVEfiles'.
Please ensure you have write permission in the directory.
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2015
Contains Synopsys proprietary information.
Compiler version K-2015.09_Full64; Runtime version K-2015.09_Full64;  Apr  7 22:49 2017
VCD+ Writer K-2015.09_Full64 Copyright (c) 1991-2015 by Synopsys Inc.
The file '/home/bohanw/win17/598_verif/Projects/WSTE_exaples/8-bit-serial-mult/designs/inter.vpd' was opened successfully.
$finish called from file "tb.v", line 49.
$finish at simulation time                  190
Simulation complete, time is 190.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 190
CPU Time:      0.050 seconds;       Data structure size:   0.0Mb
Fri Apr  7 22:53:52 2017
