// Seed: 3922459105
module module_0;
  parameter id_1 = -1;
  assign module_2.id_8 = 0;
  assign id_2 = 1;
  assign id_1 = id_2;
  wire id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    id_2
);
  module_0 modCall_1 ();
  assign id_3 = {id_0{1}};
endmodule
module module_2 (
    input wor id_0,
    output tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri1 id_4,
    input tri id_5,
    output uwire id_6,
    input wire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    output logic id_11,
    output logic id_12,
    output wire id_13,
    input wire id_14,
    input tri id_15,
    output wire id_16
);
  id_18(
      id_13 == id_3, id_11
  );
  wire id_19;
  wire id_20;
  initial #1 #1 id_11 <= -1;
  module_0 modCall_1 ();
  initial id_12 <= 1'b0;
endmodule
