read -sv run_verilog_mid/adder_32b_9_89_966bd77af4e6bd618442b7fffc34b7e1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_89_966bd77af4e6bd618442b7fffc34b7e1_yosys.v
