--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml large_multiplier_wrapper.twx large_multiplier_wrapper.ncd
-o large_multiplier_wrapper.twr large_multiplier_wrapper.pcf -ucf
MultiplierWithCompressor.ucf

Design file:              large_multiplier_wrapper.ncd
Physical constraint file: large_multiplier_wrapper.pcf
Device,package,speed:     xc6vlx75t,ff784,C,-3 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 4.7 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1619417 paths analyzed, 1761 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.679ns.
--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0B_18 (SLICE_X9Y38.D6), 1038 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_7 (FF)
  Destination:          mult_comp_inst/pp0B_18 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.474ns (Levels of Logic = 5)
  Clock Path Skew:      -0.170ns (1.135 - 1.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_7 to mult_comp_inst/pp0B_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y59.DQ      Tcko                  0.246   in1_reg<7>
                                                       in1_reg_7
    SLICE_X11Y43.D2      net (fanout=40)       1.936   in1_reg<7>
    SLICE_X11Y43.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp25<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult25/LUT6_3
    SLICE_X8Y40.D3       net (fanout=3)        0.756   mult_comp_inst/mult_lut6_akak_inst/pp25<3>
    SLICE_X8Y40.D        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_5<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_5/LUT6_2
    SLICE_X7Y41.B5       net (fanout=3)        0.366   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_5<2>
    SLICE_X7Y41.B        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_110<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_110/gpc015_inst/LUT6_2
    SLICE_X5Y42.A4       net (fanout=3)        0.410   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_110<2>
    SLICE_X5Y42.A        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_53<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_53/gpc114_inst/LUT6_0
    SLICE_X9Y38.D6       net (fanout=2)        0.504   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_53<0>
    SLICE_X9Y38.CLK      Tas                   0.044   mult_comp_inst/pp0B<18>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_3/LUT6_2
                                                       mult_comp_inst/pp0B_18
    -------------------------------------------------  ---------------------------
    Total                                      4.474ns (0.502ns logic, 3.972ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in0_reg_15 (FF)
  Destination:          mult_comp_inst/pp0B_18 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.306ns (Levels of Logic = 6)
  Clock Path Skew:      -0.154ns (1.135 - 1.289)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in0_reg_15 to mult_comp_inst/pp0B_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y60.AQ      Tcko                  0.246   in0_reg<47>
                                                       in0_reg_15
    SLICE_X21Y60.C5      net (fanout=1)        0.328   in0_reg<15>
    SLICE_X21Y60.C       Tilo                  0.053   in0_reg<47>
                                                       lut5605_15
    SLICE_X7Y53.D4       net (fanout=96)       1.280   lut5605_15
    SLICE_X7Y53.D        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp3<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult3/LUT6_3
    SLICE_X6Y45.A5       net (fanout=3)        0.663   mult_comp_inst/mult_lut6_akak_inst/pp3<3>
    SLICE_X6Y45.A        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_235<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_235/gpc114_inst/LUT6_0
    SLICE_X7Y41.B1       net (fanout=3)        0.566   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_235<0>
    SLICE_X7Y41.B        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_110<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_110/gpc015_inst/LUT6_2
    SLICE_X5Y42.A4       net (fanout=3)        0.410   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_110<2>
    SLICE_X5Y42.A        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_53<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_53/gpc114_inst/LUT6_0
    SLICE_X9Y38.D6       net (fanout=2)        0.504   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_53<0>
    SLICE_X9Y38.CLK      Tas                   0.044   mult_comp_inst/pp0B<18>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_3/LUT6_2
                                                       mult_comp_inst/pp0B_18
    -------------------------------------------------  ---------------------------
    Total                                      4.306ns (0.555ns logic, 3.751ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/pp0B_18 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.252ns (Levels of Logic = 6)
  Clock Path Skew:      -0.157ns (1.135 - 1.292)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/st to mult_comp_inst/pp0B_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y58.DQ      Tcko                  0.283   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X21Y60.C6      net (fanout=33)       0.237   mult_comp_inst/st
    SLICE_X21Y60.C       Tilo                  0.053   in0_reg<47>
                                                       lut5605_15
    SLICE_X7Y53.D4       net (fanout=96)       1.280   lut5605_15
    SLICE_X7Y53.D        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp3<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult3/LUT6_3
    SLICE_X6Y45.A5       net (fanout=3)        0.663   mult_comp_inst/mult_lut6_akak_inst/pp3<3>
    SLICE_X6Y45.A        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_235<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_235/gpc114_inst/LUT6_0
    SLICE_X7Y41.B1       net (fanout=3)        0.566   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_235<0>
    SLICE_X7Y41.B        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_110<0>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_110/gpc015_inst/LUT6_2
    SLICE_X5Y42.A4       net (fanout=3)        0.410   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_110<2>
    SLICE_X5Y42.A        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_53<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_53/gpc114_inst/LUT6_0
    SLICE_X9Y38.D6       net (fanout=2)        0.504   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_53<0>
    SLICE_X9Y38.CLK      Tas                   0.044   mult_comp_inst/pp0B<18>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_3/LUT6_2
                                                       mult_comp_inst/pp0B_18
    -------------------------------------------------  ---------------------------
    Total                                      4.252ns (0.592ns logic, 3.660ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0B_13 (SLICE_X15Y34.B4), 531 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_7 (FF)
  Destination:          mult_comp_inst/pp0B_13 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.381ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (1.125 - 1.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_7 to mult_comp_inst/pp0B_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y59.DQ      Tcko                  0.246   in1_reg<7>
                                                       in1_reg_7
    SLICE_X11Y43.D2      net (fanout=40)       1.936   in1_reg<7>
    SLICE_X11Y43.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp25<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult25/LUT6_3
    SLICE_X8Y40.B4       net (fanout=3)        0.628   mult_comp_inst/mult_lut6_akak_inst/pp25<3>
    SLICE_X8Y40.B        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_5<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_5/LUT6_0
    SLICE_X8Y38.A5       net (fanout=2)        0.354   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_5<0>
    SLICE_X8Y38.A        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_127<1>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_127/gpc033_inst/LUT6_0
    SLICE_X11Y36.A4      net (fanout=3)        0.508   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_127<0>
    SLICE_X11Y36.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_56<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_56/gpc123_inst/LUT6_0
    SLICE_X15Y34.B4      net (fanout=2)        0.453   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_56<0>
    SLICE_X15Y34.CLK     Tas                   0.044   mult_comp_inst/pp0B<14>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_1/LUT6_1
                                                       mult_comp_inst/pp0B_13
    -------------------------------------------------  ---------------------------
    Total                                      4.381ns (0.502ns logic, 3.879ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_7 (FF)
  Destination:          mult_comp_inst/pp0B_13 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.303ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (1.125 - 1.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_7 to mult_comp_inst/pp0B_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y59.DQ      Tcko                  0.246   in1_reg<7>
                                                       in1_reg_7
    SLICE_X11Y43.C2      net (fanout=40)       1.898   in1_reg<7>
    SLICE_X11Y43.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp25<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult25/LUT6_2
    SLICE_X9Y41.B6       net (fanout=3)        0.391   mult_comp_inst/mult_lut6_akak_inst/pp25<2>
    SLICE_X9Y41.B        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_4<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_4/LUT6_1
    SLICE_X8Y38.A4       net (fanout=2)        0.551   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_4<1>
    SLICE_X8Y38.A        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_127<1>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_127/gpc033_inst/LUT6_0
    SLICE_X11Y36.A4      net (fanout=3)        0.508   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_127<0>
    SLICE_X11Y36.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_56<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_56/gpc123_inst/LUT6_0
    SLICE_X15Y34.B4      net (fanout=2)        0.453   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_56<0>
    SLICE_X15Y34.CLK     Tas                   0.044   mult_comp_inst/pp0B<14>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_1/LUT6_1
                                                       mult_comp_inst/pp0B_13
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (0.502ns logic, 3.801ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/pp0B_13 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.259ns (Levels of Logic = 6)
  Clock Path Skew:      -0.167ns (1.125 - 1.292)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/st to mult_comp_inst/pp0B_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y58.DQ      Tcko                  0.283   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X15Y48.C6      net (fanout=33)       0.649   mult_comp_inst/st
    SLICE_X15Y48.C       Tilo                  0.053   lut5517_2
                                                       lut5513_0
    SLICE_X11Y41.D3      net (fanout=192)      0.963   lut5513_0
    SLICE_X11Y41.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp32<5>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult32/LUT6_5
    SLICE_X8Y40.B2       net (fanout=3)        0.740   mult_comp_inst/mult_lut6_akak_inst/pp32<5>
    SLICE_X8Y40.B        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_5<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_5/LUT6_0
    SLICE_X8Y38.A5       net (fanout=2)        0.354   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_5<0>
    SLICE_X8Y38.A        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_127<1>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_127/gpc033_inst/LUT6_0
    SLICE_X11Y36.A4      net (fanout=3)        0.508   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_127<0>
    SLICE_X11Y36.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_56<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_56/gpc123_inst/LUT6_0
    SLICE_X15Y34.B4      net (fanout=2)        0.453   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_56<0>
    SLICE_X15Y34.CLK     Tas                   0.044   mult_comp_inst/pp0B<14>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_1/LUT6_1
                                                       mult_comp_inst/pp0B_13
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (0.592ns logic, 3.667ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0B_14 (SLICE_X15Y34.C4), 531 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_7 (FF)
  Destination:          mult_comp_inst/pp0B_14 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.381ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (1.125 - 1.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_7 to mult_comp_inst/pp0B_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y59.DQ      Tcko                  0.246   in1_reg<7>
                                                       in1_reg_7
    SLICE_X11Y43.D2      net (fanout=40)       1.936   in1_reg<7>
    SLICE_X11Y43.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp25<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult25/LUT6_3
    SLICE_X8Y40.B4       net (fanout=3)        0.628   mult_comp_inst/mult_lut6_akak_inst/pp25<3>
    SLICE_X8Y40.B        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_5<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_5/LUT6_0
    SLICE_X8Y38.A5       net (fanout=2)        0.354   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_5<0>
    SLICE_X8Y38.A        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_127<1>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_127/gpc033_inst/LUT6_0
    SLICE_X11Y36.A4      net (fanout=3)        0.508   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_127<0>
    SLICE_X11Y36.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_56<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_56/gpc123_inst/LUT6_0
    SLICE_X15Y34.C4      net (fanout=2)        0.450   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_56<0>
    SLICE_X15Y34.CLK     Tas                   0.047   mult_comp_inst/pp0B<14>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_1/LUT6_2
                                                       mult_comp_inst/pp0B_14
    -------------------------------------------------  ---------------------------
    Total                                      4.381ns (0.505ns logic, 3.876ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_7 (FF)
  Destination:          mult_comp_inst/pp0B_14 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.303ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (1.125 - 1.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_7 to mult_comp_inst/pp0B_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y59.DQ      Tcko                  0.246   in1_reg<7>
                                                       in1_reg_7
    SLICE_X11Y43.C2      net (fanout=40)       1.898   in1_reg<7>
    SLICE_X11Y43.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp25<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult25/LUT6_2
    SLICE_X9Y41.B6       net (fanout=3)        0.391   mult_comp_inst/mult_lut6_akak_inst/pp25<2>
    SLICE_X9Y41.B        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_4<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_4/LUT6_1
    SLICE_X8Y38.A4       net (fanout=2)        0.551   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_4<1>
    SLICE_X8Y38.A        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_127<1>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_127/gpc033_inst/LUT6_0
    SLICE_X11Y36.A4      net (fanout=3)        0.508   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_127<0>
    SLICE_X11Y36.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_56<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_56/gpc123_inst/LUT6_0
    SLICE_X15Y34.C4      net (fanout=2)        0.450   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_56<0>
    SLICE_X15Y34.CLK     Tas                   0.047   mult_comp_inst/pp0B<14>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_1/LUT6_2
                                                       mult_comp_inst/pp0B_14
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (0.505ns logic, 3.798ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/pp0B_14 (FF)
  Requirement:          4.700ns
  Data Path Delay:      4.259ns (Levels of Logic = 6)
  Clock Path Skew:      -0.167ns (1.125 - 1.292)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/st to mult_comp_inst/pp0B_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y58.DQ      Tcko                  0.283   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X15Y48.C6      net (fanout=33)       0.649   mult_comp_inst/st
    SLICE_X15Y48.C       Tilo                  0.053   lut5517_2
                                                       lut5513_0
    SLICE_X11Y41.D3      net (fanout=192)      0.963   lut5513_0
    SLICE_X11Y41.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp32<5>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult32/LUT6_5
    SLICE_X8Y40.B2       net (fanout=3)        0.740   mult_comp_inst/mult_lut6_akak_inst/pp32<5>
    SLICE_X8Y40.B        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_5<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_5/LUT6_0
    SLICE_X8Y38.A5       net (fanout=2)        0.354   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_5<0>
    SLICE_X8Y38.A        Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_127<1>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_127/gpc033_inst/LUT6_0
    SLICE_X11Y36.A4      net (fanout=3)        0.508   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_127<0>
    SLICE_X11Y36.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_56<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_56/gpc123_inst/LUT6_0
    SLICE_X15Y34.C4      net (fanout=2)        0.450   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_56<0>
    SLICE_X15Y34.CLK     Tas                   0.047   mult_comp_inst/pp0B<14>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_1/LUT6_2
                                                       mult_comp_inst/pp0B_14
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (0.595ns logic, 3.664ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 4.7 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/st (SLICE_X20Y58.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/st (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 4.700ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/st to mult_comp_inst/st
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y58.DQ      Tcko                  0.115   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X20Y58.D4      net (fanout=33)       0.130   mult_comp_inst/st
    SLICE_X20Y58.CLK     Tah         (-Th)     0.077   mult_comp_inst/st
                                                       ][3305_963_INV_0
                                                       mult_comp_inst/st
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.038ns logic, 0.130ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp1B_38 (SLICE_X23Y49.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/pp0B_38 (FF)
  Destination:          mult_comp_inst/pp1B_38 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.202ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.430 - 0.403)
  Source Clock:         clk_BUFGP rising at 4.700ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/pp0B_38 to mult_comp_inst/pp1B_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.CQ      Tcko                  0.098   mult_comp_inst/pp0B<39>
                                                       mult_comp_inst/pp0B_38
    SLICE_X23Y49.DX      net (fanout=5)        0.180   mult_comp_inst/pp0B<38>
    SLICE_X23Y49.CLK     Tckdi       (-Th)     0.076   mult_comp_inst/pp1B<38>
                                                       mult_comp_inst/pp1B_38
    -------------------------------------------------  ---------------------------
    Total                                      0.202ns (0.022ns logic, 0.180ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp1A_1 (SLICE_X20Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/pp0A_1 (FF)
  Destination:          mult_comp_inst/pp1A_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.028ns (0.430 - 0.402)
  Source Clock:         clk_BUFGP rising at 4.700ns
  Destination Clock:    clk_BUFGP rising at 4.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/pp0A_1 to mult_comp_inst/pp1A_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.BQ      Tcko                  0.098   mult_comp_inst/pp0A<1>
                                                       mult_comp_inst/pp0A_1
    SLICE_X20Y44.BX      net (fanout=3)        0.205   mult_comp_inst/pp0A<1>
    SLICE_X20Y44.CLK     Tckdi       (-Th)     0.089   mult_comp_inst/pp1A<3>
                                                       mult_comp_inst/pp1A_1
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.009ns logic, 0.205ns route)
                                                       (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 4.7 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.450ns (period - min period limit)
  Period: 4.700ns
  Min period limit: 1.250ns (800.000MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 3.972ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.700ns
  Low pulse: 2.350ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: out_reg<11>/CLK
  Logical resource: out_reg_8/CK
  Location pin: SLICE_X36Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 3.972ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.700ns
  High pulse: 2.350ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: out_reg<11>/CLK
  Logical resource: out_reg_8/CK
  Location pin: SLICE_X36Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.679|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1619417 paths, 0 nets, and 18306 connections

Design statistics:
   Minimum period:   4.679ns{1}   (Maximum frequency: 213.721MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 11 10:25:04 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 466 MB



