Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Jun 21 12:04:15 2015

drc -z LCD_Control_Test.ncd LCD_Control_Test.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net
   game_ctrl/state[2]_PWR_66_o_Mux_266_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   game_ctrl/Mmux_state[2]_block_type[2]_Mux_195_o42 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   game_ctrl/state[2]_GND_38_o_Mux_268_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
