// Seed: 3138409846
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    output wire id_5,
    output tri1 id_6,
    output supply1 id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13
);
  assign id_10 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output wand id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    output uwire id_6,
    input uwire id_7,
    output supply1 id_8,
    input uwire id_9,
    output supply1 id_10,
    input supply1 id_11,
    output wand id_12,
    input tri0 id_13,
    output tri1 id_14,
    output wire id_15,
    input tri1 id_16,
    output tri0 id_17,
    output tri id_18,
    input wand id_19,
    input wire id_20,
    output uwire id_21,
    output uwire id_22,
    output wand id_23
);
  wire id_25;
  module_0(
      id_20, id_9, id_3, id_19, id_13, id_18, id_2, id_17, id_4, id_9, id_6, id_23, id_4, id_7
  );
  wire id_26;
  assign id_14 = id_4;
  supply1 id_27 = id_1;
endmodule
