<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPUproject.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainController_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1511686856" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1511686856">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1511686856" xil_pn:in_ck="276695035253802191" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1511686856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSrcAMux.vhd"/>
      <outfile xil_pn:name="ALUSrcBMux.vhd"/>
      <outfile xil_pn:name="DMController.vhd"/>
      <outfile xil_pn:name="DataToWrMux.vhd"/>
      <outfile xil_pn:name="EXMEMRegister.vhd"/>
      <outfile xil_pn:name="ForwardUnit.vhd"/>
      <outfile xil_pn:name="GetT.vhd"/>
      <outfile xil_pn:name="HazardDetectiveUnit.vhd"/>
      <outfile xil_pn:name="IDEXRegister.vhd"/>
      <outfile xil_pn:name="IFIDRegister.vhd"/>
      <outfile xil_pn:name="IMController.vhd"/>
      <outfile xil_pn:name="JumpController.vhd"/>
      <outfile xil_pn:name="MEMWBRegister.vhd"/>
      <outfile xil_pn:name="MainController.vhd"/>
      <outfile xil_pn:name="MainController_test.vhd"/>
      <outfile xil_pn:name="MemSignalController.vhd"/>
      <outfile xil_pn:name="MemSignalController_test.vhd"/>
      <outfile xil_pn:name="MemToRegMux.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PCIncreasor.vhd"/>
      <outfile xil_pn:name="PCSrcMux.vhd"/>
      <outfile xil_pn:name="RAMSrcMux.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="Registers_test.vhd"/>
      <outfile xil_pn:name="TopLevel.vhd"/>
      <outfile xil_pn:name="constantsIF.vhd"/>
    </transform>
  </transforms>

</generated_project>
