

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC'
================================================================
* Date:           Sat Sep 27 23:15:16 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.516 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min |  max  |                      Type                      |
    +---------+---------+----------+----------+-----+-------+------------------------------------------------+
    |       72|    32776|  0.288 us|  0.131 ms|   66|  32770|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- TOKEN_STREAM_VALUE_MAC  |       70|    32774|         9|          2|          2|  32 ~ 16384|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MHSA.cpp:203]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [kernel_MHSA.cpp:197]   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%l_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %l_1"   --->   Operation 15 'read' 'l_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln197_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln197"   --->   Operation 16 'read' 'zext_ln197_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %h_3"   --->   Operation 17 'read' 'h_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_36_read = read i38 @_ssdm_op_Read.ap_auto.i38, i38 %tmp_36"   --->   Operation 18 'read' 'tmp_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln197_cast = zext i7 %zext_ln197_read"   --->   Operation 19 'zext' 'zext_ln197_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 83 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 85 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 86 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 87 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 88 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 89 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 91 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 92 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 94 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 96 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 97 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 98 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 99 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 100 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 102 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 103 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 104 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 105 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 106 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 107 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 108 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 109 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 110 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 111 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 112 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 113 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 114 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 115 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%bound4 = sext i38 %tmp_36_read"   --->   Operation 116 'sext' 'bound4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.46ns)   --->   "%store_ln0 = store i69 0, i69 %indvar_flatten6"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 118 [1/1] (0.46ns)   --->   "%store_ln197 = store i64 0, i64 %t" [kernel_MHSA.cpp:197]   --->   Operation 118 'store' 'store_ln197' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 119 [1/1] (0.36ns)   --->   "%store_ln203 = store i7 0, i7 %i" [kernel_MHSA.cpp:203]   --->   Operation 119 'store' 'store_ln203' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc217"   --->   Operation 120 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i69 %indvar_flatten6" [kernel_MHSA.cpp:197]   --->   Operation 121 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.04ns)   --->   "%add_ln197 = add i69 %indvar_flatten6_load, i69 1" [kernel_MHSA.cpp:197]   --->   Operation 122 'add' 'add_ln197' <Predicate = true> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.74ns)   --->   "%icmp_ln197 = icmp_eq  i69 %indvar_flatten6_load, i69 %bound4" [kernel_MHSA.cpp:197]   --->   Operation 123 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 0.74> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %fpga_resource_hint.for.inc217.1, void %ACCUM_WRITEBACK.loopexit.exitStub" [kernel_MHSA.cpp:197]   --->   Operation 124 'br' 'br_ln197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [kernel_MHSA.cpp:197]   --->   Operation 125 'load' 'i_load' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%t_load = load i64 %t" [kernel_MHSA.cpp:197]   --->   Operation 126 'load' 't_load' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i7 %i_load" [kernel_MHSA.cpp:197]   --->   Operation 127 'trunc' 'trunc_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_load, i32 6" [kernel_MHSA.cpp:203]   --->   Operation 128 'bitselect' 'tmp' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.32ns)   --->   "%select_ln203 = select i1 %tmp, i6 0, i6 %trunc_ln197" [kernel_MHSA.cpp:203]   --->   Operation 129 'select' 'select_ln203' <Predicate = (!icmp_ln197)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (1.01ns)   --->   "%add_ln197_1 = add i64 %t_load, i64 1" [kernel_MHSA.cpp:197]   --->   Operation 130 'add' 'add_ln197_1' <Predicate = (!icmp_ln197)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.42ns)   --->   "%select_ln197 = select i1 %tmp, i64 %add_ln197_1, i64 %t_load" [kernel_MHSA.cpp:197]   --->   Operation 131 'select' 'select_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%empty = trunc i64 %select_ln197" [kernel_MHSA.cpp:197]   --->   Operation 132 'trunc' 'empty' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %empty, i7 0" [kernel_MHSA.cpp:197]   --->   Operation 133 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%empty_169 = trunc i64 %select_ln197" [kernel_MHSA.cpp:197]   --->   Operation 134 'trunc' 'empty_169' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i11.i5, i11 %empty_169, i5 0" [kernel_MHSA.cpp:197]   --->   Operation 135 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_udiv27122716 = sub i16 %p_shl, i16 %p_shl1" [kernel_MHSA.cpp:197]   --->   Operation 136 'sub' 'p_udiv27122716' <Predicate = (!icmp_ln197)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 137 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%p_udiv2714 = add i16 %p_udiv27122716, i16 %zext_ln197_cast" [kernel_MHSA.cpp:197]   --->   Operation 137 'add' 'p_udiv2714' <Predicate = (!icmp_ln197)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i6 %select_ln203" [kernel_MHSA.cpp:203]   --->   Operation 138 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %select_ln203, i32 3, i32 5" [kernel_MHSA.cpp:206]   --->   Operation 139 'partselect' 'lshr_ln' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_s = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_udiv2714, i32 3, i32 15" [kernel_MHSA.cpp:206]   --->   Operation 140 'partselect' 'tmp_s' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [kernel_MHSA.cpp:206]   --->   Operation 141 'specregionbegin' 'rbegin1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.54ns)   --->   "%switch_ln208 = switch i6 %select_ln203, void %arrayidx215.1.case.63, i6 0, void %arrayidx215.1.case.1, i6 2, void %arrayidx215.1.case.3, i6 4, void %arrayidx215.1.case.5, i6 6, void %arrayidx215.1.case.7, i6 8, void %arrayidx215.1.case.9, i6 10, void %arrayidx215.1.case.11, i6 12, void %arrayidx215.1.case.13, i6 14, void %arrayidx215.1.case.15, i6 16, void %arrayidx215.1.case.17, i6 18, void %arrayidx215.1.case.19, i6 20, void %arrayidx215.1.case.21, i6 22, void %arrayidx215.1.case.23, i6 24, void %arrayidx215.1.case.25, i6 26, void %arrayidx215.1.case.27, i6 28, void %arrayidx215.1.case.29, i6 30, void %arrayidx215.1.case.31, i6 32, void %arrayidx215.1.case.33, i6 34, void %arrayidx215.1.case.35, i6 36, void %arrayidx215.1.case.37, i6 38, void %arrayidx215.1.case.39, i6 40, void %arrayidx215.1.case.41, i6 42, void %arrayidx215.1.case.43, i6 44, void %arrayidx215.1.case.45, i6 46, void %arrayidx215.1.case.47, i6 48, void %arrayidx215.1.case.49, i6 50, void %arrayidx215.1.case.51, i6 52, void %arrayidx215.1.case.53, i6 54, void %arrayidx215.1.case.55, i6 56, void %arrayidx215.1.case.57, i6 58, void %arrayidx215.1.case.59, i6 60, void %arrayidx215.1.case.61" [kernel_MHSA.cpp:208]   --->   Operation 142 'switch' 'switch_ln208' <Predicate = (!icmp_ln197)> <Delay = 0.54>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 143 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 60)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 144 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 58)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 145 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 56)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 146 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 54)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 147 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 52)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 148 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 50)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 149 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 48)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 150 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 46)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 151 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 44)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 152 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 42)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 153 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 40)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 154 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 38)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 155 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 36)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 156 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 34)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 157 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 32)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 158 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 30)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 159 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 28)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 160 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 26)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 161 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 24)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 162 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 22)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 163 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 20)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 164 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 18)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 165 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 16)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 166 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 14)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 167 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 12)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 168 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 10)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 169 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 8)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 170 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 6)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 171 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 4)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 172 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 2)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 173 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 == 0)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln208 = br void %fpga_resource_hint.for.inc217.0_end" [kernel_MHSA.cpp:208]   --->   Operation 174 'br' 'br_ln208' <Predicate = (!icmp_ln197 & select_ln203 != 0 & select_ln203 != 2 & select_ln203 != 4 & select_ln203 != 6 & select_ln203 != 8 & select_ln203 != 10 & select_ln203 != 12 & select_ln203 != 14 & select_ln203 != 16 & select_ln203 != 18 & select_ln203 != 20 & select_ln203 != 22 & select_ln203 != 24 & select_ln203 != 26 & select_ln203 != 28 & select_ln203 != 30 & select_ln203 != 32 & select_ln203 != 34 & select_ln203 != 36 & select_ln203 != 38 & select_ln203 != 40 & select_ln203 != 42 & select_ln203 != 44 & select_ln203 != 46 & select_ln203 != 48 & select_ln203 != 50 & select_ln203 != 52 & select_ln203 != 54 & select_ln203 != 56 & select_ln203 != 58 & select_ln203 != 60)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.96>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i6 %select_ln203" [kernel_MHSA.cpp:197]   --->   Operation 175 'zext' 'zext_ln197_1' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%att_addr = getelementptr i32 %att, i64 0, i64 %select_ln197" [kernel_MHSA.cpp:200]   --->   Operation 176 'getelementptr' 'att_addr' <Predicate = (!icmp_ln197 & h_3_read == 0)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%att_1_addr = getelementptr i32 %att_1, i64 0, i64 %select_ln197" [kernel_MHSA.cpp:200]   --->   Operation 177 'getelementptr' 'att_1_addr' <Predicate = (!icmp_ln197 & h_3_read == 1)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%att_2_addr = getelementptr i32 %att_2, i64 0, i64 %select_ln197" [kernel_MHSA.cpp:200]   --->   Operation 178 'getelementptr' 'att_2_addr' <Predicate = (!icmp_ln197 & h_3_read == 2)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%att_3_addr = getelementptr i32 %att_3, i64 0, i64 %select_ln197" [kernel_MHSA.cpp:200]   --->   Operation 179 'getelementptr' 'att_3_addr' <Predicate = (!icmp_ln197 & h_3_read == 3)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%att_4_addr = getelementptr i32 %att_4, i64 0, i64 %select_ln197" [kernel_MHSA.cpp:200]   --->   Operation 180 'getelementptr' 'att_4_addr' <Predicate = (!icmp_ln197 & h_3_read == 4)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%att_5_addr = getelementptr i32 %att_5, i64 0, i64 %select_ln197" [kernel_MHSA.cpp:200]   --->   Operation 181 'getelementptr' 'att_5_addr' <Predicate = (!icmp_ln197 & h_3_read == 5)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%att_6_addr = getelementptr i32 %att_6, i64 0, i64 %select_ln197" [kernel_MHSA.cpp:200]   --->   Operation 182 'getelementptr' 'att_6_addr' <Predicate = (!icmp_ln197 & h_3_read == 6)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%att_7_addr = getelementptr i32 %att_7, i64 0, i64 %select_ln197" [kernel_MHSA.cpp:200]   --->   Operation 183 'getelementptr' 'att_7_addr' <Predicate = (!icmp_ln197 & h_3_read == 7)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%att_8_addr = getelementptr i32 %att_8, i64 0, i64 %select_ln197" [kernel_MHSA.cpp:200]   --->   Operation 184 'getelementptr' 'att_8_addr' <Predicate = (!icmp_ln197 & h_3_read == 8)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%att_9_addr = getelementptr i32 %att_9, i64 0, i64 %select_ln197" [kernel_MHSA.cpp:200]   --->   Operation 185 'getelementptr' 'att_9_addr' <Predicate = (!icmp_ln197 & h_3_read == 9)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%att_10_addr = getelementptr i32 %att_10, i64 0, i64 %select_ln197" [kernel_MHSA.cpp:200]   --->   Operation 186 'getelementptr' 'att_10_addr' <Predicate = (!icmp_ln197 & h_3_read == 10)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%att_11_addr = getelementptr i32 %att_11, i64 0, i64 %select_ln197" [kernel_MHSA.cpp:200]   --->   Operation 187 'getelementptr' 'att_11_addr' <Predicate = (!icmp_ln197 & h_3_read == 11)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_att_load = muxlogic i9 %att_addr"   --->   Operation 188 'muxlogic' 'muxLogicRAMAddr_to_att_load' <Predicate = (!icmp_ln197 & h_3_read == 0)> <Delay = 0.43>
ST_3 : Operation 189 [2/2] (0.66ns) (share mux size 5)   --->   "%att_load = load i9 %att_addr" [kernel_MHSA.cpp:200]   --->   Operation 189 'load' 'att_load' <Predicate = (!icmp_ln197 & h_3_read == 0)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 190 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_att_1_load = muxlogic i9 %att_1_addr"   --->   Operation 190 'muxlogic' 'muxLogicRAMAddr_to_att_1_load' <Predicate = (!icmp_ln197 & h_3_read == 1)> <Delay = 0.43>
ST_3 : Operation 191 [2/2] (0.66ns) (share mux size 5)   --->   "%att_1_load = load i9 %att_1_addr" [kernel_MHSA.cpp:200]   --->   Operation 191 'load' 'att_1_load' <Predicate = (!icmp_ln197 & h_3_read == 1)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 192 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_att_2_load = muxlogic i9 %att_2_addr"   --->   Operation 192 'muxlogic' 'muxLogicRAMAddr_to_att_2_load' <Predicate = (!icmp_ln197 & h_3_read == 2)> <Delay = 0.43>
ST_3 : Operation 193 [2/2] (0.66ns) (share mux size 5)   --->   "%att_2_load = load i9 %att_2_addr" [kernel_MHSA.cpp:200]   --->   Operation 193 'load' 'att_2_load' <Predicate = (!icmp_ln197 & h_3_read == 2)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 194 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_att_3_load = muxlogic i9 %att_3_addr"   --->   Operation 194 'muxlogic' 'muxLogicRAMAddr_to_att_3_load' <Predicate = (!icmp_ln197 & h_3_read == 3)> <Delay = 0.43>
ST_3 : Operation 195 [2/2] (0.66ns) (share mux size 5)   --->   "%att_3_load = load i9 %att_3_addr" [kernel_MHSA.cpp:200]   --->   Operation 195 'load' 'att_3_load' <Predicate = (!icmp_ln197 & h_3_read == 3)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 196 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_att_4_load = muxlogic i9 %att_4_addr"   --->   Operation 196 'muxlogic' 'muxLogicRAMAddr_to_att_4_load' <Predicate = (!icmp_ln197 & h_3_read == 4)> <Delay = 0.43>
ST_3 : Operation 197 [2/2] (0.66ns) (share mux size 5)   --->   "%att_4_load = load i9 %att_4_addr" [kernel_MHSA.cpp:200]   --->   Operation 197 'load' 'att_4_load' <Predicate = (!icmp_ln197 & h_3_read == 4)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 198 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_att_5_load = muxlogic i9 %att_5_addr"   --->   Operation 198 'muxlogic' 'muxLogicRAMAddr_to_att_5_load' <Predicate = (!icmp_ln197 & h_3_read == 5)> <Delay = 0.43>
ST_3 : Operation 199 [2/2] (0.66ns) (share mux size 5)   --->   "%att_5_load = load i9 %att_5_addr" [kernel_MHSA.cpp:200]   --->   Operation 199 'load' 'att_5_load' <Predicate = (!icmp_ln197 & h_3_read == 5)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 200 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_att_6_load = muxlogic i9 %att_6_addr"   --->   Operation 200 'muxlogic' 'muxLogicRAMAddr_to_att_6_load' <Predicate = (!icmp_ln197 & h_3_read == 6)> <Delay = 0.43>
ST_3 : Operation 201 [2/2] (0.66ns) (share mux size 5)   --->   "%att_6_load = load i9 %att_6_addr" [kernel_MHSA.cpp:200]   --->   Operation 201 'load' 'att_6_load' <Predicate = (!icmp_ln197 & h_3_read == 6)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 202 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_att_7_load = muxlogic i9 %att_7_addr"   --->   Operation 202 'muxlogic' 'muxLogicRAMAddr_to_att_7_load' <Predicate = (!icmp_ln197 & h_3_read == 7)> <Delay = 0.43>
ST_3 : Operation 203 [2/2] (0.66ns) (share mux size 5)   --->   "%att_7_load = load i9 %att_7_addr" [kernel_MHSA.cpp:200]   --->   Operation 203 'load' 'att_7_load' <Predicate = (!icmp_ln197 & h_3_read == 7)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 204 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_att_8_load = muxlogic i9 %att_8_addr"   --->   Operation 204 'muxlogic' 'muxLogicRAMAddr_to_att_8_load' <Predicate = (!icmp_ln197 & h_3_read == 8)> <Delay = 0.43>
ST_3 : Operation 205 [2/2] (0.66ns) (share mux size 5)   --->   "%att_8_load = load i9 %att_8_addr" [kernel_MHSA.cpp:200]   --->   Operation 205 'load' 'att_8_load' <Predicate = (!icmp_ln197 & h_3_read == 8)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 206 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_att_9_load = muxlogic i9 %att_9_addr"   --->   Operation 206 'muxlogic' 'muxLogicRAMAddr_to_att_9_load' <Predicate = (!icmp_ln197 & h_3_read == 9)> <Delay = 0.43>
ST_3 : Operation 207 [2/2] (0.66ns) (share mux size 5)   --->   "%att_9_load = load i9 %att_9_addr" [kernel_MHSA.cpp:200]   --->   Operation 207 'load' 'att_9_load' <Predicate = (!icmp_ln197 & h_3_read == 9)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 208 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_att_10_load = muxlogic i9 %att_10_addr"   --->   Operation 208 'muxlogic' 'muxLogicRAMAddr_to_att_10_load' <Predicate = (!icmp_ln197 & h_3_read == 10)> <Delay = 0.43>
ST_3 : Operation 209 [2/2] (0.66ns) (share mux size 5)   --->   "%att_10_load = load i9 %att_10_addr" [kernel_MHSA.cpp:200]   --->   Operation 209 'load' 'att_10_load' <Predicate = (!icmp_ln197 & h_3_read == 10)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 210 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_att_11_load = muxlogic i9 %att_11_addr"   --->   Operation 210 'muxlogic' 'muxLogicRAMAddr_to_att_11_load' <Predicate = (!icmp_ln197 & h_3_read == 11)> <Delay = 0.43>
ST_3 : Operation 211 [2/2] (0.66ns) (share mux size 5)   --->   "%att_11_load = load i9 %att_11_addr" [kernel_MHSA.cpp:200]   --->   Operation 211 'load' 'att_11_load' <Predicate = (!icmp_ln197 & h_3_read == 11)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %tmp_s, i3 %lshr_ln" [kernel_MHSA.cpp:206]   --->   Operation 212 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i16 %or_ln" [kernel_MHSA.cpp:206]   --->   Operation 213 'zext' 'zext_ln206' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 214 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_addr' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 215 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_addr' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 216 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_addr' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 4)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 217 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_addr' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 6)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 218 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 1)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 219 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 1)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 220 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 1)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 221 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 1)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 222 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 2)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 223 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 2)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 224 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 2)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 225 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 2)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 226 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 3)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 227 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 3)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 228 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 3)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 229 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 3)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 230 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 4)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 231 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 4)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 232 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 4)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 233 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 4)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 234 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 5)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 235 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 5)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 236 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 5)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 237 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 5)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 238 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 6)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 239 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 6)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 240 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 6)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 241 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 6)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 242 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 7)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 243 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 7)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 244 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 7)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 245 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 7)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 246 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 8)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 247 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 8)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 248 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 8)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 249 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 8)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 250 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 9)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 251 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 9)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 252 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 9)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 253 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 9)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 254 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 10)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 255 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 10)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 256 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 10)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 257 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 10)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 258 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 11)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 259 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 11)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 260 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 11)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 261 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 11)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_addr"   --->   Operation 262 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 0)> <Delay = 0.43>
ST_3 : Operation 263 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 263 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 0)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 264 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_addr"   --->   Operation 264 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 2)> <Delay = 0.43>
ST_3 : Operation 265 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 265 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 2)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 266 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_addr"   --->   Operation 266 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 4)> <Delay = 0.43>
ST_3 : Operation 267 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 267 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 4)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 268 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_addr"   --->   Operation 268 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 6)> <Delay = 0.43>
ST_3 : Operation 269 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 269 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 6)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 270 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_addr"   --->   Operation 270 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 1)> <Delay = 0.43>
ST_3 : Operation 271 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 271 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 1)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 272 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_addr"   --->   Operation 272 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 1)> <Delay = 0.43>
ST_3 : Operation 273 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 273 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 1)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 274 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_addr"   --->   Operation 274 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 1)> <Delay = 0.43>
ST_3 : Operation 275 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 275 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 1)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 276 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_addr"   --->   Operation 276 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 1)> <Delay = 0.43>
ST_3 : Operation 277 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 277 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 1)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 278 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_addr"   --->   Operation 278 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 2)> <Delay = 0.43>
ST_3 : Operation 279 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 279 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 2)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 280 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_addr"   --->   Operation 280 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 2)> <Delay = 0.43>
ST_3 : Operation 281 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 281 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 2)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 282 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_addr"   --->   Operation 282 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 2)> <Delay = 0.43>
ST_3 : Operation 283 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 283 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 2)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 284 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_addr"   --->   Operation 284 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 2)> <Delay = 0.43>
ST_3 : Operation 285 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 285 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 2)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 286 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_addr"   --->   Operation 286 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 3)> <Delay = 0.43>
ST_3 : Operation 287 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 287 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 3)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 288 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_addr"   --->   Operation 288 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 3)> <Delay = 0.43>
ST_3 : Operation 289 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 289 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 3)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 290 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_addr"   --->   Operation 290 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 3)> <Delay = 0.43>
ST_3 : Operation 291 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 291 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 3)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 292 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_addr"   --->   Operation 292 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 3)> <Delay = 0.43>
ST_3 : Operation 293 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 293 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 3)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 294 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_addr"   --->   Operation 294 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 4)> <Delay = 0.43>
ST_3 : Operation 295 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 295 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 4)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 296 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_addr"   --->   Operation 296 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 4)> <Delay = 0.43>
ST_3 : Operation 297 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 297 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 4)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 298 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_addr"   --->   Operation 298 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 4)> <Delay = 0.43>
ST_3 : Operation 299 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 299 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 4)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 300 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_addr"   --->   Operation 300 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 4)> <Delay = 0.43>
ST_3 : Operation 301 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 301 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 4)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 302 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_addr"   --->   Operation 302 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 5)> <Delay = 0.43>
ST_3 : Operation 303 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 303 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 5)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 304 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_addr"   --->   Operation 304 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 5)> <Delay = 0.43>
ST_3 : Operation 305 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 305 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 5)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 306 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_addr"   --->   Operation 306 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 5)> <Delay = 0.43>
ST_3 : Operation 307 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 307 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 5)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 308 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_addr"   --->   Operation 308 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 5)> <Delay = 0.43>
ST_3 : Operation 309 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 309 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 5)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 310 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_addr"   --->   Operation 310 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 6)> <Delay = 0.43>
ST_3 : Operation 311 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 311 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 6)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 312 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_addr"   --->   Operation 312 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 6)> <Delay = 0.43>
ST_3 : Operation 313 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 313 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 6)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 314 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_addr"   --->   Operation 314 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 6)> <Delay = 0.43>
ST_3 : Operation 315 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 315 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 6)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 316 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_addr"   --->   Operation 316 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 6)> <Delay = 0.43>
ST_3 : Operation 317 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 317 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 6)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 318 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_addr"   --->   Operation 318 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 7)> <Delay = 0.43>
ST_3 : Operation 319 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 319 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 7)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 320 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_addr"   --->   Operation 320 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 7)> <Delay = 0.43>
ST_3 : Operation 321 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 321 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 7)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 322 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_addr"   --->   Operation 322 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 7)> <Delay = 0.43>
ST_3 : Operation 323 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 323 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 7)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 324 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_addr"   --->   Operation 324 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 7)> <Delay = 0.43>
ST_3 : Operation 325 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 325 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 7)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 326 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_addr"   --->   Operation 326 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 8)> <Delay = 0.43>
ST_3 : Operation 327 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 327 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 8)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 328 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_addr"   --->   Operation 328 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 8)> <Delay = 0.43>
ST_3 : Operation 329 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 329 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 8)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 330 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_addr"   --->   Operation 330 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 8)> <Delay = 0.43>
ST_3 : Operation 331 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 331 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 8)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 332 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_addr"   --->   Operation 332 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 8)> <Delay = 0.43>
ST_3 : Operation 333 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 333 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 8)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 334 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_addr"   --->   Operation 334 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 9)> <Delay = 0.43>
ST_3 : Operation 335 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 335 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 9)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 336 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_addr"   --->   Operation 336 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 9)> <Delay = 0.43>
ST_3 : Operation 337 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 337 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 9)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 338 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_addr"   --->   Operation 338 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 9)> <Delay = 0.43>
ST_3 : Operation 339 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 339 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 9)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 340 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_addr"   --->   Operation 340 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 9)> <Delay = 0.43>
ST_3 : Operation 341 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 341 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 9)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 342 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_addr"   --->   Operation 342 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 10)> <Delay = 0.43>
ST_3 : Operation 343 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 343 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 10)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 344 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_addr"   --->   Operation 344 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 10)> <Delay = 0.43>
ST_3 : Operation 345 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 345 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 10)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 346 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_addr"   --->   Operation 346 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 10)> <Delay = 0.43>
ST_3 : Operation 347 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 347 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 10)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 348 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_addr"   --->   Operation 348 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 10)> <Delay = 0.43>
ST_3 : Operation 349 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 349 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 10)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 350 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_addr"   --->   Operation 350 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 11)> <Delay = 0.43>
ST_3 : Operation 351 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 351 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 11)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 352 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2_addr"   --->   Operation 352 'muxlogic' 'muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 11)> <Delay = 0.43>
ST_3 : Operation 353 [2/2] (1.53ns) (share mux size 3)   --->   "%kernel_mhsa_float_int_float_value_cache = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 353 'load' 'kernel_mhsa_float_int_float_value_cache' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 11)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 354 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_170 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4_addr"   --->   Operation 354 'muxlogic' 'muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_170' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 11)> <Delay = 0.43>
ST_3 : Operation 355 [2/2] (1.53ns) (share mux size 3)   --->   "%kernel_mhsa_float_int_float_value_cache_170 = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 355 'load' 'kernel_mhsa_float_int_float_value_cache_170' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 11)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 356 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_addr"   --->   Operation 356 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 11)> <Delay = 0.43>
ST_3 : Operation 357 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 357 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 11)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 358 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_addr' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 0)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 359 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_addr' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 2)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 360 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_addr' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 4)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 361 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_addr' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 6)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 362 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 1)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 363 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 1)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 364 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 1)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 365 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 1)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 366 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 2)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 367 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 2)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 368 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 2)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 369 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 2)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 370 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 3)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 371 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 3)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 372 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 3)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 373 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 3)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 374 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 4)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 375 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 4)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 376 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 4)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 377 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 4)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 378 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 5)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 379 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 5)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 380 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 5)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 381 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 5)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 382 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 6)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 383 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 6)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 384 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 6)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 385 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 6)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 386 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 7)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 387 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 7)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 388 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 7)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 389 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 7)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 390 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 8)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 391 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 8)> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 392 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 8)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 393 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 8)> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 394 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 9)> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 395 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 9)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 396 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 9)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 397 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 9)> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 398 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 10)> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 399 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 10)> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 400 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 10)> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 401 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 10)> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 402 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 11)> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 403 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 11)> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%kernel_mhsa_float_int_float_value_cache_171 = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_5, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 404 'getelementptr' 'kernel_mhsa_float_int_float_value_cache_171' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 11)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_addr = getelementptr i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7, i64 0, i64 %zext_ln206" [kernel_MHSA.cpp:206]   --->   Operation 405 'getelementptr' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_addr' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 11)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_addr"   --->   Operation 406 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 0)> <Delay = 0.43>
ST_3 : Operation 407 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 407 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 0)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 408 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_addr"   --->   Operation 408 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 2)> <Delay = 0.43>
ST_3 : Operation 409 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 409 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 2)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 410 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_addr"   --->   Operation 410 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 4)> <Delay = 0.43>
ST_3 : Operation 411 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 411 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 4)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 412 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_addr"   --->   Operation 412 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 6)> <Delay = 0.43>
ST_3 : Operation 413 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 413 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_load' <Predicate = (!icmp_ln197 & l_1_read == 0 & trunc_ln203 == 6)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 414 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_addr"   --->   Operation 414 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 1)> <Delay = 0.43>
ST_3 : Operation 415 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 415 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 1)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 416 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_addr"   --->   Operation 416 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 1)> <Delay = 0.43>
ST_3 : Operation 417 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 417 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 1)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 418 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_addr"   --->   Operation 418 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 1)> <Delay = 0.43>
ST_3 : Operation 419 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 419 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 1)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 420 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_addr"   --->   Operation 420 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 1)> <Delay = 0.43>
ST_3 : Operation 421 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 421 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 1)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 422 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_addr"   --->   Operation 422 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 2)> <Delay = 0.43>
ST_3 : Operation 423 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 423 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 2)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 424 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_addr"   --->   Operation 424 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 2)> <Delay = 0.43>
ST_3 : Operation 425 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 425 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 2)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 426 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_addr"   --->   Operation 426 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 2)> <Delay = 0.43>
ST_3 : Operation 427 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 427 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 2)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 428 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_addr"   --->   Operation 428 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 2)> <Delay = 0.43>
ST_3 : Operation 429 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 429 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 2)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 430 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_addr"   --->   Operation 430 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 3)> <Delay = 0.43>
ST_3 : Operation 431 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 431 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 3)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 432 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_addr"   --->   Operation 432 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 3)> <Delay = 0.43>
ST_3 : Operation 433 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 433 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 3)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 434 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_addr"   --->   Operation 434 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 3)> <Delay = 0.43>
ST_3 : Operation 435 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 435 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 3)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 436 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_addr"   --->   Operation 436 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 3)> <Delay = 0.43>
ST_3 : Operation 437 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 437 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 3)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 438 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_addr"   --->   Operation 438 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 4)> <Delay = 0.43>
ST_3 : Operation 439 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 439 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 4)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 440 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_addr"   --->   Operation 440 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 4)> <Delay = 0.43>
ST_3 : Operation 441 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 441 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 4)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 442 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_addr"   --->   Operation 442 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 4)> <Delay = 0.43>
ST_3 : Operation 443 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 443 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 4)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 444 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_addr"   --->   Operation 444 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 4)> <Delay = 0.43>
ST_3 : Operation 445 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 445 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 4)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 446 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_addr"   --->   Operation 446 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 5)> <Delay = 0.43>
ST_3 : Operation 447 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 447 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 5)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 448 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_addr"   --->   Operation 448 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 5)> <Delay = 0.43>
ST_3 : Operation 449 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 449 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 5)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 450 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_addr"   --->   Operation 450 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 5)> <Delay = 0.43>
ST_3 : Operation 451 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 451 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 5)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 452 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_addr"   --->   Operation 452 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 5)> <Delay = 0.43>
ST_3 : Operation 453 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 453 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 5)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 454 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_addr"   --->   Operation 454 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 6)> <Delay = 0.43>
ST_3 : Operation 455 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 455 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 6)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 456 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_addr"   --->   Operation 456 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 6)> <Delay = 0.43>
ST_3 : Operation 457 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 457 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 6)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 458 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_addr"   --->   Operation 458 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 6)> <Delay = 0.43>
ST_3 : Operation 459 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 459 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 6)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 460 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_addr"   --->   Operation 460 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 6)> <Delay = 0.43>
ST_3 : Operation 461 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 461 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 6)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 462 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_addr"   --->   Operation 462 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 7)> <Delay = 0.43>
ST_3 : Operation 463 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 463 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 7)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 464 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_addr"   --->   Operation 464 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 7)> <Delay = 0.43>
ST_3 : Operation 465 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 465 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 7)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 466 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_addr"   --->   Operation 466 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 7)> <Delay = 0.43>
ST_3 : Operation 467 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 467 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 7)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 468 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_addr"   --->   Operation 468 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 7)> <Delay = 0.43>
ST_3 : Operation 469 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 469 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 7)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 470 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_addr"   --->   Operation 470 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 8)> <Delay = 0.43>
ST_3 : Operation 471 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 471 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 8)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 472 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_addr"   --->   Operation 472 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 8)> <Delay = 0.43>
ST_3 : Operation 473 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 473 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 8)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 474 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_addr"   --->   Operation 474 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 8)> <Delay = 0.43>
ST_3 : Operation 475 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 475 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 8)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 476 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_addr"   --->   Operation 476 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 8)> <Delay = 0.43>
ST_3 : Operation 477 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 477 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 8)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 478 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_addr"   --->   Operation 478 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 9)> <Delay = 0.43>
ST_3 : Operation 479 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 479 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 9)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 480 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_addr"   --->   Operation 480 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 9)> <Delay = 0.43>
ST_3 : Operation 481 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 481 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 9)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 482 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_addr"   --->   Operation 482 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 9)> <Delay = 0.43>
ST_3 : Operation 483 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 483 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 9)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 484 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_addr"   --->   Operation 484 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 9)> <Delay = 0.43>
ST_3 : Operation 485 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 485 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 9)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 486 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_addr"   --->   Operation 486 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 10)> <Delay = 0.43>
ST_3 : Operation 487 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 487 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 10)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 488 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_addr"   --->   Operation 488 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 10)> <Delay = 0.43>
ST_3 : Operation 489 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 489 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 10)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 490 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_addr"   --->   Operation 490 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 10)> <Delay = 0.43>
ST_3 : Operation 491 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 491 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 10)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 492 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_addr"   --->   Operation 492 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 10)> <Delay = 0.43>
ST_3 : Operation 493 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 493 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 10)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 494 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_172 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1_addr"   --->   Operation 494 'muxlogic' 'muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_172' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 11)> <Delay = 0.43>
ST_3 : Operation 495 [2/2] (1.53ns) (share mux size 3)   --->   "%kernel_mhsa_float_int_float_value_cache_172 = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 495 'load' 'kernel_mhsa_float_int_float_value_cache_172' <Predicate = (!icmp_ln197 & trunc_ln203 == 0 & l_1_read == 11)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 496 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_173 = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3_addr"   --->   Operation 496 'muxlogic' 'muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_173' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 11)> <Delay = 0.43>
ST_3 : Operation 497 [2/2] (1.53ns) (share mux size 3)   --->   "%kernel_mhsa_float_int_float_value_cache_173 = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 497 'load' 'kernel_mhsa_float_int_float_value_cache_173' <Predicate = (!icmp_ln197 & trunc_ln203 == 2 & l_1_read == 11)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 498 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_174 = muxlogic i16 %kernel_mhsa_float_int_float_value_cache_171"   --->   Operation 498 'muxlogic' 'muxLogicRAMAddr_to_kernel_mhsa_float_int_float_value_cache_174' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 11)> <Delay = 0.43>
ST_3 : Operation 499 [2/2] (1.53ns) (share mux size 3)   --->   "%kernel_mhsa_float_int_float_value_cache_174 = load i16 %kernel_mhsa_float_int_float_value_cache_171" [kernel_MHSA.cpp:206]   --->   Operation 499 'load' 'kernel_mhsa_float_int_float_value_cache_174' <Predicate = (!icmp_ln197 & trunc_ln203 == 4 & l_1_read == 11)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 500 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_load = muxlogic i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_addr"   --->   Operation 500 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 11)> <Delay = 0.43>
ST_3 : Operation 501 [2/2] (1.53ns) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 501 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_load' <Predicate = (!icmp_ln197 & trunc_ln203 == 6 & l_1_read == 11)> <Delay = 1.53> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%rend443 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin1" [kernel_MHSA.cpp:208]   --->   Operation 502 'specregionend' 'rend443' <Predicate = (!icmp_ln197)> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (0.66ns)   --->   "%add_ln203 = add i7 %zext_ln197_1, i7 2" [kernel_MHSA.cpp:203]   --->   Operation 503 'add' 'add_ln203' <Predicate = (!icmp_ln197)> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 504 [1/1] (0.46ns)   --->   "%store_ln197 = store i69 %add_ln197, i69 %indvar_flatten6" [kernel_MHSA.cpp:197]   --->   Operation 504 'store' 'store_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.46>
ST_3 : Operation 505 [1/1] (0.46ns)   --->   "%store_ln197 = store i64 %select_ln197, i64 %t" [kernel_MHSA.cpp:197]   --->   Operation 505 'store' 'store_ln197' <Predicate = (!icmp_ln197)> <Delay = 0.46>
ST_3 : Operation 506 [1/1] (0.36ns)   --->   "%store_ln203 = store i7 %add_ln203, i7 %i" [kernel_MHSA.cpp:203]   --->   Operation 506 'store' 'store_ln203' <Predicate = (!icmp_ln197)> <Delay = 0.36>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln203 = br void %for.inc217" [kernel_MHSA.cpp:203]   --->   Operation 507 'br' 'br_ln203' <Predicate = (!icmp_ln197)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.51>
ST_4 : Operation 508 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%att_load = load i9 %att_addr" [kernel_MHSA.cpp:200]   --->   Operation 508 'load' 'att_load' <Predicate = (h_3_read == 0)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 509 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%att_1_load = load i9 %att_1_addr" [kernel_MHSA.cpp:200]   --->   Operation 509 'load' 'att_1_load' <Predicate = (h_3_read == 1)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 510 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%att_2_load = load i9 %att_2_addr" [kernel_MHSA.cpp:200]   --->   Operation 510 'load' 'att_2_load' <Predicate = (h_3_read == 2)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 511 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%att_3_load = load i9 %att_3_addr" [kernel_MHSA.cpp:200]   --->   Operation 511 'load' 'att_3_load' <Predicate = (h_3_read == 3)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 512 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%att_4_load = load i9 %att_4_addr" [kernel_MHSA.cpp:200]   --->   Operation 512 'load' 'att_4_load' <Predicate = (h_3_read == 4)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 513 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%att_5_load = load i9 %att_5_addr" [kernel_MHSA.cpp:200]   --->   Operation 513 'load' 'att_5_load' <Predicate = (h_3_read == 5)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 514 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%att_6_load = load i9 %att_6_addr" [kernel_MHSA.cpp:200]   --->   Operation 514 'load' 'att_6_load' <Predicate = (h_3_read == 6)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 515 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%att_7_load = load i9 %att_7_addr" [kernel_MHSA.cpp:200]   --->   Operation 515 'load' 'att_7_load' <Predicate = (h_3_read == 7)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 516 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%att_8_load = load i9 %att_8_addr" [kernel_MHSA.cpp:200]   --->   Operation 516 'load' 'att_8_load' <Predicate = (h_3_read == 8)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 517 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%att_9_load = load i9 %att_9_addr" [kernel_MHSA.cpp:200]   --->   Operation 517 'load' 'att_9_load' <Predicate = (h_3_read == 9)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 518 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%att_10_load = load i9 %att_10_addr" [kernel_MHSA.cpp:200]   --->   Operation 518 'load' 'att_10_load' <Predicate = (h_3_read == 10)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 519 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 5)   --->   "%att_11_load = load i9 %att_11_addr" [kernel_MHSA.cpp:200]   --->   Operation 519 'load' 'att_11_load' <Predicate = (h_3_read == 11)> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 520 [1/1] (0.79ns)   --->   "%att_weight = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %att_load, i4 1, i32 %att_1_load, i4 2, i32 %att_2_load, i4 3, i32 %att_3_load, i4 4, i32 %att_4_load, i4 5, i32 %att_5_load, i4 6, i32 %att_6_load, i4 7, i32 %att_7_load, i4 8, i32 %att_8_load, i4 9, i32 %att_9_load, i4 10, i32 %att_10_load, i4 11, i32 %att_11_load, i32 <undef>, i4 %h_3_read" [kernel_MHSA.cpp:200]   --->   Operation 520 'sparsemux' 'att_weight' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 521 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 521 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load' <Predicate = (l_1_read == 0 & trunc_ln203 == 0)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 522 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 522 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_load' <Predicate = (l_1_read == 0 & trunc_ln203 == 2)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 523 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 523 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_load' <Predicate = (l_1_read == 0 & trunc_ln203 == 4)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 524 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 524 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_load' <Predicate = (l_1_read == 0 & trunc_ln203 == 6)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 525 [1/1] (0.70ns)   --->   "%tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_6_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 525 'sparsemux' 'tmp_7' <Predicate = (l_1_read == 0)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 526 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 526 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 1)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 527 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 527 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 1)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 528 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 528 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 1)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 529 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 529 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 1)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 530 [1/1] (0.70ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_6_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 530 'sparsemux' 'tmp_8' <Predicate = (l_1_read == 1)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 531 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 531 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 2)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 532 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 532 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 2)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 533 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 533 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 2)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 534 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 534 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 2)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 535 [1/1] (0.70ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_6_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 535 'sparsemux' 'tmp_9' <Predicate = (l_1_read == 2)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 536 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 536 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 3)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 537 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 537 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 3)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 538 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 538 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 3)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 539 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 539 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 3)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 540 [1/1] (0.70ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_6_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 540 'sparsemux' 'tmp_1' <Predicate = (l_1_read == 3)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 541 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 541 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 4)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 542 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 542 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 4)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 543 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 543 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 4)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 544 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 544 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 4)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 545 [1/1] (0.70ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_6_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 545 'sparsemux' 'tmp_4' <Predicate = (l_1_read == 4)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 546 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 546 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 5)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 547 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 547 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 5)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 548 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 548 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 5)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 549 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 549 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 5)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 550 [1/1] (0.70ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_6_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 550 'sparsemux' 'tmp_5' <Predicate = (l_1_read == 5)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 551 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 551 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 6)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 552 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 552 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 6)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 553 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 553 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 6)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 554 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 554 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 6)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 555 [1/1] (0.70ns)   --->   "%tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_6_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 555 'sparsemux' 'tmp_6' <Predicate = (l_1_read == 6)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 556 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 556 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 7)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 557 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 557 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 7)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 558 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 558 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 7)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 559 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 559 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 7)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 560 [1/1] (0.70ns)   --->   "%tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_6_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 560 'sparsemux' 'tmp_10' <Predicate = (l_1_read == 7)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 561 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 561 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 8)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 562 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 562 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 8)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 563 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 563 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 8)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 564 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 564 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 8)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 565 [1/1] (0.70ns)   --->   "%tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_6_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 565 'sparsemux' 'tmp_11' <Predicate = (l_1_read == 8)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 566 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 566 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 9)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 567 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 567 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 9)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 568 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 568 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 9)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 569 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 569 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 9)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 570 [1/1] (0.70ns)   --->   "%tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_6_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 570 'sparsemux' 'tmp_12' <Predicate = (l_1_read == 9)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 571 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 571 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 10)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 572 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 572 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 10)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 573 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 573 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 10)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 574 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 574 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 10)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 575 [1/1] (0.70ns)   --->   "%tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_0_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_2_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_4_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_6_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 575 'sparsemux' 'tmp_13' <Predicate = (l_1_read == 10)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 576 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_addr" [kernel_MHSA.cpp:206]   --->   Operation 576 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 11)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 577 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%kernel_mhsa_float_int_float_value_cache = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_2_addr" [kernel_MHSA.cpp:206]   --->   Operation 577 'load' 'kernel_mhsa_float_int_float_value_cache' <Predicate = (trunc_ln203 == 2 & l_1_read == 11)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 578 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%kernel_mhsa_float_int_float_value_cache_170 = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_4_addr" [kernel_MHSA.cpp:206]   --->   Operation 578 'load' 'kernel_mhsa_float_int_float_value_cache_170' <Predicate = (trunc_ln203 == 4 & l_1_read == 11)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 579 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_addr" [kernel_MHSA.cpp:206]   --->   Operation 579 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 11)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 580 [1/1] (0.70ns)   --->   "%tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_0_load, i3 2, i32 %kernel_mhsa_float_int_float_value_cache, i3 4, i32 %kernel_mhsa_float_int_float_value_cache_170, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_6_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 580 'sparsemux' 'tmp_14' <Predicate = (l_1_read == 11)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 581 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 581 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_load' <Predicate = (l_1_read == 0 & trunc_ln203 == 0)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 582 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 582 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_load' <Predicate = (l_1_read == 0 & trunc_ln203 == 2)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 583 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 583 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_load' <Predicate = (l_1_read == 0 & trunc_ln203 == 4)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 584 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 584 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_load' <Predicate = (l_1_read == 0 & trunc_ln203 == 6)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 585 [1/1] (0.70ns)   --->   "%tmp_16 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_0_7_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 585 'sparsemux' 'tmp_16' <Predicate = (l_1_read == 0)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 586 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 586 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 1)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 587 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 587 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 1)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 588 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 588 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 1)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 589 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 589 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 1)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 590 [1/1] (0.70ns)   --->   "%tmp_17 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_1_7_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 590 'sparsemux' 'tmp_17' <Predicate = (l_1_read == 1)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 591 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 591 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 2)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 592 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 592 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 2)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 593 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 593 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 2)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 594 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 594 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 2)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 595 [1/1] (0.70ns)   --->   "%tmp_18 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_2_7_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 595 'sparsemux' 'tmp_18' <Predicate = (l_1_read == 2)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 596 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 596 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 3)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 597 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 597 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 3)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 598 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 598 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 3)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 599 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 599 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 3)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 600 [1/1] (0.70ns)   --->   "%tmp_19 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_3_7_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 600 'sparsemux' 'tmp_19' <Predicate = (l_1_read == 3)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 601 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 601 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 4)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 602 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 602 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 4)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 603 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 603 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 4)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 604 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 604 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 4)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 605 [1/1] (0.70ns)   --->   "%tmp_20 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_4_7_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 605 'sparsemux' 'tmp_20' <Predicate = (l_1_read == 4)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 606 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 606 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 5)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 607 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 607 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 5)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 608 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 608 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 5)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 609 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 609 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 5)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 610 [1/1] (0.70ns)   --->   "%tmp_21 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_5_7_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 610 'sparsemux' 'tmp_21' <Predicate = (l_1_read == 5)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 611 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 611 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 6)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 612 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 612 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 6)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 613 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 613 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 6)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 614 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 614 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 6)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 615 [1/1] (0.70ns)   --->   "%tmp_22 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_6_7_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 615 'sparsemux' 'tmp_22' <Predicate = (l_1_read == 6)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 616 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 616 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 7)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 617 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 617 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 7)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 618 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 618 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 7)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 619 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 619 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 7)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 620 [1/1] (0.70ns)   --->   "%tmp_23 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_7_7_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 620 'sparsemux' 'tmp_23' <Predicate = (l_1_read == 7)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 621 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 621 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 8)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 622 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 622 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 8)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 623 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 623 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 8)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 624 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 624 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 8)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 625 [1/1] (0.70ns)   --->   "%tmp_24 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_8_7_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 625 'sparsemux' 'tmp_24' <Predicate = (l_1_read == 8)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 626 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 626 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 9)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 627 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 627 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 9)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 628 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 628 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 9)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 629 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 629 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 9)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 630 [1/1] (0.70ns)   --->   "%tmp_25 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_9_7_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 630 'sparsemux' 'tmp_25' <Predicate = (l_1_read == 9)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 631 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 631 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_load' <Predicate = (trunc_ln203 == 0 & l_1_read == 10)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 632 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 632 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_load' <Predicate = (trunc_ln203 == 2 & l_1_read == 10)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 633 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_addr" [kernel_MHSA.cpp:206]   --->   Operation 633 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_load' <Predicate = (trunc_ln203 == 4 & l_1_read == 10)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 634 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 634 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 10)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 635 [1/1] (0.70ns)   --->   "%tmp_26 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_1_load, i3 2, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_3_load, i3 4, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_5_load, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_10_7_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 635 'sparsemux' 'tmp_26' <Predicate = (l_1_read == 10)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 636 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%kernel_mhsa_float_int_float_value_cache_172 = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_1_addr" [kernel_MHSA.cpp:206]   --->   Operation 636 'load' 'kernel_mhsa_float_int_float_value_cache_172' <Predicate = (trunc_ln203 == 0 & l_1_read == 11)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 637 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%kernel_mhsa_float_int_float_value_cache_173 = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_3_addr" [kernel_MHSA.cpp:206]   --->   Operation 637 'load' 'kernel_mhsa_float_int_float_value_cache_173' <Predicate = (trunc_ln203 == 2 & l_1_read == 11)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 638 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%kernel_mhsa_float_int_float_value_cache_174 = load i16 %kernel_mhsa_float_int_float_value_cache_171" [kernel_MHSA.cpp:206]   --->   Operation 638 'load' 'kernel_mhsa_float_int_float_value_cache_174' <Predicate = (trunc_ln203 == 4 & l_1_read == 11)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 639 [1/2] ( I:1.80ns O:1.80ns ) (share mux size 3)   --->   "%p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_load = load i16 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_addr" [kernel_MHSA.cpp:206]   --->   Operation 639 'load' 'p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_load' <Predicate = (trunc_ln203 == 6 & l_1_read == 11)> <Delay = 1.80> <CoreInst = "RAM_1P_BRAM">   --->   Core 93 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.80> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 49152> <RAM>
ST_4 : Operation 640 [1/1] (0.70ns)   --->   "%tmp_27 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i3, i3 0, i32 %kernel_mhsa_float_int_float_value_cache_172, i3 2, i32 %kernel_mhsa_float_int_float_value_cache_173, i3 4, i32 %kernel_mhsa_float_int_float_value_cache_174, i3 6, i32 %p_ZZ11kernel_mhsaPfiS_E11value_cache_11_7_load, i32 <undef>, i3 %trunc_ln203" [kernel_MHSA.cpp:206]   --->   Operation 640 'sparsemux' 'tmp_27' <Predicate = (l_1_read == 11)> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.14>
ST_5 : Operation 641 [1/1] (0.79ns)   --->   "%v_val = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %tmp_7, i4 1, i32 %tmp_8, i4 2, i32 %tmp_9, i4 3, i32 %tmp_1, i4 4, i32 %tmp_4, i4 5, i32 %tmp_5, i4 6, i32 %tmp_6, i4 7, i32 %tmp_10, i4 8, i32 %tmp_11, i4 9, i32 %tmp_12, i4 10, i32 %tmp_13, i4 11, i32 %tmp_14, i32 <undef>, i4 %l_1_read" [kernel_MHSA.cpp:206]   --->   Operation 641 'sparsemux' 'v_val' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_5 : Operation 642 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul2 = muxlogic i32 %att_weight"   --->   Operation 642 'muxlogic' 'muxLogicI0_to_mul2' <Predicate = true> <Delay = 1.35>
ST_5 : Operation 643 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul2 = muxlogic i32 %v_val"   --->   Operation 643 'muxlogic' 'muxLogicI1_to_mul2' <Predicate = true> <Delay = 1.35>
ST_5 : Operation 644 [1/1] (0.79ns)   --->   "%v_val_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12float.float.i4, i4 0, i32 %tmp_16, i4 1, i32 %tmp_17, i4 2, i32 %tmp_18, i4 3, i32 %tmp_19, i4 4, i32 %tmp_20, i4 5, i32 %tmp_21, i4 6, i32 %tmp_22, i4 7, i32 %tmp_23, i4 8, i32 %tmp_24, i4 9, i32 %tmp_25, i4 10, i32 %tmp_26, i4 11, i32 %tmp_27, i32 <undef>, i4 %l_1_read" [kernel_MHSA.cpp:206]   --->   Operation 644 'sparsemux' 'v_val_1' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 645 [3/3] (1.75ns) (share mux size 74)   --->   "%mul2 = fmul i32 %att_weight, i32 %v_val" [kernel_MHSA.cpp:208]   --->   Operation 645 'fmul' 'mul2' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 646 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul213_1 = muxlogic i32 %att_weight"   --->   Operation 646 'muxlogic' 'muxLogicI0_to_mul213_1' <Predicate = true> <Delay = 1.35>
ST_6 : Operation 647 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul213_1 = muxlogic i32 %v_val_1"   --->   Operation 647 'muxlogic' 'muxLogicI1_to_mul213_1' <Predicate = true> <Delay = 1.35>

State 7 <SV = 6> <Delay = 2.08>
ST_7 : Operation 648 [2/3] (2.08ns) (share mux size 74)   --->   "%mul2 = fmul i32 %att_weight, i32 %v_val" [kernel_MHSA.cpp:208]   --->   Operation 648 'fmul' 'mul2' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 649 [3/3] (1.75ns) (share mux size 74)   --->   "%mul213_1 = fmul i32 %att_weight, i32 %v_val_1" [kernel_MHSA.cpp:208]   --->   Operation 649 'fmul' 'mul213_1' <Predicate = true> <Delay = 1.75> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.51>
ST_8 : Operation 650 [1/3] (0.09ns) (share mux size 74)   --->   "%mul2 = fmul i32 %att_weight, i32 %v_val" [kernel_MHSA.cpp:208]   --->   Operation 650 'fmul' 'mul2' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 651 [1/1] (0.00ns)   --->   "%specfucore_ln207 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul2, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:207]   --->   Operation 651 'specfucore' 'specfucore_ln207' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 652 [1/1] (0.00ns)   --->   "%local_accum_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum" [kernel_MHSA.cpp:208]   --->   Operation 652 'read' 'local_accum_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 653 [1/1] (0.00ns)   --->   "%local_accum_2_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_2" [kernel_MHSA.cpp:208]   --->   Operation 653 'read' 'local_accum_2_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 654 [1/1] (0.00ns)   --->   "%local_accum_4_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_4" [kernel_MHSA.cpp:208]   --->   Operation 654 'read' 'local_accum_4_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 655 [1/1] (0.00ns)   --->   "%local_accum_6_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_6" [kernel_MHSA.cpp:208]   --->   Operation 655 'read' 'local_accum_6_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 656 [1/1] (0.00ns)   --->   "%local_accum_8_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_8" [kernel_MHSA.cpp:208]   --->   Operation 656 'read' 'local_accum_8_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 657 [1/1] (0.00ns)   --->   "%local_accum_10_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_10" [kernel_MHSA.cpp:208]   --->   Operation 657 'read' 'local_accum_10_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 658 [1/1] (0.00ns)   --->   "%local_accum_12_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_12" [kernel_MHSA.cpp:208]   --->   Operation 658 'read' 'local_accum_12_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 659 [1/1] (0.00ns)   --->   "%local_accum_14_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_14" [kernel_MHSA.cpp:208]   --->   Operation 659 'read' 'local_accum_14_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 660 [1/1] (0.00ns)   --->   "%local_accum_16_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_16" [kernel_MHSA.cpp:208]   --->   Operation 660 'read' 'local_accum_16_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 661 [1/1] (0.00ns)   --->   "%local_accum_18_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_18" [kernel_MHSA.cpp:208]   --->   Operation 661 'read' 'local_accum_18_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 662 [1/1] (0.00ns)   --->   "%local_accum_20_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_20" [kernel_MHSA.cpp:208]   --->   Operation 662 'read' 'local_accum_20_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 663 [1/1] (0.00ns)   --->   "%local_accum_22_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_22" [kernel_MHSA.cpp:208]   --->   Operation 663 'read' 'local_accum_22_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 664 [1/1] (0.00ns)   --->   "%local_accum_24_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_24" [kernel_MHSA.cpp:208]   --->   Operation 664 'read' 'local_accum_24_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 665 [1/1] (0.00ns)   --->   "%local_accum_26_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_26" [kernel_MHSA.cpp:208]   --->   Operation 665 'read' 'local_accum_26_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 666 [1/1] (0.00ns)   --->   "%local_accum_28_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_28" [kernel_MHSA.cpp:208]   --->   Operation 666 'read' 'local_accum_28_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 667 [1/1] (0.00ns)   --->   "%local_accum_30_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_30" [kernel_MHSA.cpp:208]   --->   Operation 667 'read' 'local_accum_30_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 668 [1/1] (0.00ns)   --->   "%local_accum_32_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_32" [kernel_MHSA.cpp:208]   --->   Operation 668 'read' 'local_accum_32_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 669 [1/1] (0.00ns)   --->   "%local_accum_34_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_34" [kernel_MHSA.cpp:208]   --->   Operation 669 'read' 'local_accum_34_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 670 [1/1] (0.00ns)   --->   "%local_accum_36_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_36" [kernel_MHSA.cpp:208]   --->   Operation 670 'read' 'local_accum_36_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 671 [1/1] (0.00ns)   --->   "%local_accum_38_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_38" [kernel_MHSA.cpp:208]   --->   Operation 671 'read' 'local_accum_38_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 672 [1/1] (0.00ns)   --->   "%local_accum_40_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_40" [kernel_MHSA.cpp:208]   --->   Operation 672 'read' 'local_accum_40_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 673 [1/1] (0.00ns)   --->   "%local_accum_42_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_42" [kernel_MHSA.cpp:208]   --->   Operation 673 'read' 'local_accum_42_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 674 [1/1] (0.00ns)   --->   "%local_accum_44_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_44" [kernel_MHSA.cpp:208]   --->   Operation 674 'read' 'local_accum_44_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 675 [1/1] (0.00ns)   --->   "%local_accum_46_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_46" [kernel_MHSA.cpp:208]   --->   Operation 675 'read' 'local_accum_46_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 676 [1/1] (0.00ns)   --->   "%local_accum_48_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_48" [kernel_MHSA.cpp:208]   --->   Operation 676 'read' 'local_accum_48_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 677 [1/1] (0.00ns)   --->   "%local_accum_50_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_50" [kernel_MHSA.cpp:208]   --->   Operation 677 'read' 'local_accum_50_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 678 [1/1] (0.00ns)   --->   "%local_accum_52_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_52" [kernel_MHSA.cpp:208]   --->   Operation 678 'read' 'local_accum_52_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 679 [1/1] (0.00ns)   --->   "%local_accum_54_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_54" [kernel_MHSA.cpp:208]   --->   Operation 679 'read' 'local_accum_54_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 680 [1/1] (0.00ns)   --->   "%local_accum_56_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_56" [kernel_MHSA.cpp:208]   --->   Operation 680 'read' 'local_accum_56_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 681 [1/1] (0.00ns)   --->   "%local_accum_58_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_58" [kernel_MHSA.cpp:208]   --->   Operation 681 'read' 'local_accum_58_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 682 [1/1] (0.00ns)   --->   "%local_accum_60_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_60" [kernel_MHSA.cpp:208]   --->   Operation 682 'read' 'local_accum_60_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 683 [1/1] (0.00ns)   --->   "%local_accum_62_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_62" [kernel_MHSA.cpp:208]   --->   Operation 683 'read' 'local_accum_62_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 684 [1/1] (1.16ns)   --->   "%tmp_15 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i6, i6 0, i32 %local_accum_read, i6 2, i32 %local_accum_2_read, i6 4, i32 %local_accum_4_read, i6 6, i32 %local_accum_6_read, i6 8, i32 %local_accum_8_read, i6 10, i32 %local_accum_10_read, i6 12, i32 %local_accum_12_read, i6 14, i32 %local_accum_14_read, i6 16, i32 %local_accum_16_read, i6 18, i32 %local_accum_18_read, i6 20, i32 %local_accum_20_read, i6 22, i32 %local_accum_22_read, i6 24, i32 %local_accum_24_read, i6 26, i32 %local_accum_26_read, i6 28, i32 %local_accum_28_read, i6 30, i32 %local_accum_30_read, i6 32, i32 %local_accum_32_read, i6 34, i32 %local_accum_34_read, i6 36, i32 %local_accum_36_read, i6 38, i32 %local_accum_38_read, i6 40, i32 %local_accum_40_read, i6 42, i32 %local_accum_42_read, i6 44, i32 %local_accum_44_read, i6 46, i32 %local_accum_46_read, i6 48, i32 %local_accum_48_read, i6 50, i32 %local_accum_50_read, i6 52, i32 %local_accum_52_read, i6 54, i32 %local_accum_54_read, i6 56, i32 %local_accum_56_read, i6 58, i32 %local_accum_58_read, i6 60, i32 %local_accum_60_read, i6 62, i32 %local_accum_62_read, i32 <undef>, i6 %select_ln203" [kernel_MHSA.cpp:208]   --->   Operation 684 'sparsemux' 'tmp_15' <Predicate = true> <Delay = 1.16> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_8 : Operation 685 [1/1] (1.35ns) (share mux size 69)   --->   "%muxLogicI0_to_local_accum_65 = muxlogic i32 %tmp_15"   --->   Operation 685 'muxlogic' 'muxLogicI0_to_local_accum_65' <Predicate = true> <Delay = 1.35>
ST_8 : Operation 686 [1/1] (1.35ns) (share mux size 69)   --->   "%muxLogicI1_to_local_accum_65 = muxlogic i32 %mul2"   --->   Operation 686 'muxlogic' 'muxLogicI1_to_local_accum_65' <Predicate = true> <Delay = 1.35>
ST_8 : Operation 687 [2/3] (2.08ns) (share mux size 74)   --->   "%mul213_1 = fmul i32 %att_weight, i32 %v_val_1" [kernel_MHSA.cpp:208]   --->   Operation 687 'fmul' 'mul213_1' <Predicate = true> <Delay = 2.08> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 796 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 796 'ret' 'ret_ln0' <Predicate = (icmp_ln197)> <Delay = 0.28>

State 9 <SV = 8> <Delay = 2.51>
ST_9 : Operation 688 [1/1] (1.92ns) (share mux size 69)   --->   "%local_accum_65 = fadd i32 %tmp_15, i32 %mul2" [kernel_MHSA.cpp:208]   --->   Operation 688 'fadd' 'local_accum_65' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 689 [1/3] (0.09ns) (share mux size 74)   --->   "%mul213_1 = fmul i32 %att_weight, i32 %v_val_1" [kernel_MHSA.cpp:208]   --->   Operation 689 'fmul' 'mul213_1' <Predicate = true> <Delay = 0.09> <CoreInst = "FMul_maxdsp">   --->   Core 34 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 690 [1/1] (0.00ns)   --->   "%specfucore_ln207 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul213_1, i64 13, i64 13, i64 18446744073709551615" [kernel_MHSA.cpp:207]   --->   Operation 690 'specfucore' 'specfucore_ln207' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 691 [1/1] (0.00ns)   --->   "%local_accum_1_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_1" [kernel_MHSA.cpp:208]   --->   Operation 691 'read' 'local_accum_1_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 692 [1/1] (0.00ns)   --->   "%local_accum_3_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_3" [kernel_MHSA.cpp:208]   --->   Operation 692 'read' 'local_accum_3_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 693 [1/1] (0.00ns)   --->   "%local_accum_5_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_5" [kernel_MHSA.cpp:208]   --->   Operation 693 'read' 'local_accum_5_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 694 [1/1] (0.00ns)   --->   "%local_accum_7_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_7" [kernel_MHSA.cpp:208]   --->   Operation 694 'read' 'local_accum_7_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 695 [1/1] (0.00ns)   --->   "%local_accum_9_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_9" [kernel_MHSA.cpp:208]   --->   Operation 695 'read' 'local_accum_9_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 696 [1/1] (0.00ns)   --->   "%local_accum_11_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_11" [kernel_MHSA.cpp:208]   --->   Operation 696 'read' 'local_accum_11_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 697 [1/1] (0.00ns)   --->   "%local_accum_13_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_13" [kernel_MHSA.cpp:208]   --->   Operation 697 'read' 'local_accum_13_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 698 [1/1] (0.00ns)   --->   "%local_accum_15_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_15" [kernel_MHSA.cpp:208]   --->   Operation 698 'read' 'local_accum_15_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 699 [1/1] (0.00ns)   --->   "%local_accum_17_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_17" [kernel_MHSA.cpp:208]   --->   Operation 699 'read' 'local_accum_17_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 700 [1/1] (0.00ns)   --->   "%local_accum_19_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_19" [kernel_MHSA.cpp:208]   --->   Operation 700 'read' 'local_accum_19_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 701 [1/1] (0.00ns)   --->   "%local_accum_21_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_21" [kernel_MHSA.cpp:208]   --->   Operation 701 'read' 'local_accum_21_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 702 [1/1] (0.00ns)   --->   "%local_accum_23_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_23" [kernel_MHSA.cpp:208]   --->   Operation 702 'read' 'local_accum_23_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 703 [1/1] (0.00ns)   --->   "%local_accum_25_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_25" [kernel_MHSA.cpp:208]   --->   Operation 703 'read' 'local_accum_25_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 704 [1/1] (0.00ns)   --->   "%local_accum_27_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_27" [kernel_MHSA.cpp:208]   --->   Operation 704 'read' 'local_accum_27_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 705 [1/1] (0.00ns)   --->   "%local_accum_29_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_29" [kernel_MHSA.cpp:208]   --->   Operation 705 'read' 'local_accum_29_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 706 [1/1] (0.00ns)   --->   "%local_accum_31_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_31" [kernel_MHSA.cpp:208]   --->   Operation 706 'read' 'local_accum_31_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 707 [1/1] (0.00ns)   --->   "%local_accum_33_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_33" [kernel_MHSA.cpp:208]   --->   Operation 707 'read' 'local_accum_33_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 708 [1/1] (0.00ns)   --->   "%local_accum_35_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_35" [kernel_MHSA.cpp:208]   --->   Operation 708 'read' 'local_accum_35_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 709 [1/1] (0.00ns)   --->   "%local_accum_37_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_37" [kernel_MHSA.cpp:208]   --->   Operation 709 'read' 'local_accum_37_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 710 [1/1] (0.00ns)   --->   "%local_accum_39_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_39" [kernel_MHSA.cpp:208]   --->   Operation 710 'read' 'local_accum_39_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 711 [1/1] (0.00ns)   --->   "%local_accum_41_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_41" [kernel_MHSA.cpp:208]   --->   Operation 711 'read' 'local_accum_41_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 712 [1/1] (0.00ns)   --->   "%local_accum_43_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_43" [kernel_MHSA.cpp:208]   --->   Operation 712 'read' 'local_accum_43_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 713 [1/1] (0.00ns)   --->   "%local_accum_45_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_45" [kernel_MHSA.cpp:208]   --->   Operation 713 'read' 'local_accum_45_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 714 [1/1] (0.00ns)   --->   "%local_accum_47_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_47" [kernel_MHSA.cpp:208]   --->   Operation 714 'read' 'local_accum_47_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 715 [1/1] (0.00ns)   --->   "%local_accum_49_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_49" [kernel_MHSA.cpp:208]   --->   Operation 715 'read' 'local_accum_49_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 716 [1/1] (0.00ns)   --->   "%local_accum_51_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_51" [kernel_MHSA.cpp:208]   --->   Operation 716 'read' 'local_accum_51_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 717 [1/1] (0.00ns)   --->   "%local_accum_53_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_53" [kernel_MHSA.cpp:208]   --->   Operation 717 'read' 'local_accum_53_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 718 [1/1] (0.00ns)   --->   "%local_accum_55_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_55" [kernel_MHSA.cpp:208]   --->   Operation 718 'read' 'local_accum_55_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 719 [1/1] (0.00ns)   --->   "%local_accum_57_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_57" [kernel_MHSA.cpp:208]   --->   Operation 719 'read' 'local_accum_57_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 720 [1/1] (0.00ns)   --->   "%local_accum_59_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_59" [kernel_MHSA.cpp:208]   --->   Operation 720 'read' 'local_accum_59_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 721 [1/1] (0.00ns)   --->   "%local_accum_61_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_61" [kernel_MHSA.cpp:208]   --->   Operation 721 'read' 'local_accum_61_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 722 [1/1] (0.00ns)   --->   "%local_accum_63_read = read i32 @_ssdm_op_Read.ap_auto.floatP0A, i32 %local_accum_63" [kernel_MHSA.cpp:208]   --->   Operation 722 'read' 'local_accum_63_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 723 [1/1] (1.16ns)   --->   "%tmp_28 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.32float.float.i6, i6 0, i32 %local_accum_1_read, i6 2, i32 %local_accum_3_read, i6 4, i32 %local_accum_5_read, i6 6, i32 %local_accum_7_read, i6 8, i32 %local_accum_9_read, i6 10, i32 %local_accum_11_read, i6 12, i32 %local_accum_13_read, i6 14, i32 %local_accum_15_read, i6 16, i32 %local_accum_17_read, i6 18, i32 %local_accum_19_read, i6 20, i32 %local_accum_21_read, i6 22, i32 %local_accum_23_read, i6 24, i32 %local_accum_25_read, i6 26, i32 %local_accum_27_read, i6 28, i32 %local_accum_29_read, i6 30, i32 %local_accum_31_read, i6 32, i32 %local_accum_33_read, i6 34, i32 %local_accum_35_read, i6 36, i32 %local_accum_37_read, i6 38, i32 %local_accum_39_read, i6 40, i32 %local_accum_41_read, i6 42, i32 %local_accum_43_read, i6 44, i32 %local_accum_45_read, i6 46, i32 %local_accum_47_read, i6 48, i32 %local_accum_49_read, i6 50, i32 %local_accum_51_read, i6 52, i32 %local_accum_53_read, i6 54, i32 %local_accum_55_read, i6 56, i32 %local_accum_57_read, i6 58, i32 %local_accum_59_read, i6 60, i32 %local_accum_61_read, i6 62, i32 %local_accum_63_read, i32 <undef>, i6 %select_ln203" [kernel_MHSA.cpp:208]   --->   Operation 723 'sparsemux' 'tmp_28' <Predicate = true> <Delay = 1.16> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_9 : Operation 724 [1/1] (1.35ns) (share mux size 69)   --->   "%muxLogicI0_to_local_accum_64 = muxlogic i32 %tmp_28"   --->   Operation 724 'muxlogic' 'muxLogicI0_to_local_accum_64' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 725 [1/1] (1.35ns) (share mux size 69)   --->   "%muxLogicI1_to_local_accum_64 = muxlogic i32 %mul213_1"   --->   Operation 725 'muxlogic' 'muxLogicI1_to_local_accum_64' <Predicate = true> <Delay = 1.35>
ST_9 : Operation 726 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_60, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 726 'write' 'write_ln208' <Predicate = (select_ln203 == 60)> <Delay = 0.00>
ST_9 : Operation 727 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_58, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 727 'write' 'write_ln208' <Predicate = (select_ln203 == 58)> <Delay = 0.00>
ST_9 : Operation 728 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_56, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 728 'write' 'write_ln208' <Predicate = (select_ln203 == 56)> <Delay = 0.00>
ST_9 : Operation 729 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_54, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 729 'write' 'write_ln208' <Predicate = (select_ln203 == 54)> <Delay = 0.00>
ST_9 : Operation 730 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_52, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 730 'write' 'write_ln208' <Predicate = (select_ln203 == 52)> <Delay = 0.00>
ST_9 : Operation 731 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_50, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 731 'write' 'write_ln208' <Predicate = (select_ln203 == 50)> <Delay = 0.00>
ST_9 : Operation 732 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_48, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 732 'write' 'write_ln208' <Predicate = (select_ln203 == 48)> <Delay = 0.00>
ST_9 : Operation 733 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_46, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 733 'write' 'write_ln208' <Predicate = (select_ln203 == 46)> <Delay = 0.00>
ST_9 : Operation 734 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_44, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 734 'write' 'write_ln208' <Predicate = (select_ln203 == 44)> <Delay = 0.00>
ST_9 : Operation 735 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_42, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 735 'write' 'write_ln208' <Predicate = (select_ln203 == 42)> <Delay = 0.00>
ST_9 : Operation 736 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_40, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 736 'write' 'write_ln208' <Predicate = (select_ln203 == 40)> <Delay = 0.00>
ST_9 : Operation 737 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_38, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 737 'write' 'write_ln208' <Predicate = (select_ln203 == 38)> <Delay = 0.00>
ST_9 : Operation 738 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_36, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 738 'write' 'write_ln208' <Predicate = (select_ln203 == 36)> <Delay = 0.00>
ST_9 : Operation 739 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_34, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 739 'write' 'write_ln208' <Predicate = (select_ln203 == 34)> <Delay = 0.00>
ST_9 : Operation 740 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_32, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 740 'write' 'write_ln208' <Predicate = (select_ln203 == 32)> <Delay = 0.00>
ST_9 : Operation 741 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_30, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 741 'write' 'write_ln208' <Predicate = (select_ln203 == 30)> <Delay = 0.00>
ST_9 : Operation 742 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_28, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 742 'write' 'write_ln208' <Predicate = (select_ln203 == 28)> <Delay = 0.00>
ST_9 : Operation 743 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_26, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 743 'write' 'write_ln208' <Predicate = (select_ln203 == 26)> <Delay = 0.00>
ST_9 : Operation 744 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_24, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 744 'write' 'write_ln208' <Predicate = (select_ln203 == 24)> <Delay = 0.00>
ST_9 : Operation 745 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_22, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 745 'write' 'write_ln208' <Predicate = (select_ln203 == 22)> <Delay = 0.00>
ST_9 : Operation 746 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_20, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 746 'write' 'write_ln208' <Predicate = (select_ln203 == 20)> <Delay = 0.00>
ST_9 : Operation 747 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_18, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 747 'write' 'write_ln208' <Predicate = (select_ln203 == 18)> <Delay = 0.00>
ST_9 : Operation 748 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_16, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 748 'write' 'write_ln208' <Predicate = (select_ln203 == 16)> <Delay = 0.00>
ST_9 : Operation 749 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_14, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 749 'write' 'write_ln208' <Predicate = (select_ln203 == 14)> <Delay = 0.00>
ST_9 : Operation 750 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_12, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 750 'write' 'write_ln208' <Predicate = (select_ln203 == 12)> <Delay = 0.00>
ST_9 : Operation 751 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_10, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 751 'write' 'write_ln208' <Predicate = (select_ln203 == 10)> <Delay = 0.00>
ST_9 : Operation 752 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_8, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 752 'write' 'write_ln208' <Predicate = (select_ln203 == 8)> <Delay = 0.00>
ST_9 : Operation 753 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_6, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 753 'write' 'write_ln208' <Predicate = (select_ln203 == 6)> <Delay = 0.00>
ST_9 : Operation 754 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_4, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 754 'write' 'write_ln208' <Predicate = (select_ln203 == 4)> <Delay = 0.00>
ST_9 : Operation 755 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_2, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 755 'write' 'write_ln208' <Predicate = (select_ln203 == 2)> <Delay = 0.00>
ST_9 : Operation 756 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 756 'write' 'write_ln208' <Predicate = (select_ln203 == 0)> <Delay = 0.00>
ST_9 : Operation 757 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_62, i32 %local_accum_65" [kernel_MHSA.cpp:208]   --->   Operation 757 'write' 'write_ln208' <Predicate = (select_ln203 != 0 & select_ln203 != 2 & select_ln203 != 4 & select_ln203 != 6 & select_ln203 != 8 & select_ln203 != 10 & select_ln203 != 12 & select_ln203 != 14 & select_ln203 != 16 & select_ln203 != 18 & select_ln203 != 20 & select_ln203 != 22 & select_ln203 != 24 & select_ln203 != 26 & select_ln203 != 28 & select_ln203 != 30 & select_ln203 != 32 & select_ln203 != 34 & select_ln203 != 36 & select_ln203 != 38 & select_ln203 != 40 & select_ln203 != 42 & select_ln203 != 44 & select_ln203 != 46 & select_ln203 != 48 & select_ln203 != 50 & select_ln203 != 52 & select_ln203 != 54 & select_ln203 != 56 & select_ln203 != 58 & select_ln203 != 60)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.92>
ST_10 : Operation 758 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TOKEN_STREAM_VALUE_MAC_str"   --->   Operation 758 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 759 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 16384, i64 8192"   --->   Operation 759 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 760 [1/1] (0.00ns)   --->   "%specpipeline_ln204 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_113" [kernel_MHSA.cpp:204]   --->   Operation 760 'specpipeline' 'specpipeline_ln204' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 761 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73" [kernel_MHSA.cpp:206]   --->   Operation 761 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 762 [1/1] (0.00ns)   --->   "%rend445 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin" [kernel_MHSA.cpp:208]   --->   Operation 762 'specregionend' 'rend445' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 763 [1/1] (1.92ns) (share mux size 69)   --->   "%local_accum_64 = fadd i32 %tmp_28, i32 %mul213_1" [kernel_MHSA.cpp:208]   --->   Operation 763 'fadd' 'local_accum_64' <Predicate = true> <Delay = 1.92> <CoreInst = "FAddSub_primitivedsp">   --->   Core 13 'FAddSub_primitivedsp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 764 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_61, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 764 'write' 'write_ln208' <Predicate = (select_ln203 == 60)> <Delay = 0.00>
ST_10 : Operation 765 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_59, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 765 'write' 'write_ln208' <Predicate = (select_ln203 == 58)> <Delay = 0.00>
ST_10 : Operation 766 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_57, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 766 'write' 'write_ln208' <Predicate = (select_ln203 == 56)> <Delay = 0.00>
ST_10 : Operation 767 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_55, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 767 'write' 'write_ln208' <Predicate = (select_ln203 == 54)> <Delay = 0.00>
ST_10 : Operation 768 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_53, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 768 'write' 'write_ln208' <Predicate = (select_ln203 == 52)> <Delay = 0.00>
ST_10 : Operation 769 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_51, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 769 'write' 'write_ln208' <Predicate = (select_ln203 == 50)> <Delay = 0.00>
ST_10 : Operation 770 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_49, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 770 'write' 'write_ln208' <Predicate = (select_ln203 == 48)> <Delay = 0.00>
ST_10 : Operation 771 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_47, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 771 'write' 'write_ln208' <Predicate = (select_ln203 == 46)> <Delay = 0.00>
ST_10 : Operation 772 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_45, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 772 'write' 'write_ln208' <Predicate = (select_ln203 == 44)> <Delay = 0.00>
ST_10 : Operation 773 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_43, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 773 'write' 'write_ln208' <Predicate = (select_ln203 == 42)> <Delay = 0.00>
ST_10 : Operation 774 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_41, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 774 'write' 'write_ln208' <Predicate = (select_ln203 == 40)> <Delay = 0.00>
ST_10 : Operation 775 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_39, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 775 'write' 'write_ln208' <Predicate = (select_ln203 == 38)> <Delay = 0.00>
ST_10 : Operation 776 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_37, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 776 'write' 'write_ln208' <Predicate = (select_ln203 == 36)> <Delay = 0.00>
ST_10 : Operation 777 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_35, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 777 'write' 'write_ln208' <Predicate = (select_ln203 == 34)> <Delay = 0.00>
ST_10 : Operation 778 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_33, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 778 'write' 'write_ln208' <Predicate = (select_ln203 == 32)> <Delay = 0.00>
ST_10 : Operation 779 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_31, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 779 'write' 'write_ln208' <Predicate = (select_ln203 == 30)> <Delay = 0.00>
ST_10 : Operation 780 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_29, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 780 'write' 'write_ln208' <Predicate = (select_ln203 == 28)> <Delay = 0.00>
ST_10 : Operation 781 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_27, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 781 'write' 'write_ln208' <Predicate = (select_ln203 == 26)> <Delay = 0.00>
ST_10 : Operation 782 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_25, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 782 'write' 'write_ln208' <Predicate = (select_ln203 == 24)> <Delay = 0.00>
ST_10 : Operation 783 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_23, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 783 'write' 'write_ln208' <Predicate = (select_ln203 == 22)> <Delay = 0.00>
ST_10 : Operation 784 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_21, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 784 'write' 'write_ln208' <Predicate = (select_ln203 == 20)> <Delay = 0.00>
ST_10 : Operation 785 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_19, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 785 'write' 'write_ln208' <Predicate = (select_ln203 == 18)> <Delay = 0.00>
ST_10 : Operation 786 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_17, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 786 'write' 'write_ln208' <Predicate = (select_ln203 == 16)> <Delay = 0.00>
ST_10 : Operation 787 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_15, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 787 'write' 'write_ln208' <Predicate = (select_ln203 == 14)> <Delay = 0.00>
ST_10 : Operation 788 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_13, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 788 'write' 'write_ln208' <Predicate = (select_ln203 == 12)> <Delay = 0.00>
ST_10 : Operation 789 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_11, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 789 'write' 'write_ln208' <Predicate = (select_ln203 == 10)> <Delay = 0.00>
ST_10 : Operation 790 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_9, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 790 'write' 'write_ln208' <Predicate = (select_ln203 == 8)> <Delay = 0.00>
ST_10 : Operation 791 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_7, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 791 'write' 'write_ln208' <Predicate = (select_ln203 == 6)> <Delay = 0.00>
ST_10 : Operation 792 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_5, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 792 'write' 'write_ln208' <Predicate = (select_ln203 == 4)> <Delay = 0.00>
ST_10 : Operation 793 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_3, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 793 'write' 'write_ln208' <Predicate = (select_ln203 == 2)> <Delay = 0.00>
ST_10 : Operation 794 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_1, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 794 'write' 'write_ln208' <Predicate = (select_ln203 == 0)> <Delay = 0.00>
ST_10 : Operation 795 [1/1] (0.00ns)   --->   "%write_ln208 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %local_accum_63, i32 %local_accum_64" [kernel_MHSA.cpp:208]   --->   Operation 795 'write' 'write_ln208' <Predicate = (select_ln203 != 0 & select_ln203 != 2 & select_ln203 != 4 & select_ln203 != 6 & select_ln203 != 8 & select_ln203 != 10 & select_ln203 != 12 & select_ln203 != 14 & select_ln203 != 16 & select_ln203 != 18 & select_ln203 != 20 & select_ln203 != 22 & select_ln203 != 24 & select_ln203 != 26 & select_ln203 != 28 & select_ln203 != 30 & select_ln203 != 32 & select_ln203 != 34 & select_ln203 != 36 & select_ln203 != 38 & select_ln203 != 40 & select_ln203 != 42 & select_ln203 != 44 & select_ln203 != 46 & select_ln203 != 48 & select_ln203 != 50 & select_ln203 != 52 & select_ln203 != 54 & select_ln203 != 56 & select_ln203 != 58 & select_ln203 != 60)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.467ns
The critical path consists of the following:
	'alloca' operation 69 bit ('indvar_flatten6') [179]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten6' [282]  (0.467 ns)

 <State 2>: 2.351ns
The critical path consists of the following:
	'load' operation 64 bit ('t_load', kernel_MHSA.cpp:197) on local variable 't', kernel_MHSA.cpp:197 [293]  (0.000 ns)
	'add' operation 64 bit ('add_ln197_1', kernel_MHSA.cpp:197) [300]  (1.014 ns)
	'select' operation 64 bit ('select_ln197', kernel_MHSA.cpp:197) [301]  (0.429 ns)
	'sub' operation 16 bit ('p_udiv27122716', kernel_MHSA.cpp:197) [343]  (0.000 ns)
	'add' operation 16 bit ('p_udiv2714', kernel_MHSA.cpp:197) [344]  (0.908 ns)

 <State 3>: 1.967ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_addr', kernel_MHSA.cpp:206) [351]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load') [399]  (0.437 ns)
	'load' operation 32 bit ('p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load', kernel_MHSA.cpp:206) on array 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0' [400]  (1.530 ns)

 <State 4>: 2.512ns
The critical path consists of the following:
	'load' operation 32 bit ('p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0_load', kernel_MHSA.cpp:206) on array 'p_ZZ11kernel_mhsaPfiS_E11value_cache_0_0' [400]  (1.807 ns)
	'sparsemux' operation 32 bit ('tmp_7', kernel_MHSA.cpp:206) [407]  (0.705 ns)

 <State 5>: 2.146ns
The critical path consists of the following:
	'sparsemux' operation 32 bit ('v_val', kernel_MHSA.cpp:206) [507]  (0.796 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul2') [510]  (1.350 ns)

 <State 6>: 1.753ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', kernel_MHSA.cpp:208) [511]  (1.753 ns)

 <State 7>: 2.087ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', kernel_MHSA.cpp:208) [511]  (2.087 ns)

 <State 8>: 2.516ns
The critical path consists of the following:
	wire read operation ('local_accum_read', kernel_MHSA.cpp:208) on port 'local_accum' (kernel_MHSA.cpp:208) [513]  (0.000 ns)
	'sparsemux' operation 32 bit ('tmp_15', kernel_MHSA.cpp:208) [545]  (1.166 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_local_accum_65') [546]  (1.350 ns)

 <State 9>: 2.516ns
The critical path consists of the following:
	wire read operation ('local_accum_1_read', kernel_MHSA.cpp:208) on port 'local_accum_1' (kernel_MHSA.cpp:208) [712]  (0.000 ns)
	'sparsemux' operation 32 bit ('tmp_28', kernel_MHSA.cpp:208) [744]  (1.166 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_local_accum_64') [745]  (1.350 ns)

 <State 10>: 1.925ns
The critical path consists of the following:
	'fadd' operation 32 bit ('local_accum', kernel_MHSA.cpp:208) [747]  (1.925 ns)
	wire write operation ('write_ln208', kernel_MHSA.cpp:208) on port 'local_accum_61' (kernel_MHSA.cpp:208) [751]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
