#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001c31306f070 .scope module, "main" "main" 2 1;
 .timescale 0 0;
v000001c3130d29d0_0 .var/s "a", 3 0;
v000001c3130d1df0_0 .var/s "b", 3 0;
v000001c3130d2a70_0 .net "c_out", 0 0, L_000001c313071290;  1 drivers
v000001c3130d2c50_0 .net/s "sum", 3 0, L_000001c3130d1c10;  1 drivers
S_000001c313070560 .scope module, "test" "four_adder" 2 7, 3 18 0, S_000001c31306f070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
v000001c3130d2750_0 .net "a", 3 0, v000001c3130d29d0_0;  1 drivers
v000001c3130d27f0_0 .net "b", 3 0, v000001c3130d1df0_0;  1 drivers
L_000001c3130d40a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c3130d1d50_0 .net "c_in", 0 0, L_000001c3130d40a8;  1 drivers
v000001c3130d1170_0 .net "c_out", 0 0, L_000001c313071290;  alias, 1 drivers
v000001c3130d2890_0 .net "sum", 3 0, L_000001c3130d1c10;  alias, 1 drivers
v000001c3130d2930_0 .net "temp", 2 0, L_000001c3130d1210;  1 drivers
L_000001c3130d13f0 .part v000001c3130d29d0_0, 0, 1;
L_000001c3130d1490 .part v000001c3130d1df0_0, 0, 1;
L_000001c3130d1990 .part L_000001c3130d1210, 0, 1;
L_000001c3130d2d90 .part v000001c3130d29d0_0, 1, 1;
L_000001c3130d2ed0 .part v000001c3130d1df0_0, 1, 1;
L_000001c3130d1210 .concat8 [ 1 1 1 0], L_000001c313071060, L_000001c313071680, L_000001c313071220;
L_000001c3130d1a30 .part L_000001c3130d1210, 1, 1;
L_000001c3130d1ad0 .part v000001c3130d29d0_0, 2, 1;
L_000001c3130d1e90 .part v000001c3130d1df0_0, 2, 1;
L_000001c3130d1c10 .concat8 [ 1 1 1 1], L_000001c313071610, L_000001c313071990, L_000001c3130716f0, L_000001c313070e30;
L_000001c3130d1cb0 .part L_000001c3130d1210, 2, 1;
L_000001c3130d1f30 .part v000001c3130d29d0_0, 3, 1;
L_000001c3130d1fd0 .part v000001c3130d1df0_0, 3, 1;
S_000001c3130706f0 .scope module, "e" "one_adder" 3 21, 3 1 0, S_000001c313070560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
L_000001c313070d50 .functor XOR 1, L_000001c3130d13f0, L_000001c3130d1490, C4<0>, C4<0>;
L_000001c313071610 .functor XOR 1, L_000001c313070d50, L_000001c3130d40a8, C4<0>, C4<0>;
L_000001c3130710d0 .functor AND 1, L_000001c3130d13f0, L_000001c3130d1490, C4<1>, C4<1>;
L_000001c313071a00 .functor AND 1, L_000001c313070d50, L_000001c3130d40a8, C4<1>, C4<1>;
L_000001c313071060 .functor OR 1, L_000001c3130710d0, L_000001c313071a00, C4<0>, C4<0>;
v000001c31306be40_0 .net "a", 0 0, L_000001c3130d13f0;  1 drivers
v000001c31306b3a0_0 .net "b", 0 0, L_000001c3130d1490;  1 drivers
v000001c31306b580_0 .net "c_in", 0 0, L_000001c3130d40a8;  alias, 1 drivers
v000001c31306b620_0 .net "c_out", 0 0, L_000001c313071060;  1 drivers
v000001c31306b9e0_0 .net "d", 0 0, L_000001c313070d50;  1 drivers
v000001c31306b760_0 .net "e", 0 0, L_000001c3130710d0;  1 drivers
v000001c3130d24d0_0 .net "f", 0 0, L_000001c313071a00;  1 drivers
v000001c3130d2110_0 .net "sum", 0 0, L_000001c313071610;  1 drivers
S_000001c313076910 .scope module, "f" "one_adder" 3 22, 3 1 0, S_000001c313070560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
L_000001c313070f80 .functor XOR 1, L_000001c3130d2d90, L_000001c3130d2ed0, C4<0>, C4<0>;
L_000001c313071990 .functor XOR 1, L_000001c313070f80, L_000001c3130d1990, C4<0>, C4<0>;
L_000001c313071370 .functor AND 1, L_000001c3130d2d90, L_000001c3130d2ed0, C4<1>, C4<1>;
L_000001c3130715a0 .functor AND 1, L_000001c313070f80, L_000001c3130d1990, C4<1>, C4<1>;
L_000001c313071680 .functor OR 1, L_000001c313071370, L_000001c3130715a0, C4<0>, C4<0>;
v000001c3130d2430_0 .net "a", 0 0, L_000001c3130d2d90;  1 drivers
v000001c3130d2bb0_0 .net "b", 0 0, L_000001c3130d2ed0;  1 drivers
v000001c3130d2570_0 .net "c_in", 0 0, L_000001c3130d1990;  1 drivers
v000001c3130d1350_0 .net "c_out", 0 0, L_000001c313071680;  1 drivers
v000001c3130d2f70_0 .net "d", 0 0, L_000001c313070f80;  1 drivers
v000001c3130d1b70_0 .net "e", 0 0, L_000001c313071370;  1 drivers
v000001c3130d1670_0 .net "f", 0 0, L_000001c3130715a0;  1 drivers
v000001c3130d1530_0 .net "sum", 0 0, L_000001c313071990;  1 drivers
S_000001c313076aa0 .scope module, "g" "one_adder" 3 23, 3 1 0, S_000001c313070560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
L_000001c313070ea0 .functor XOR 1, L_000001c3130d1ad0, L_000001c3130d1e90, C4<0>, C4<0>;
L_000001c3130716f0 .functor XOR 1, L_000001c313070ea0, L_000001c3130d1a30, C4<0>, C4<0>;
L_000001c313071760 .functor AND 1, L_000001c3130d1ad0, L_000001c3130d1e90, C4<1>, C4<1>;
L_000001c313070f10 .functor AND 1, L_000001c313070ea0, L_000001c3130d1a30, C4<1>, C4<1>;
L_000001c313071220 .functor OR 1, L_000001c313071760, L_000001c313070f10, C4<0>, C4<0>;
v000001c3130d2250_0 .net "a", 0 0, L_000001c3130d1ad0;  1 drivers
v000001c3130d22f0_0 .net "b", 0 0, L_000001c3130d1e90;  1 drivers
v000001c3130d2cf0_0 .net "c_in", 0 0, L_000001c3130d1a30;  1 drivers
v000001c3130d1710_0 .net "c_out", 0 0, L_000001c313071220;  1 drivers
v000001c3130d17b0_0 .net "d", 0 0, L_000001c313070ea0;  1 drivers
v000001c3130d2390_0 .net "e", 0 0, L_000001c313071760;  1 drivers
v000001c3130d12b0_0 .net "f", 0 0, L_000001c313070f10;  1 drivers
v000001c3130d2e30_0 .net "sum", 0 0, L_000001c3130716f0;  1 drivers
S_000001c313076c30 .scope module, "h" "one_adder" 3 24, 3 1 0, S_000001c313070560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /INPUT 1 "a";
    .port_info 4 /INPUT 1 "b";
L_000001c313070dc0 .functor XOR 1, L_000001c3130d1f30, L_000001c3130d1fd0, C4<0>, C4<0>;
L_000001c313070e30 .functor XOR 1, L_000001c313070dc0, L_000001c3130d1cb0, C4<0>, C4<0>;
L_000001c313071a70 .functor AND 1, L_000001c3130d1f30, L_000001c3130d1fd0, C4<1>, C4<1>;
L_000001c3130717d0 .functor AND 1, L_000001c313070dc0, L_000001c3130d1cb0, C4<1>, C4<1>;
L_000001c313071290 .functor OR 1, L_000001c313071a70, L_000001c3130717d0, C4<0>, C4<0>;
v000001c3130d15d0_0 .net "a", 0 0, L_000001c3130d1f30;  1 drivers
v000001c3130d2b10_0 .net "b", 0 0, L_000001c3130d1fd0;  1 drivers
v000001c3130d21b0_0 .net "c_in", 0 0, L_000001c3130d1cb0;  1 drivers
v000001c3130d2610_0 .net "c_out", 0 0, L_000001c313071290;  alias, 1 drivers
v000001c3130d1850_0 .net "d", 0 0, L_000001c313070dc0;  1 drivers
v000001c3130d18f0_0 .net "e", 0 0, L_000001c313071a70;  1 drivers
v000001c3130d10d0_0 .net "f", 0 0, L_000001c3130717d0;  1 drivers
v000001c3130d26b0_0 .net "sum", 0 0, L_000001c313070e30;  1 drivers
    .scope S_000001c31306f070;
T_0 ;
    %vpi_call 2 12 "$dumpfile", "test_four_adder.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c31306f070 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c3130d29d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c3130d1df0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 16, 0, 32;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call 2 18 "$monitor", "%dns monitor: a=%b b=%b sum=%b", $stime, v000001c3130d29d0_0, v000001c3130d1df0_0, v000001c3130d2c50_0 {0 0 0};
    %delay 2, 0;
    %load/vec4 v000001c3130d1df0_0;
    %addi 1, 0, 4;
    %store/vec4 v000001c3130d1df0_0, 0, 4;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %load/vec4 v000001c3130d29d0_0;
    %addi 1, 0, 4;
    %store/vec4 v000001c3130d29d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c3130d1df0_0, 0, 4;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .thread T_0;
    .scope S_000001c31306f070;
T_1 ;
    %delay 2000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "four_adder_tb.v";
    "four_adder.v";
