# Floorplan

* Floorplanning is an early stage in the physical design flow of integrated circuits (ICs) where the layout of major functional blocks on a chip is defined. It involves arranging and optimizing the placement of these blocks to ensure efficient routing, minimize delays, and meet design specifications.
* Why is Floorplanning Essential?
    1. Optimal Layout: Defines the placement of major blocks, ensuring an efficient and organized chip layout.
    2. Interconnect Optimization: Reduces the length and complexity of interconnections between blocks, minimizing delays and improving performance.
    3. Area Utilization: Ensures that the chip area is used effectively, preventing wasted space and ensuring the design fits within the given constraints.
    4. Timing Requirements: Helps meet timing constraints by strategically placing blocks to minimize critical path delays.
    5. Design Rule Compliance: Ensures that the layout adheres to design rules and manufacturing constraints, preventing errors during fabrication.

**TOOL USED** : INNOVUS <br>
**INPUTS**: Constraints file (up_counter_incremental.sdc), IO file (up_counter.io), Technology mapped and optimized netlist file (up_counter_incremental.v) <br.

## Steps for floorplanning in Cadence Innovus


