

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sun May 07 01:16:45 2023

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	text3,global,reloc=2,class=CODE,delta=1
    11                           	psect	text4,global,reloc=2,class=CODE,delta=1
    12                           	psect	text5,global,reloc=2,class=CODE,delta=1
    13                           	psect	text6,global,reloc=2,class=CODE,delta=1
    14                           	psect	text7,global,reloc=4,class=CODE,delta=1
    15                           	psect	ivt0x8,global,reloc=2,class=CODE,delta=1,noexec,keep,optim=
    16                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    17                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    18                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    19                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    20  0000                     
    21                           ; Generated 17/06/2022 GMT
    22                           ; 
    23                           ; Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution. Publication is not required when
    37                           ;        this file is used in an embedded application.
    38                           ; 
    39                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    40                           ;        software without specific prior written permission.
    41                           ; 
    42                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    43                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    44                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    45                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    46                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    47                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    48                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    49                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    50                           ; 
    51                           ; 
    52                           ; Code-generator required, PIC18F57Q43 Definitions
    53                           ; 
    54                           ; SFR Addresses
    55  0000                     _OSCFRQbits	set	177
    56  0000                     _OSCCON1bits	set	173
    57  0000                     _TMR0L	set	792
    58  0000                     _TMR0H	set	793
    59  0000                     _T0CON1bits	set	795
    60  0000                     _T0CON0bits	set	794
    61  0000                     _T0CON1	set	795
    62  0000                     _T0CON0	set	794
    63  0000                     _TRISF	set	1227
    64  0000                     _INTCON0	set	1238
    65  0000                     _LATF	set	1219
    66  0000                     _PIR3	set	1201
    67  0000                     _PIE3	set	1185
    68                           
    69                           ; #config settings
    70                           
    71                           	psect	cinit
    72  00026A                     __pcinit:
    73                           	callstack 0
    74  00026A                     start_initialization:
    75                           	callstack 0
    76  00026A                     __initialization:
    77                           	callstack 0
    78                           
    79                           ;
    80                           ; Setup IVTBASE
    81                           ;
    82  00026A  0104               	movlb	4
    83  00026C  0E08               	movlw	(ivt0x8_base shr 0)& (0+255)
    84  00026E  6F5D               	movwf	93,b
    85  000270  0E00               	movlw	(ivt0x8_base shr (0+8))& (0+255)
    86  000272  6F5E               	movwf	94,b
    87  000274  0E00               	movlw	(ivt0x8_base shr (0+16))& (0+255)
    88  000276  6F5F               	movwf	95,b
    89  000278                     end_of_initialization:
    90                           	callstack 0
    91  000278                     __end_of__initialization:
    92                           	callstack 0
    93  000278  0100               	movlb	0
    94  00027A  EF1D  F001         	goto	_main	;jump to C main() function
    95                           
    96                           	psect	cstackCOMRAM
    97  000501                     __pcstackCOMRAM:
    98                           	callstack 0
    99  000501                     FM_Timer0_Init@timer_configs:
   100                           	callstack 0
   101  000501                     FM_Hfintosc_Init@clock_params:
   102                           	callstack 0
   103                           
   104                           ; 2 bytes @ 0x0
   105  000501                     	ds	2
   106  000503                     ??_FM_Hfintosc_Init:
   107  000503                     ??_FM_Timer0_Init:
   108                           
   109                           ; 1 bytes @ 0x2
   110  000503                     	ds	1
   111  000504                     Init_Internal_Oscillator@my_clock:
   112                           	callstack 0
   113                           
   114                           ; 2 bytes @ 0x3
   115  000504                     	ds	1
   116  000505                     Init_Timer_0@my_timer0:
   117                           	callstack 0
   118                           
   119                           ; 6 bytes @ 0x4
   120  000505                     	ds	6
   121  00050B                     
   122                           ; 1 bytes @ 0xA
   123 ;;
   124 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   125 ;;
   126 ;; *************** function _main *****************
   127 ;; Defined at:
   128 ;;		line 57 in file "main.c"
   129 ;; Parameters:    Size  Location     Type
   130 ;;		None
   131 ;; Auto vars:     Size  Location     Type
   132 ;;		None
   133 ;; Return value:  Size  Location     Type
   134 ;;                  2   54[None  ] int 
   135 ;; Registers used:
   136 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   137 ;; Tracked objects:
   138 ;;		On entry : 0/0
   139 ;;		On exit  : 0/0
   140 ;;		Unchanged: 0/0
   141 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   142 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   143 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   144 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   145 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   146 ;;Total ram usage:        0 bytes
   147 ;; Hardware stack levels required when called: 3
   148 ;; This function calls:
   149 ;;		_Init_Gpio_System
   150 ;;		_Init_Internal_Oscillator
   151 ;;		_Init_Timer_0
   152 ;;		_Init_Timer_Interrupts
   153 ;; This function is called by:
   154 ;;		Startup code after reset
   155 ;; This function uses a non-reentrant model
   156 ;;
   157                           
   158                           	psect	text0
   159  00023A                     __ptext0:
   160                           	callstack 0
   161  00023A                     _main:
   162                           	callstack 124
   163  00023A                     
   164                           ;main.c: 60:     Init_Internal_Oscillator();
   165  00023A  EC2A  F001         	call	_Init_Internal_Oscillator	;wreg free
   166  00023E                     
   167                           ;main.c: 62:     Init_Timer_Interrupts();
   168  00023E  EC3F  F001         	call	_Init_Timer_Interrupts	;wreg free
   169  000242                     
   170                           ;main.c: 64:     Init_Timer_0();
   171  000242  ECEE  F000         	call	_Init_Timer_0	;wreg free
   172  000246                     
   173                           ;main.c: 66:     Init_Gpio_System();
   174  000246  EC45  F001         	call	_Init_Gpio_System	;wreg free
   175  00024A                     l851:
   176                           
   177                           ;main.c: 70:     {;main.c: 71:         __nop();
   178  00024A  F000               	nop	
   179  00024C  EF25  F001         	goto	l851
   180  000250  EF81  F000         	goto	start
   181  000254                     __end_of_main:
   182                           	callstack 0
   183                           
   184 ;; *************** function _Init_Timer_Interrupts *****************
   185 ;; Defined at:
   186 ;;		line 80 in file "main.c"
   187 ;; Parameters:    Size  Location     Type
   188 ;;		None
   189 ;; Auto vars:     Size  Location     Type
   190 ;;		None
   191 ;; Return value:  Size  Location     Type
   192 ;;                  1    wreg      void 
   193 ;; Registers used:
   194 ;;		wreg, status,2, status,0
   195 ;; Tracked objects:
   196 ;;		On entry : 0/0
   197 ;;		On exit  : 0/0
   198 ;;		Unchanged: 0/0
   199 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   200 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   201 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   202 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   203 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   204 ;;Total ram usage:        0 bytes
   205 ;; Hardware stack levels used: 1
   206 ;; Hardware stack levels required when called: 1
   207 ;; This function calls:
   208 ;;		Nothing
   209 ;; This function is called by:
   210 ;;		_main
   211 ;; This function uses a non-reentrant model
   212 ;;
   213                           
   214                           	psect	text1
   215  00027E                     __ptext1:
   216                           	callstack 0
   217  00027E                     _Init_Timer_Interrupts:
   218                           	callstack 125
   219  00027E                     
   220                           ;main.c: 83:     INTCON0 &= ~(1 << 0x5);
   221  00027E  9AD6               	bcf	214,5,c	;volatile
   222                           
   223                           ;main.c: 84:     INTCON0 |= (1 << 0x7);
   224  000280  8ED6               	bsf	214,7,c	;volatile
   225                           
   226                           ;main.c: 87:     PIE3 |= (1 << 0x7);
   227  000282  8EA1               	bsf	161,7,c	;volatile
   228  000284                     
   229                           ;main.c: 88:     PIR3 &= (1 << 0x7);
   230  000284  0E80               	movlw	128
   231  000286  16B1               	andwf	177,f,c	;volatile
   232  000288  0012               	return		;funcret
   233  00028A                     __end_of_Init_Timer_Interrupts:
   234                           	callstack 0
   235                           
   236 ;; *************** function _Init_Timer_0 *****************
   237 ;; Defined at:
   238 ;;		line 97 in file "main.c"
   239 ;; Parameters:    Size  Location     Type
   240 ;;		None
   241 ;; Auto vars:     Size  Location     Type
   242 ;;  my_timer0       6    4[COMRAM] struct .
   243 ;; Return value:  Size  Location     Type
   244 ;;                  1    wreg      void 
   245 ;; Registers used:
   246 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   247 ;; Tracked objects:
   248 ;;		On entry : 0/0
   249 ;;		On exit  : 0/0
   250 ;;		Unchanged: 0/0
   251 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   252 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   253 ;;      Locals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   254 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   255 ;;      Totals:         6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   256 ;;Total ram usage:        6 bytes
   257 ;; Hardware stack levels used: 1
   258 ;; Hardware stack levels required when called: 2
   259 ;; This function calls:
   260 ;;		_FM_Timer0_Init
   261 ;; This function is called by:
   262 ;;		_main
   263 ;; This function uses a non-reentrant model
   264 ;;
   265                           
   266                           	psect	text2
   267  0001DC                     __ptext2:
   268                           	callstack 0
   269  0001DC                     _Init_Timer_0:
   270                           	callstack 124
   271  0001DC                     
   272                           ;main.c: 99:     _timer0_params_config_t my_timer0;;main.c: 100:     my_timer0.timer0_en
      +                          able = TMR0_Enable;
   273  0001DC  0E01               	movlw	1
   274  0001DE  6E05               	movwf	Init_Timer_0@my_timer0^(0+1280),c
   275                           
   276                           ;main.c: 101:     my_timer0.timer0_bits = TMR0_16bits;
   277  0001E0  0E01               	movlw	1
   278  0001E2  6E06               	movwf	(Init_Timer_0@my_timer0+1)^(0+1280),c
   279                           
   280                           ;main.c: 102:     my_timer0.timer0_clock_source = TMR0_Fosc_div_4;
   281  0001E4  0E02               	movlw	2
   282  0001E6  6E08               	movwf	(Init_Timer_0@my_timer0+3)^(0+1280),c
   283                           
   284                           ;main.c: 103:     my_timer0.timer0_counter_sync = TMR0_Counter_Sync_FOSC4;
   285  0001E8  0E00               	movlw	0
   286  0001EA  6E09               	movwf	(Init_Timer_0@my_timer0+4)^(0+1280),c
   287                           
   288                           ;main.c: 104:     my_timer0.timer0_prescaler = TMR0_Prescaler_1_8;
   289  0001EC  0E03               	movlw	3
   290  0001EE  6E0A               	movwf	(Init_Timer_0@my_timer0+5)^(0+1280),c
   291                           
   292                           ;main.c: 105:     my_timer0.timer0_postecaler = TMR0_Post_1_1;
   293  0001F0  0E00               	movlw	0
   294  0001F2  6E07               	movwf	(Init_Timer_0@my_timer0+2)^(0+1280),c
   295                           
   296                           ;main.c: 124:     TMR0H = 0x0B;
   297  0001F4  0E0B               	movlw	11
   298  0001F6  0103               	movlb	3	; () banked
   299  0001F8  6F19               	movwf	25,b	;volatile
   300                           
   301                           ;main.c: 125:     TMR0L = 0xDC;
   302  0001FA  0EDC               	movlw	220
   303  0001FC  6F18               	movwf	24,b	;volatile
   304  0001FE                     
   305                           ; BSR set to: 3
   306                           ;main.c: 128:     FM_Timer0_Init(&my_timer0);
   307  0001FE  0E05               	movlw	low Init_Timer_0@my_timer0
   308  000200  6E01               	movwf	FM_Timer0_Init@timer_configs^(0+1280),c
   309  000202  0E05               	movlw	high Init_Timer_0@my_timer0
   310  000204  6E02               	movwf	(FM_Timer0_Init@timer_configs+1)^(0+1280),c
   311  000206  EC83  F000         	call	_FM_Timer0_Init	;wreg free
   312  00020A  0012               	return		;funcret
   313  00020C                     __end_of_Init_Timer_0:
   314                           	callstack 0
   315                           
   316 ;; *************** function _FM_Timer0_Init *****************
   317 ;; Defined at:
   318 ;;		line 7 in file "FM_Timer0.c"
   319 ;; Parameters:    Size  Location     Type
   320 ;;  timer_config    2    0[COMRAM] PTR struct .
   321 ;;		 -> Init_Timer_0@my_timer0(6), 
   322 ;; Auto vars:     Size  Location     Type
   323 ;;		None
   324 ;; Return value:  Size  Location     Type
   325 ;;                  1    wreg      void 
   326 ;; Registers used:
   327 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   328 ;; Tracked objects:
   329 ;;		On entry : 0/0
   330 ;;		On exit  : 0/0
   331 ;;		Unchanged: 0/0
   332 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   333 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   334 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   335 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   336 ;;      Totals:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   337 ;;Total ram usage:        4 bytes
   338 ;; Hardware stack levels used: 1
   339 ;; Hardware stack levels required when called: 1
   340 ;; This function calls:
   341 ;;		Nothing
   342 ;; This function is called by:
   343 ;;		_Init_Timer_0
   344 ;; This function uses a non-reentrant model
   345 ;;
   346                           
   347                           	psect	text3
   348  000106                     __ptext3:
   349                           	callstack 0
   350  000106                     _FM_Timer0_Init:
   351                           	callstack 124
   352  000106                     
   353                           ;FM_Timer0.c: 7: void FM_Timer0_Init (_timer0_params_config_t *timer_configs);FM_Timer0.
      +                          c: 8: {;FM_Timer0.c: 11:     T0CON0 = 0x00;
   354  000106  0E00               	movlw	0
   355  000108  0103               	movlb	3	; () banked
   356  00010A  6F1A               	movwf	26,b	;volatile
   357                           
   358                           ;FM_Timer0.c: 12:     T0CON1 = 0x00;
   359  00010C  0E00               	movlw	0
   360  00010E  6F1B               	movwf	27,b	;volatile
   361  000110                     
   362                           ; BSR set to: 3
   363                           ;FM_Timer0.c: 16:     T0CON0 |= (timer_configs->timer0_enable << 0x7);
   364  000110  0061  F404  F4D9   	movff	FM_Timer0_Init@timer_configs,fsr2l
   365  000116  0061  F408  F4DA   	movff	FM_Timer0_Init@timer_configs+1,fsr2h
   366  00011C  50DF               	movf	indf2,w,c
   367  00011E  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   368  000120  0E00               	movlw	0
   369  000122  B003               	btfsc	??_FM_Timer0_Init^(0+1280),0,c
   370  000124  0E80               	movlw	128
   371  000126  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   372  000128  5003               	movf	??_FM_Timer0_Init^(0+1280),w,c
   373  00012A  131A               	iorwf	26,f,b	;volatile
   374  00012C                     
   375                           ; BSR set to: 3
   376                           ;FM_Timer0.c: 17:     T0CON0 |= (timer_configs->timer0_bits << 0x4);
   377  00012C  EE20 F001          	lfsr	2,1
   378  000130  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   379  000132  26D9               	addwf	fsr2l,f,c
   380  000134  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   381  000136  22DA               	addwfc	fsr2h,f,c
   382  000138  50DF               	movf	indf2,w,c
   383  00013A  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   384  00013C  3803               	swapf	??_FM_Timer0_Init^(0+1280),w,c
   385  00013E  0BF0               	andlw	240
   386  000140  131A               	iorwf	26,f,b	;volatile
   387  000142                     
   388                           ; BSR set to: 3
   389                           ;FM_Timer0.c: 18:     T0CON0 |= (timer_configs->timer0_postecaler << 0x0);
   390  000142  EE20 F002          	lfsr	2,2
   391  000146  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   392  000148  26D9               	addwf	fsr2l,f,c
   393  00014A  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   394  00014C  22DA               	addwfc	fsr2h,f,c
   395  00014E  50DF               	movf	indf2,w,c
   396  000150  131A               	iorwf	26,f,b	;volatile
   397  000152                     
   398                           ; BSR set to: 3
   399                           ;FM_Timer0.c: 21:     T0CON1 |= (timer_configs->timer0_clock_source << 0x5);
   400  000152  EE20 F003          	lfsr	2,3
   401  000156  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   402  000158  26D9               	addwf	fsr2l,f,c
   403  00015A  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   404  00015C  22DA               	addwfc	fsr2h,f,c
   405  00015E  50DF               	movf	indf2,w,c
   406  000160  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   407  000162  0E05               	movlw	5
   408  000164  6E04               	movwf	(??_FM_Timer0_Init+1)^(0+1280),c
   409  000166                     u55:
   410  000166  90D8               	bcf	status,0,c
   411  000168  3603               	rlcf	??_FM_Timer0_Init^(0+1280),f,c
   412  00016A  2E04               	decfsz	(??_FM_Timer0_Init+1)^(0+1280),f,c
   413  00016C  EFB3  F000         	goto	u55
   414  000170  5003               	movf	??_FM_Timer0_Init^(0+1280),w,c
   415  000172  131B               	iorwf	27,f,b	;volatile
   416  000174                     
   417                           ; BSR set to: 3
   418                           ;FM_Timer0.c: 22:     T0CON1 |= (timer_configs->timer0_counter_sync << 0x4);
   419  000174  EE20 F004          	lfsr	2,4
   420  000178  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   421  00017A  26D9               	addwf	fsr2l,f,c
   422  00017C  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   423  00017E  22DA               	addwfc	fsr2h,f,c
   424  000180  50DF               	movf	indf2,w,c
   425  000182  6E03               	movwf	??_FM_Timer0_Init^(0+1280),c
   426  000184  3803               	swapf	??_FM_Timer0_Init^(0+1280),w,c
   427  000186  0BF0               	andlw	240
   428  000188  131B               	iorwf	27,f,b	;volatile
   429  00018A                     
   430                           ; BSR set to: 3
   431                           ;FM_Timer0.c: 23:     T0CON1 |= (timer_configs->timer0_prescaler << 0x0);
   432  00018A  EE20 F005          	lfsr	2,5
   433  00018E  5001               	movf	FM_Timer0_Init@timer_configs^(0+1280),w,c
   434  000190  26D9               	addwf	fsr2l,f,c
   435  000192  5002               	movf	(FM_Timer0_Init@timer_configs+1)^(0+1280),w,c
   436  000194  22DA               	addwfc	fsr2h,f,c
   437  000196  50DF               	movf	indf2,w,c
   438  000198  131B               	iorwf	27,f,b	;volatile
   439  00019A                     
   440                           ; BSR set to: 3
   441  00019A  0012               	return		;funcret
   442  00019C                     __end_of_FM_Timer0_Init:
   443                           	callstack 0
   444                           
   445 ;; *************** function _Init_Internal_Oscillator *****************
   446 ;; Defined at:
   447 ;;		line 131 in file "main.c"
   448 ;; Parameters:    Size  Location     Type
   449 ;;		None
   450 ;; Auto vars:     Size  Location     Type
   451 ;;  my_clock        2    3[COMRAM] struct .
   452 ;; Return value:  Size  Location     Type
   453 ;;                  1    wreg      void 
   454 ;; Registers used:
   455 ;;		wreg, fsr2l, fsr2h, status,2, status,0, cstack
   456 ;; Tracked objects:
   457 ;;		On entry : 0/0
   458 ;;		On exit  : 0/0
   459 ;;		Unchanged: 0/0
   460 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   461 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   462 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   463 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   464 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   465 ;;Total ram usage:        2 bytes
   466 ;; Hardware stack levels used: 1
   467 ;; Hardware stack levels required when called: 2
   468 ;; This function calls:
   469 ;;		_FM_Hfintosc_Init
   470 ;; This function is called by:
   471 ;;		_main
   472 ;; This function uses a non-reentrant model
   473 ;;
   474                           
   475                           	psect	text4
   476  000254                     __ptext4:
   477                           	callstack 0
   478  000254                     _Init_Internal_Oscillator:
   479                           	callstack 124
   480  000254                     
   481                           ;main.c: 133:     _clock_hfintosc_params_t my_clock;;main.c: 134:     my_clock.divisor_c
      +                          lock = clock_div_1;
   482  000254  0E00               	movlw	0
   483  000256  6E04               	movwf	Init_Internal_Oscillator@my_clock^(0+1280),c
   484                           
   485                           ;main.c: 135:     my_clock.frecuencia_clock = freq_clk_4MHZ;
   486  000258  0E02               	movlw	2
   487  00025A  6E05               	movwf	(Init_Internal_Oscillator@my_clock+1)^(0+1280),c
   488  00025C                     
   489                           ;main.c: 137:     FM_Hfintosc_Init(&my_clock);
   490  00025C  0E04               	movlw	low Init_Internal_Oscillator@my_clock
   491  00025E  6E01               	movwf	FM_Hfintosc_Init@clock_params^(0+1280),c
   492  000260  0E05               	movlw	high Init_Internal_Oscillator@my_clock
   493  000262  6E02               	movwf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),c
   494  000264  ECCE  F000         	call	_FM_Hfintosc_Init	;wreg free
   495  000268  0012               	return		;funcret
   496  00026A                     __end_of_Init_Internal_Oscillator:
   497                           	callstack 0
   498                           
   499 ;; *************** function _FM_Hfintosc_Init *****************
   500 ;; Defined at:
   501 ;;		line 8 in file "system_config.c"
   502 ;; Parameters:    Size  Location     Type
   503 ;;  clock_params    2    0[COMRAM] PTR struct .
   504 ;;		 -> Init_Internal_Oscillator@my_clock(2), 
   505 ;; Auto vars:     Size  Location     Type
   506 ;;		None
   507 ;; Return value:  Size  Location     Type
   508 ;;                  1    wreg      void 
   509 ;; Registers used:
   510 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   511 ;; Tracked objects:
   512 ;;		On entry : 0/0
   513 ;;		On exit  : 0/0
   514 ;;		Unchanged: 0/0
   515 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   516 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   517 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   518 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   519 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   520 ;;Total ram usage:        3 bytes
   521 ;; Hardware stack levels used: 1
   522 ;; Hardware stack levels required when called: 1
   523 ;; This function calls:
   524 ;;		Nothing
   525 ;; This function is called by:
   526 ;;		_Init_Internal_Oscillator
   527 ;; This function uses a non-reentrant model
   528 ;;
   529                           
   530                           	psect	text5
   531  00019C                     __ptext5:
   532                           	callstack 0
   533  00019C                     _FM_Hfintosc_Init:
   534                           	callstack 124
   535  00019C                     
   536                           ;system_config.c: 8: void FM_Hfintosc_Init (_clock_hfintosc_params_t *clock_params);syst
      +                          em_config.c: 9: {;system_config.c: 10:     OSCCON1bits.NOSC = 0b110;
   537  00019C  0100               	movlb	0	; () banked
   538  00019E  51AD               	movf	173,w,b	;volatile
   539  0001A0  0B8F               	andlw	-113
   540  0001A2  0960               	iorlw	96
   541  0001A4  6FAD               	movwf	173,b	;volatile
   542  0001A6                     
   543                           ; BSR set to: 0
   544                           ;system_config.c: 11:     OSCCON1bits.NDIV = clock_params->divisor_clock;
   545  0001A6  0061  F404  F4D9   	movff	FM_Hfintosc_Init@clock_params,fsr2l
   546  0001AC  0061  F408  F4DA   	movff	FM_Hfintosc_Init@clock_params+1,fsr2h
   547  0001B2  50DF               	movf	indf2,w,c
   548  0001B4  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   549  0001B6  51AD               	movf	173,w,b	;volatile
   550  0001B8  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   551  0001BA  0BF0               	andlw	-16
   552  0001BC  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   553  0001BE  6FAD               	movwf	173,b	;volatile
   554  0001C0                     
   555                           ; BSR set to: 0
   556                           ;system_config.c: 12:     OSCFRQbits.HFFRQ = clock_params->frecuencia_clock;
   557  0001C0  EE20 F001          	lfsr	2,1
   558  0001C4  5001               	movf	FM_Hfintosc_Init@clock_params^(0+1280),w,c
   559  0001C6  26D9               	addwf	fsr2l,f,c
   560  0001C8  5002               	movf	(FM_Hfintosc_Init@clock_params+1)^(0+1280),w,c
   561  0001CA  22DA               	addwfc	fsr2h,f,c
   562  0001CC  50DF               	movf	indf2,w,c
   563  0001CE  6E03               	movwf	??_FM_Hfintosc_Init^(0+1280),c
   564  0001D0  51B1               	movf	177,w,b	;volatile
   565  0001D2  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   566  0001D4  0BF0               	andlw	-16
   567  0001D6  1803               	xorwf	??_FM_Hfintosc_Init^(0+1280),w,c
   568  0001D8  6FB1               	movwf	177,b	;volatile
   569  0001DA                     
   570                           ; BSR set to: 0
   571  0001DA  0012               	return		;funcret
   572  0001DC                     __end_of_FM_Hfintosc_Init:
   573                           	callstack 0
   574                           
   575 ;; *************** function _Init_Gpio_System *****************
   576 ;; Defined at:
   577 ;;		line 91 in file "main.c"
   578 ;; Parameters:    Size  Location     Type
   579 ;;		None
   580 ;; Auto vars:     Size  Location     Type
   581 ;;		None
   582 ;; Return value:  Size  Location     Type
   583 ;;                  1    wreg      void 
   584 ;; Registers used:
   585 ;;		status,2, status,0
   586 ;; Tracked objects:
   587 ;;		On entry : 0/0
   588 ;;		On exit  : 0/0
   589 ;;		Unchanged: 0/0
   590 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   591 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   592 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   593 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   594 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   595 ;;Total ram usage:        0 bytes
   596 ;; Hardware stack levels used: 1
   597 ;; Hardware stack levels required when called: 1
   598 ;; This function calls:
   599 ;;		Nothing
   600 ;; This function is called by:
   601 ;;		_main
   602 ;; This function uses a non-reentrant model
   603 ;;
   604                           
   605                           	psect	text6
   606  00028A                     __ptext6:
   607                           	callstack 0
   608  00028A                     _Init_Gpio_System:
   609                           	callstack 125
   610  00028A                     
   611                           ;main.c: 93:     TRISF &= ~(1 << 3);
   612  00028A  96CB               	bcf	203,3,c	;volatile
   613                           
   614                           ;main.c: 94:     LATF |= (1 << 3);;
   615  00028C  86C3               	bsf	195,3,c	;volatile
   616  00028E  0012               	return		;funcret
   617  000290                     __end_of_Init_Gpio_System:
   618                           	callstack 0
   619                           
   620 ;; *************** function _Timer_Interrupt *****************
   621 ;; Defined at:
   622 ;;		line 31 in file "main.c"
   623 ;; Parameters:    Size  Location     Type
   624 ;;		None
   625 ;; Auto vars:     Size  Location     Type
   626 ;;		None
   627 ;; Return value:  Size  Location     Type
   628 ;;                  1    wreg      void 
   629 ;; Registers used:
   630 ;;		wreg, status,2, status,0
   631 ;; Tracked objects:
   632 ;;		On entry : 0/0
   633 ;;		On exit  : 0/0
   634 ;;		Unchanged: 0/0
   635 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   636 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   637 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   638 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   639 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   640 ;;Total ram usage:        0 bytes
   641 ;; Hardware stack levels used: 1
   642 ;; This function calls:
   643 ;;		Nothing
   644 ;; This function is called by:
   645 ;;		Interrupt level 2
   646 ;; This function uses a non-reentrant model
   647 ;;
   648                           
   649                           	psect	text7
   650  00020C                     __ptext7:
   651                           	callstack 0
   652  00020C                     _Timer_Interrupt:
   653                           	callstack 124
   654  00020C                     
   655                           ;main.c: 33:     if ((PIE3 & (1 << 0x7)) && (PIR3 & (1 << 0x7)))
   656  00020C  AEA1               	btfss	161,7,c	;volatile
   657  00020E  EF0B  F001         	goto	i2u3_41
   658  000212  EF0D  F001         	goto	i2u3_40
   659  000216                     i2u3_41:
   660  000216  EF1C  F001         	goto	i2l50
   661  00021A                     i2u3_40:
   662  00021A  AEB1               	btfss	177,7,c	;volatile
   663  00021C  EF12  F001         	goto	i2u4_41
   664  000220  EF14  F001         	goto	i2u4_40
   665  000224                     i2u4_41:
   666  000224  EF1C  F001         	goto	i2l50
   667  000228                     i2u4_40:
   668  000228                     
   669                           ;main.c: 34:     {;main.c: 35:         TMR0H = 0x0B;
   670  000228  0E0B               	movlw	11
   671  00022A  0103               	movlb	3	; () banked
   672  00022C  6F19               	movwf	25,b	;volatile
   673                           
   674                           ;main.c: 36:         TMR0L = 0xDC;
   675  00022E  0EDC               	movlw	220
   676  000230  6F18               	movwf	24,b	;volatile
   677  000232                     
   678                           ; BSR set to: 3
   679                           ;main.c: 38:         LATF ^= (1 << 3);;
   680  000232  0E08               	movlw	8
   681  000234  1AC3               	xorwf	195,f,c	;volatile
   682  000236                     
   683                           ; BSR set to: 3
   684                           ;main.c: 40:         PIR3 &= ~(1 << 0x7);
   685  000236  9EB1               	bcf	177,7,c	;volatile
   686  000238                     i2l50:
   687  000238  0011               	retfie		f
   688  00023A                     __end_of_Timer_Interrupt:
   689                           	callstack 0
   690                           
   691                           ;
   692                           ; Interrupt Vector Table @ 0x8
   693                           ;
   694                           
   695                           	psect	ivt0x8
   696  000008                     __pivt0x8:
   697                           	callstack 0
   698  000008                     ivt0x8_base:
   699                           	callstack 0
   700                           
   701                           ; Vector 0 : SWINT
   702  000008  0040               	dw	ivt0x8_undefint shr (0+2)
   703                           
   704                           ; Vector 1 : HLVD
   705  00000A  0040               	dw	ivt0x8_undefint shr (0+2)
   706                           
   707                           ; Vector 2 : OSF
   708  00000C  0040               	dw	ivt0x8_undefint shr (0+2)
   709                           
   710                           ; Vector 3 : CSW
   711  00000E  0040               	dw	ivt0x8_undefint shr (0+2)
   712                           
   713                           ; Vector 4 : Undefined
   714  000010  0040               	dw	ivt0x8_undefint shr (0+2)
   715                           
   716                           ; Vector 5 : CLC1
   717  000012  0040               	dw	ivt0x8_undefint shr (0+2)
   718                           
   719                           ; Vector 6 : Undefined
   720  000014  0040               	dw	ivt0x8_undefint shr (0+2)
   721                           
   722                           ; Vector 7 : IOC
   723  000016  0040               	dw	ivt0x8_undefint shr (0+2)
   724                           
   725                           ; Vector 8 : INT0
   726  000018  0040               	dw	ivt0x8_undefint shr (0+2)
   727                           
   728                           ; Vector 9 : ZCD
   729  00001A  0040               	dw	ivt0x8_undefint shr (0+2)
   730                           
   731                           ; Vector 10 : AD
   732  00001C  0040               	dw	ivt0x8_undefint shr (0+2)
   733                           
   734                           ; Vector 11 : ACT
   735  00001E  0040               	dw	ivt0x8_undefint shr (0+2)
   736                           
   737                           ; Vector 12 : CMP1
   738  000020  0040               	dw	ivt0x8_undefint shr (0+2)
   739                           
   740                           ; Vector 13 : SMT1
   741  000022  0040               	dw	ivt0x8_undefint shr (0+2)
   742                           
   743                           ; Vector 14 : SMT1PRA
   744  000024  0040               	dw	ivt0x8_undefint shr (0+2)
   745                           
   746                           ; Vector 15 : SMT1PRW
   747  000026  0040               	dw	ivt0x8_undefint shr (0+2)
   748                           
   749                           ; Vector 16 : ADT
   750  000028  0040               	dw	ivt0x8_undefint shr (0+2)
   751                           
   752                           ; Vector 17 : Undefined
   753  00002A  0040               	dw	ivt0x8_undefint shr (0+2)
   754                           
   755                           ; Vector 18 : Undefined
   756  00002C  0040               	dw	ivt0x8_undefint shr (0+2)
   757                           
   758                           ; Vector 19 : Undefined
   759  00002E  0040               	dw	ivt0x8_undefint shr (0+2)
   760                           
   761                           ; Vector 20 : DMA1SCNT
   762  000030  0040               	dw	ivt0x8_undefint shr (0+2)
   763                           
   764                           ; Vector 21 : DMA1DCNT
   765  000032  0040               	dw	ivt0x8_undefint shr (0+2)
   766                           
   767                           ; Vector 22 : DMA1OR
   768  000034  0040               	dw	ivt0x8_undefint shr (0+2)
   769                           
   770                           ; Vector 23 : DMA1A
   771  000036  0040               	dw	ivt0x8_undefint shr (0+2)
   772                           
   773                           ; Vector 24 : SPI1RX
   774  000038  0040               	dw	ivt0x8_undefint shr (0+2)
   775                           
   776                           ; Vector 25 : SPI1TX
   777  00003A  0040               	dw	ivt0x8_undefint shr (0+2)
   778                           
   779                           ; Vector 26 : SPI1
   780  00003C  0040               	dw	ivt0x8_undefint shr (0+2)
   781                           
   782                           ; Vector 27 : TMR2
   783  00003E  0040               	dw	ivt0x8_undefint shr (0+2)
   784                           
   785                           ; Vector 28 : TMR1
   786  000040  0040               	dw	ivt0x8_undefint shr (0+2)
   787                           
   788                           ; Vector 29 : TMR1G
   789  000042  0040               	dw	ivt0x8_undefint shr (0+2)
   790                           
   791                           ; Vector 30 : CCP1
   792  000044  0040               	dw	ivt0x8_undefint shr (0+2)
   793                           
   794                           ; Vector 31 : TMR0
   795  000046  0083               	dw	_Timer_Interrupt shr (0+2)
   796                           
   797                           ; Vector 32 : U1RX
   798  000048  0040               	dw	ivt0x8_undefint shr (0+2)
   799                           
   800                           ; Vector 33 : U1TX
   801  00004A  0040               	dw	ivt0x8_undefint shr (0+2)
   802                           
   803                           ; Vector 34 : U1E
   804  00004C  0040               	dw	ivt0x8_undefint shr (0+2)
   805                           
   806                           ; Vector 35 : U1
   807  00004E  0040               	dw	ivt0x8_undefint shr (0+2)
   808                           
   809                           ; Vector 36 : Undefined
   810  000050  0040               	dw	ivt0x8_undefint shr (0+2)
   811                           
   812                           ; Vector 37 : Undefined
   813  000052  0040               	dw	ivt0x8_undefint shr (0+2)
   814                           
   815                           ; Vector 38 : PWM1PR
   816  000054  0040               	dw	ivt0x8_undefint shr (0+2)
   817                           
   818                           ; Vector 39 : PWM1
   819  000056  0040               	dw	ivt0x8_undefint shr (0+2)
   820                           
   821                           ; Vector 40 : SPI2RX
   822  000058  0040               	dw	ivt0x8_undefint shr (0+2)
   823                           
   824                           ; Vector 41 : SPI2TX
   825  00005A  0040               	dw	ivt0x8_undefint shr (0+2)
   826                           
   827                           ; Vector 42 : SPI2
   828  00005C  0040               	dw	ivt0x8_undefint shr (0+2)
   829                           
   830                           ; Vector 43 : Undefined
   831  00005E  0040               	dw	ivt0x8_undefint shr (0+2)
   832                           
   833                           ; Vector 44 : TMR3
   834  000060  0040               	dw	ivt0x8_undefint shr (0+2)
   835                           
   836                           ; Vector 45 : TMR3G
   837  000062  0040               	dw	ivt0x8_undefint shr (0+2)
   838                           
   839                           ; Vector 46 : PWM2PR
   840  000064  0040               	dw	ivt0x8_undefint shr (0+2)
   841                           
   842                           ; Vector 47 : PWM2
   843  000066  0040               	dw	ivt0x8_undefint shr (0+2)
   844                           
   845                           ; Vector 48 : INT1
   846  000068  0040               	dw	ivt0x8_undefint shr (0+2)
   847                           
   848                           ; Vector 49 : CLC2
   849  00006A  0040               	dw	ivt0x8_undefint shr (0+2)
   850                           
   851                           ; Vector 50 : CWG1
   852  00006C  0040               	dw	ivt0x8_undefint shr (0+2)
   853                           
   854                           ; Vector 51 : NCO1
   855  00006E  0040               	dw	ivt0x8_undefint shr (0+2)
   856                           
   857                           ; Vector 52 : DMA2SCNT
   858  000070  0040               	dw	ivt0x8_undefint shr (0+2)
   859                           
   860                           ; Vector 53 : DMA2DCNT
   861  000072  0040               	dw	ivt0x8_undefint shr (0+2)
   862                           
   863                           ; Vector 54 : DMA2OR
   864  000074  0040               	dw	ivt0x8_undefint shr (0+2)
   865                           
   866                           ; Vector 55 : DMA2A
   867  000076  0040               	dw	ivt0x8_undefint shr (0+2)
   868                           
   869                           ; Vector 56 : I2C1RX
   870  000078  0040               	dw	ivt0x8_undefint shr (0+2)
   871                           
   872                           ; Vector 57 : I2C1TX
   873  00007A  0040               	dw	ivt0x8_undefint shr (0+2)
   874                           
   875                           ; Vector 58 : I2C1
   876  00007C  0040               	dw	ivt0x8_undefint shr (0+2)
   877                           
   878                           ; Vector 59 : I2C1E
   879  00007E  0040               	dw	ivt0x8_undefint shr (0+2)
   880                           
   881                           ; Vector 60 : Undefined
   882  000080  0040               	dw	ivt0x8_undefint shr (0+2)
   883                           
   884                           ; Vector 61 : CLC3
   885  000082  0040               	dw	ivt0x8_undefint shr (0+2)
   886                           
   887                           ; Vector 62 : PWM3PR
   888  000084  0040               	dw	ivt0x8_undefint shr (0+2)
   889                           
   890                           ; Vector 63 : PWM3
   891  000086  0040               	dw	ivt0x8_undefint shr (0+2)
   892                           
   893                           ; Vector 64 : U2RX
   894  000088  0040               	dw	ivt0x8_undefint shr (0+2)
   895                           
   896                           ; Vector 65 : U2TX
   897  00008A  0040               	dw	ivt0x8_undefint shr (0+2)
   898                           
   899                           ; Vector 66 : U2E
   900  00008C  0040               	dw	ivt0x8_undefint shr (0+2)
   901                           
   902                           ; Vector 67 : U2
   903  00008E  0040               	dw	ivt0x8_undefint shr (0+2)
   904                           
   905                           ; Vector 68 : TMR5
   906  000090  0040               	dw	ivt0x8_undefint shr (0+2)
   907                           
   908                           ; Vector 69 : TMR5G
   909  000092  0040               	dw	ivt0x8_undefint shr (0+2)
   910                           
   911                           ; Vector 70 : CCP2
   912  000094  0040               	dw	ivt0x8_undefint shr (0+2)
   913                           
   914                           ; Vector 71 : SCAN
   915  000096  0040               	dw	ivt0x8_undefint shr (0+2)
   916                           
   917                           ; Vector 72 : U3RX
   918  000098  0040               	dw	ivt0x8_undefint shr (0+2)
   919                           
   920                           ; Vector 73 : U3TX
   921  00009A  0040               	dw	ivt0x8_undefint shr (0+2)
   922                           
   923                           ; Vector 74 : U3E
   924  00009C  0040               	dw	ivt0x8_undefint shr (0+2)
   925                           
   926                           ; Vector 75 : U3
   927  00009E  0040               	dw	ivt0x8_undefint shr (0+2)
   928                           
   929                           ; Vector 76 : Undefined
   930  0000A0  0040               	dw	ivt0x8_undefint shr (0+2)
   931                           
   932                           ; Vector 77 : CLC4
   933  0000A2  0040               	dw	ivt0x8_undefint shr (0+2)
   934                           
   935                           ; Vector 78 : Undefined
   936  0000A4  0040               	dw	ivt0x8_undefint shr (0+2)
   937                           
   938                           ; Vector 79 : Undefined
   939  0000A6  0040               	dw	ivt0x8_undefint shr (0+2)
   940                           
   941                           ; Vector 80 : INT2
   942  0000A8  0040               	dw	ivt0x8_undefint shr (0+2)
   943                           
   944                           ; Vector 81 : CLC5
   945  0000AA  0040               	dw	ivt0x8_undefint shr (0+2)
   946                           
   947                           ; Vector 82 : CWG2
   948  0000AC  0040               	dw	ivt0x8_undefint shr (0+2)
   949                           
   950                           ; Vector 83 : NCO2
   951  0000AE  0040               	dw	ivt0x8_undefint shr (0+2)
   952                           
   953                           ; Vector 84 : DMA3SCNT
   954  0000B0  0040               	dw	ivt0x8_undefint shr (0+2)
   955                           
   956                           ; Vector 85 : DMA3DCNT
   957  0000B2  0040               	dw	ivt0x8_undefint shr (0+2)
   958                           
   959                           ; Vector 86 : DMA3OR
   960  0000B4  0040               	dw	ivt0x8_undefint shr (0+2)
   961                           
   962                           ; Vector 87 : DMA3A
   963  0000B6  0040               	dw	ivt0x8_undefint shr (0+2)
   964                           
   965                           ; Vector 88 : CCP3
   966  0000B8  0040               	dw	ivt0x8_undefint shr (0+2)
   967                           
   968                           ; Vector 89 : CLC6
   969  0000BA  0040               	dw	ivt0x8_undefint shr (0+2)
   970                           
   971                           ; Vector 90 : CWG3
   972  0000BC  0040               	dw	ivt0x8_undefint shr (0+2)
   973                           
   974                           ; Vector 91 : TMR4
   975  0000BE  0040               	dw	ivt0x8_undefint shr (0+2)
   976                           
   977                           ; Vector 92 : DMA4SCNT
   978  0000C0  0040               	dw	ivt0x8_undefint shr (0+2)
   979                           
   980                           ; Vector 93 : DMA4DCNT
   981  0000C2  0040               	dw	ivt0x8_undefint shr (0+2)
   982                           
   983                           ; Vector 94 : DMA4OR
   984  0000C4  0040               	dw	ivt0x8_undefint shr (0+2)
   985                           
   986                           ; Vector 95 : DMA4A
   987  0000C6  0040               	dw	ivt0x8_undefint shr (0+2)
   988                           
   989                           ; Vector 96 : U4RX
   990  0000C8  0040               	dw	ivt0x8_undefint shr (0+2)
   991                           
   992                           ; Vector 97 : U4TX
   993  0000CA  0040               	dw	ivt0x8_undefint shr (0+2)
   994                           
   995                           ; Vector 98 : U4E
   996  0000CC  0040               	dw	ivt0x8_undefint shr (0+2)
   997                           
   998                           ; Vector 99 : U4
   999  0000CE  0040               	dw	ivt0x8_undefint shr (0+2)
  1000                           
  1001                           ; Vector 100 : DMA5SCNT
  1002  0000D0  0040               	dw	ivt0x8_undefint shr (0+2)
  1003                           
  1004                           ; Vector 101 : DMA5DCNT
  1005  0000D2  0040               	dw	ivt0x8_undefint shr (0+2)
  1006                           
  1007                           ; Vector 102 : DMA5OR
  1008  0000D4  0040               	dw	ivt0x8_undefint shr (0+2)
  1009                           
  1010                           ; Vector 103 : DMA5A
  1011  0000D6  0040               	dw	ivt0x8_undefint shr (0+2)
  1012                           
  1013                           ; Vector 104 : U5RX
  1014  0000D8  0040               	dw	ivt0x8_undefint shr (0+2)
  1015                           
  1016                           ; Vector 105 : U5TX
  1017  0000DA  0040               	dw	ivt0x8_undefint shr (0+2)
  1018                           
  1019                           ; Vector 106 : U5E
  1020  0000DC  0040               	dw	ivt0x8_undefint shr (0+2)
  1021                           
  1022                           ; Vector 107 : U5
  1023  0000DE  0040               	dw	ivt0x8_undefint shr (0+2)
  1024                           
  1025                           ; Vector 108 : DMA6SCNT
  1026  0000E0  0040               	dw	ivt0x8_undefint shr (0+2)
  1027                           
  1028                           ; Vector 109 : DMA6DCNT
  1029  0000E2  0040               	dw	ivt0x8_undefint shr (0+2)
  1030                           
  1031                           ; Vector 110 : DMA6OR
  1032  0000E4  0040               	dw	ivt0x8_undefint shr (0+2)
  1033                           
  1034                           ; Vector 111 : DMA6A
  1035  0000E6  0040               	dw	ivt0x8_undefint shr (0+2)
  1036                           
  1037                           ; Vector 112 : Undefined
  1038  0000E8  0040               	dw	ivt0x8_undefint shr (0+2)
  1039                           
  1040                           ; Vector 113 : CLC7
  1041  0000EA  0040               	dw	ivt0x8_undefint shr (0+2)
  1042                           
  1043                           ; Vector 114 : CMP2
  1044  0000EC  0040               	dw	ivt0x8_undefint shr (0+2)
  1045                           
  1046                           ; Vector 115 : NCO3
  1047  0000EE  0040               	dw	ivt0x8_undefint shr (0+2)
  1048                           
  1049                           ; Vector 116 : Undefined
  1050  0000F0  0040               	dw	ivt0x8_undefint shr (0+2)
  1051                           
  1052                           ; Vector 117 : Undefined
  1053  0000F2  0040               	dw	ivt0x8_undefint shr (0+2)
  1054                           
  1055                           ; Vector 118 : Undefined
  1056  0000F4  0040               	dw	ivt0x8_undefint shr (0+2)
  1057                           
  1058                           ; Vector 119 : Undefined
  1059  0000F6  0040               	dw	ivt0x8_undefint shr (0+2)
  1060                           
  1061                           ; Vector 120 : NVM
  1062  0000F8  0040               	dw	ivt0x8_undefint shr (0+2)
  1063                           
  1064                           ; Vector 121 : CLC8
  1065  0000FA  0040               	dw	ivt0x8_undefint shr (0+2)
  1066                           
  1067                           ; Vector 122 : CRC
  1068  0000FC  0040               	dw	ivt0x8_undefint shr (0+2)
  1069                           
  1070                           ; Vector 123 : TMR6
  1071  0000FE  0040               	dw	ivt0x8_undefint shr (0+2)
  1072  000100                     ivt0x8_undefint:
  1073                           	callstack 0
  1074  000100  00FF               	reset	
  1075  0000                     
  1076                           	psect	rparam
  1077  0000                     
  1078                           	psect	idloc
  1079                           
  1080                           ;Config register IDLOC0 @ 0x200000
  1081                           ;	unspecified, using default values
  1082  200000                     	org	2097152
  1083  200000  0FFF               	dw	4095
  1084                           
  1085                           ;Config register IDLOC1 @ 0x200002
  1086                           ;	unspecified, using default values
  1087  200002                     	org	2097154
  1088  200002  0FFF               	dw	4095
  1089                           
  1090                           ;Config register IDLOC2 @ 0x200004
  1091                           ;	unspecified, using default values
  1092  200004                     	org	2097156
  1093  200004  0FFF               	dw	4095
  1094                           
  1095                           ;Config register IDLOC3 @ 0x200006
  1096                           ;	unspecified, using default values
  1097  200006                     	org	2097158
  1098  200006  0FFF               	dw	4095
  1099                           
  1100                           ;Config register IDLOC4 @ 0x200008
  1101                           ;	unspecified, using default values
  1102  200008                     	org	2097160
  1103  200008  0FFF               	dw	4095
  1104                           
  1105                           ;Config register IDLOC5 @ 0x20000A
  1106                           ;	unspecified, using default values
  1107  20000A                     	org	2097162
  1108  20000A  0FFF               	dw	4095
  1109                           
  1110                           ;Config register IDLOC6 @ 0x20000C
  1111                           ;	unspecified, using default values
  1112  20000C                     	org	2097164
  1113  20000C  0FFF               	dw	4095
  1114                           
  1115                           ;Config register IDLOC7 @ 0x20000E
  1116                           ;	unspecified, using default values
  1117  20000E                     	org	2097166
  1118  20000E  0FFF               	dw	4095
  1119                           
  1120                           ;Config register IDLOC8 @ 0x200010
  1121                           ;	unspecified, using default values
  1122  200010                     	org	2097168
  1123  200010  0FFF               	dw	4095
  1124                           
  1125                           ;Config register IDLOC9 @ 0x200012
  1126                           ;	unspecified, using default values
  1127  200012                     	org	2097170
  1128  200012  0FFF               	dw	4095
  1129                           
  1130                           ;Config register IDLOC10 @ 0x200014
  1131                           ;	unspecified, using default values
  1132  200014                     	org	2097172
  1133  200014  0FFF               	dw	4095
  1134                           
  1135                           ;Config register IDLOC11 @ 0x200016
  1136                           ;	unspecified, using default values
  1137  200016                     	org	2097174
  1138  200016  0FFF               	dw	4095
  1139                           
  1140                           ;Config register IDLOC12 @ 0x200018
  1141                           ;	unspecified, using default values
  1142  200018                     	org	2097176
  1143  200018  0FFF               	dw	4095
  1144                           
  1145                           ;Config register IDLOC13 @ 0x20001A
  1146                           ;	unspecified, using default values
  1147  20001A                     	org	2097178
  1148  20001A  0FFF               	dw	4095
  1149                           
  1150                           ;Config register IDLOC14 @ 0x20001C
  1151                           ;	unspecified, using default values
  1152  20001C                     	org	2097180
  1153  20001C  0FFF               	dw	4095
  1154                           
  1155                           ;Config register IDLOC15 @ 0x20001E
  1156                           ;	unspecified, using default values
  1157  20001E                     	org	2097182
  1158  20001E  0FFF               	dw	4095
  1159                           
  1160                           ;Config register IDLOC16 @ 0x200020
  1161                           ;	unspecified, using default values
  1162  200020                     	org	2097184
  1163  200020  0FFF               	dw	4095
  1164                           
  1165                           ;Config register IDLOC17 @ 0x200022
  1166                           ;	unspecified, using default values
  1167  200022                     	org	2097186
  1168  200022  0FFF               	dw	4095
  1169                           
  1170                           ;Config register IDLOC18 @ 0x200024
  1171                           ;	unspecified, using default values
  1172  200024                     	org	2097188
  1173  200024  0FFF               	dw	4095
  1174                           
  1175                           ;Config register IDLOC19 @ 0x200026
  1176                           ;	unspecified, using default values
  1177  200026                     	org	2097190
  1178  200026  0FFF               	dw	4095
  1179                           
  1180                           ;Config register IDLOC20 @ 0x200028
  1181                           ;	unspecified, using default values
  1182  200028                     	org	2097192
  1183  200028  0FFF               	dw	4095
  1184                           
  1185                           ;Config register IDLOC21 @ 0x20002A
  1186                           ;	unspecified, using default values
  1187  20002A                     	org	2097194
  1188  20002A  0FFF               	dw	4095
  1189                           
  1190                           ;Config register IDLOC22 @ 0x20002C
  1191                           ;	unspecified, using default values
  1192  20002C                     	org	2097196
  1193  20002C  0FFF               	dw	4095
  1194                           
  1195                           ;Config register IDLOC23 @ 0x20002E
  1196                           ;	unspecified, using default values
  1197  20002E                     	org	2097198
  1198  20002E  0FFF               	dw	4095
  1199                           
  1200                           ;Config register IDLOC24 @ 0x200030
  1201                           ;	unspecified, using default values
  1202  200030                     	org	2097200
  1203  200030  0FFF               	dw	4095
  1204                           
  1205                           ;Config register IDLOC25 @ 0x200032
  1206                           ;	unspecified, using default values
  1207  200032                     	org	2097202
  1208  200032  0FFF               	dw	4095
  1209                           
  1210                           ;Config register IDLOC26 @ 0x200034
  1211                           ;	unspecified, using default values
  1212  200034                     	org	2097204
  1213  200034  0FFF               	dw	4095
  1214                           
  1215                           ;Config register IDLOC27 @ 0x200036
  1216                           ;	unspecified, using default values
  1217  200036                     	org	2097206
  1218  200036  0FFF               	dw	4095
  1219                           
  1220                           ;Config register IDLOC28 @ 0x200038
  1221                           ;	unspecified, using default values
  1222  200038                     	org	2097208
  1223  200038  0FFF               	dw	4095
  1224                           
  1225                           ;Config register IDLOC29 @ 0x20003A
  1226                           ;	unspecified, using default values
  1227  20003A                     	org	2097210
  1228  20003A  0FFF               	dw	4095
  1229                           
  1230                           ;Config register IDLOC30 @ 0x20003C
  1231                           ;	unspecified, using default values
  1232  20003C                     	org	2097212
  1233  20003C  0FFF               	dw	4095
  1234                           
  1235                           ;Config register IDLOC31 @ 0x20003E
  1236                           ;	unspecified, using default values
  1237  20003E                     	org	2097214
  1238  20003E  0FFF               	dw	4095
  1239                           
  1240                           	psect	config
  1241                           
  1242                           ;Config register CONFIG1 @ 0x300000
  1243                           ;	External Oscillator Selection
  1244                           ;	FEXTOSC = OFF, Oscillator not enabled
  1245                           ;	Reset Oscillator Selection
  1246                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
  1247  300000                     	org	3145728
  1248  300000  8C                 	db	140
  1249                           
  1250                           ;Config register CONFIG2 @ 0x300001
  1251                           ;	Clock out Enable bit
  1252                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
  1253                           ;	PRLOCKED One-Way Set Enable bit
  1254                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
  1255                           ;	Clock Switch Enable bit
  1256                           ;	CSWEN = OFF, The NOSC and NDIV bits cannot be changed by user software
  1257                           ;	Fail-Safe Clock Monitor Enable bit
  1258                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1259  300001                     	org	3145729
  1260  300001  D5                 	db	213
  1261                           
  1262                           ;Config register CONFIG3 @ 0x300002
  1263                           ;	MCLR Enable bit
  1264                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
  1265                           ;	Power-up timer selection bits
  1266                           ;	PWRTS = PWRT_OFF, PWRT is disabled
  1267                           ;	Multi-vector enable bit
  1268                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
  1269                           ;	IVTLOCK bit One-way set enable bit
  1270                           ;	IVT1WAY = OFF, IVTLOCKED bit can be cleared and set repeatedly
  1271                           ;	Low Power BOR Enable bit
  1272                           ;	LPBOREN = OFF, Low-Power BOR disabled
  1273                           ;	Brown-out Reset Enable bits
  1274                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
  1275  300002                     	org	3145730
  1276  300002  EF                 	db	239
  1277                           
  1278                           ;Config register CONFIG4 @ 0x300003
  1279                           ;	Brown-out Reset Voltage Selection bits
  1280                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
  1281                           ;	ZCD Disable bit
  1282                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
  1283                           ;	PPSLOCK bit One-Way Set Enable bit
  1284                           ;	PPS1WAY = OFF, PPSLOCKED bit can be set and cleared repeatedly (subject to the unlock 
      +                          sequence)
  1285                           ;	Stack Full/Underflow Reset Enable bit
  1286                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
  1287                           ;	Low Voltage Programming Enable bit
  1288                           ;	LVP = OFF, HV on MCLR/VPP must be used for programming
  1289                           ;	Extended Instruction Set Enable bit
  1290                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
  1291  300003                     	org	3145731
  1292  300003  C7                 	db	199
  1293                           
  1294                           ;Config register CONFIG5 @ 0x300004
  1295                           ;	WDT Period selection bits
  1296                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  1297                           ;	WDT operating mode
  1298                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
  1299  300004                     	org	3145732
  1300  300004  9F                 	db	159
  1301                           
  1302                           ;Config register CONFIG6 @ 0x300005
  1303                           ;	WDT Window Select bits
  1304                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  1305                           ;	WDT input clock selector
  1306                           ;	WDTCCS = SC, Software Control
  1307  300005                     	org	3145733
  1308  300005  FF                 	db	255
  1309                           
  1310                           ;Config register CONFIG7 @ 0x300006
  1311                           ;	Boot Block Size selection bits
  1312                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
  1313                           ;	Boot Block enable bit
  1314                           ;	BBEN = OFF, Boot block disabled
  1315                           ;	Storage Area Flash enable bit
  1316                           ;	SAFEN = OFF, SAF disabled
  1317                           ;	Background Debugger
  1318                           ;	DEBUG = OFF, Background Debugger disabled
  1319  300006                     	org	3145734
  1320  300006  FF                 	db	255
  1321                           
  1322                           ;Config register CONFIG8 @ 0x300007
  1323                           ;	Boot Block Write Protection bit
  1324                           ;	WRTB = OFF, Boot Block not Write protected
  1325                           ;	Configuration Register Write Protection bit
  1326                           ;	WRTC = OFF, Configuration registers not Write protected
  1327                           ;	Data EEPROM Write Protection bit
  1328                           ;	WRTD = OFF, Data EEPROM not Write protected
  1329                           ;	SAF Write protection bit
  1330                           ;	WRTSAF = OFF, SAF not Write Protected
  1331                           ;	Application Block write protection bit
  1332                           ;	WRTAPP = OFF, Application Block not write protected
  1333  300007                     	org	3145735
  1334  300007  FF                 	db	255
  1335                           
  1336                           ; Padding undefined space
  1337  300008                     	org	3145736
  1338  300008  FF                 	db	255
  1339                           
  1340                           ;Config register CONFIG10 @ 0x300009
  1341                           ;	PFM and Data EEPROM Code Protection bit
  1342                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
  1343  300009                     	org	3145737
  1344  300009  FF                 	db	255
  1345                           tosu	equ	0x4FF
  1346                           tosh	equ	0x4FE
  1347                           tosl	equ	0x4FD
  1348                           stkptr	equ	0x4FC
  1349                           pclatu	equ	0x4FB
  1350                           pclath	equ	0x4FA
  1351                           pcl	equ	0x4F9
  1352                           tblptru	equ	0x4F8
  1353                           tblptrh	equ	0x4F7
  1354                           tblptrl	equ	0x4F6
  1355                           tablat	equ	0x4F5
  1356                           prodh	equ	0x4F4
  1357                           prodl	equ	0x4F3
  1358                           indf0	equ	0x4EF
  1359                           postinc0	equ	0x4EE
  1360                           postdec0	equ	0x4ED
  1361                           preinc0	equ	0x4EC
  1362                           plusw0	equ	0x4EB
  1363                           fsr0h	equ	0x4EA
  1364                           fsr0l	equ	0x4E9
  1365                           wreg	equ	0x4E8
  1366                           indf1	equ	0x4E7
  1367                           postinc1	equ	0x4E6
  1368                           postdec1	equ	0x4E5
  1369                           preinc1	equ	0x4E4
  1370                           plusw1	equ	0x4E3
  1371                           fsr1h	equ	0x4E2
  1372                           fsr1l	equ	0x4E1
  1373                           bsr	equ	0x4E0
  1374                           indf2	equ	0x4DF
  1375                           postinc2	equ	0x4DE
  1376                           postdec2	equ	0x4DD
  1377                           preinc2	equ	0x4DC
  1378                           plusw2	equ	0x4DB
  1379                           fsr2h	equ	0x4DA
  1380                           fsr2l	equ	0x4D9
  1381                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95     10      10
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    FM_Hfintosc_Init@clock_params	PTR struct . size(2) Largest target is 2
		 -> Init_Internal_Oscillator@my_clock(COMRAM[2]), 

    FM_Timer0_Init@timer_configs	PTR struct . size(2) Largest target is 6
		 -> Init_Timer_0@my_timer0(COMRAM[6]), 


Critical Paths under _main in COMRAM

    _main->_Init_Timer_0
    _Init_Timer_0->_FM_Timer0_Init
    _Init_Internal_Oscillator->_FM_Hfintosc_Init

Critical Paths under _Timer_Interrupt in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _Timer_Interrupt in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _Timer_Interrupt in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _Timer_Interrupt in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _Timer_Interrupt in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _Timer_Interrupt in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _Timer_Interrupt in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _Timer_Interrupt in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _Timer_Interrupt in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _Timer_Interrupt in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _Timer_Interrupt in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _Timer_Interrupt in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _Timer_Interrupt in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _Timer_Interrupt in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _Timer_Interrupt in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _Timer_Interrupt in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _Timer_Interrupt in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _Timer_Interrupt in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _Timer_Interrupt in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _Timer_Interrupt in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _Timer_Interrupt in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _Timer_Interrupt in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _Timer_Interrupt in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _Timer_Interrupt in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _Timer_Interrupt in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _Timer_Interrupt in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _Timer_Interrupt in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _Timer_Interrupt in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _Timer_Interrupt in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _Timer_Interrupt in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _Timer_Interrupt in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _Timer_Interrupt in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _Timer_Interrupt in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0     526
                   _Init_Gpio_System
           _Init_Internal_Oscillator
                       _Init_Timer_0
              _Init_Timer_Interrupts
 ---------------------------------------------------------------------------------
 (1) _Init_Timer_Interrupts                                0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _Init_Timer_0                                         6     6      0     357
                                              4 COMRAM     6     6      0
                     _FM_Timer0_Init
 ---------------------------------------------------------------------------------
 (2) _FM_Timer0_Init                                       4     2      2     208
                                              0 COMRAM     4     2      2
 ---------------------------------------------------------------------------------
 (1) _Init_Internal_Oscillator                             2     2      0     169
                                              3 COMRAM     2     2      0
                   _FM_Hfintosc_Init
 ---------------------------------------------------------------------------------
 (2) _FM_Hfintosc_Init                                     3     1      2     120
                                              0 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 (1) _Init_Gpio_System                                     0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _Timer_Interrupt                                      0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Init_Gpio_System
   _Init_Internal_Oscillator
     _FM_Hfintosc_Init
   _Init_Timer_0
     _FM_Timer0_Init
   _Init_Timer_Interrupts

 _Timer_Interrupt (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      A       A       1       10.5%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
BITBANK32          100      0       0      58        0.0%
BANK32             100      0       0      59        0.0%
BITBANK33          100      0       0      60        0.0%
BANK33             100      0       0      61        0.0%
BITBANK34          100      0       0      62        0.0%
BANK34             100      0       0      63        0.0%
BITBANK35          100      0       0      64        0.0%
BANK35             100      0       0      65        0.0%
BITBANK36          100      0       0      66        0.0%
BANK36             100      0       0      67        0.0%
ABS                  0      0       0      68        0.0%
BIGRAM            1FFF      0       0      69        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sun May 07 01:16:45 2023

                               l11 019A                                 l61 0288  
                               l70 0268                                 l64 028E  
                               l67 020A                                 l77 01DA  
                               u55 0166                                l821 0142  
                              l831 01A6                                l823 0152  
                              l815 0106                                l833 01C0  
                              l825 0174                                l817 0110  
                              l841 01FE                                l835 0254  
                              l827 018A                                l819 012C  
                              l851 024A                                l843 023A  
                              l829 019C                                l837 025C  
                              l845 023E                                l839 01DC  
                              l847 0242                                l785 028A  
                              l777 027E                                l849 0246  
                              l779 0284                               _LATF 0004C3  
                             _PIE3 0004A1                               i2l50 0238  
                             _PIR3 0004B1                  ?_FM_Hfintosc_Init 0501  
                             _main 023A                               fsr2h 0004DA  
                             indf2 0004DF                               fsr2l 0004D9  
               ??_FM_Hfintosc_Init 0503                               start 0102  
                     ___param_bank 000000                      ?_Init_Timer_0 0501  
                ?_Init_Gpio_System 0501                              ?_main 0501  
                            i2l801 0232                              i2l803 0236  
                            i2l795 020C                              i2l797 021A  
                            i2l799 0228                 ??_Init_Gpio_System 0501  
                            _TMR0H 000319                              _TMR0L 000318  
                            _TRISF 0004CB   Init_Internal_Oscillator@my_clock 0504  
                            status 0004D8             ?_Init_Timer_Interrupts 0501  
                  __initialization 026A                       __end_of_main 0254  
                   ??_Init_Timer_0 0505                             ??_main 050B  
                    __activetblptr 000000                             _T0CON0 00031A  
                           _T0CON1 00031B                             i2u3_40 021A  
                           i2u3_41 0216                             i2u4_40 0228  
                           i2u4_41 0224                   ??_FM_Timer0_Init 0503  
                           isa$std 000001                         __accesstop 0560  
          __end_of__initialization 0278                      ___rparam_used 000001  
                   __pcstackCOMRAM 0501                     ivt0x8_undefint 0100  
     FM_Hfintosc_Init@clock_params 0501               __end_of_Init_Timer_0 020C  
            Init_Timer_0@my_timer0 0505                            IVTBASEH 00045E  
                          IVTBASEL 00045D                            IVTBASEU 00045F  
        __size_of_FM_Hfintosc_Init 0040           __size_of_Timer_Interrupt 002E  
__size_of_Init_Internal_Oscillator 0016          ?_Init_Internal_Oscillator 0501  
                          _INTCON0 0004D6          __size_of_Init_Gpio_System 0006  
          ??_Init_Timer_Interrupts 0501                            __Hparam 0000  
                          __Lparam 0000                            __pcinit 026A  
                          __ramtop 2500                            __ptext0 023A  
                          __ptext1 027E                            __ptext2 01DC  
                          __ptext3 0106                            __ptext4 0254  
                          __ptext5 019C                            __ptext6 028A  
                          __ptext7 020C               end_of_initialization 0278  
            __size_of_Init_Timer_0 0030                  ??_Timer_Interrupt 0501  
                 _FM_Hfintosc_Init 019C                       _Init_Timer_0 01DC  
              start_initialization 026A                         ivt0x8_base 0008  
                 _Init_Gpio_System 028A   __end_of_Init_Internal_Oscillator 026A  
          __size_of_FM_Timer0_Init 0096     __size_of_Init_Timer_Interrupts 000C  
    __end_of_Init_Timer_Interrupts 028A           _Init_Internal_Oscillator 0254  
                  _Timer_Interrupt 020C        FM_Timer0_Init@timer_configs 0501  
         __end_of_FM_Hfintosc_Init 01DC                           __Hrparam 0000  
                         __Lrparam 0000           __end_of_Init_Gpio_System 0290  
                   _FM_Timer0_Init 0106                         _T0CON0bits 00031A  
                       _T0CON1bits 00031B                           __pivt0x8 0008  
                      _OSCCON1bits 0000AD                      __size_of_main 001A  
          __end_of_Timer_Interrupt 023A                           isa$xinst 000000  
           __end_of_FM_Timer0_Init 019C                           intlevel2 0000  
                       _OSCFRQbits 0000B1                    ?_FM_Timer0_Init 0501  
       ??_Init_Internal_Oscillator 0504                   ?_Timer_Interrupt 0501  
            _Init_Timer_Interrupts 027E  
