#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Mar 25 16:18:47 2022
# Process ID: 25430
# Current directory: /home/aterrazasl/Zybo/Zybo-hdmi-linux/vivado/Test_Switches/Test_Switches.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/aterrazasl/Zybo/Zybo-hdmi-linux/vivado/Test_Switches/Test_Switches.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/aterrazasl/Zybo/Zybo-hdmi-linux/vivado/Test_Switches/Test_Switches.runs/impl_1/vivado.jou
# Running On: aterrazasl-PowerEdge-1950, OS: Linux, CPU Frequency: 2493.910 MHz, CPU Physical cores: 8, Host memory: 33672 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2777.539 ; gain = 2.016 ; free physical = 1986 ; free virtual = 27148
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/aterrazasl/Zybo/Zybo-hdmi-linux/vivado/Test_Switches/Test_Switches.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2777.617 ; gain = 0.000 ; free physical = 1685 ; free virtual = 26847
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/aterrazasl/Zybo/Zybo-hdmi-linux/vivado/Test_Switches/Test_Switches.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/aterrazasl/Zybo/Zybo-hdmi-linux/vivado/Test_Switches/Test_Switches.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/aterrazasl/Downloads/digilent-xdc-master/Zybo-Master.xdc]
Finished Parsing XDC File [/home/aterrazasl/Downloads/digilent-xdc-master/Zybo-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.574 ; gain = 0.000 ; free physical = 1581 ; free virtual = 26744
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2849.574 ; gain = 72.035 ; free physical = 1581 ; free virtual = 26744
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2849.574 ; gain = 0.000 ; free physical = 1569 ; free virtual = 26732

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1204a8dda

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2849.574 ; gain = 0.000 ; free physical = 1183 ; free virtual = 26360

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 178e09e20

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3062.680 ; gain = 0.000 ; free physical = 947 ; free virtual = 26124
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 24 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 178e09e20

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3062.680 ; gain = 0.000 ; free physical = 947 ; free virtual = 26124
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12580ae6c

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3062.680 ; gain = 0.000 ; free physical = 954 ; free virtual = 26130
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12580ae6c

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3062.680 ; gain = 0.000 ; free physical = 954 ; free virtual = 26130
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12580ae6c

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3062.680 ; gain = 0.000 ; free physical = 954 ; free virtual = 26130
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12580ae6c

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3062.680 ; gain = 0.000 ; free physical = 954 ; free virtual = 26130
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              24  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3062.680 ; gain = 0.000 ; free physical = 954 ; free virtual = 26130
Ending Logic Optimization Task | Checksum: 18f12f6c4

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3062.680 ; gain = 0.000 ; free physical = 954 ; free virtual = 26130

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18f12f6c4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.617 ; gain = 5.938 ; free physical = 953 ; free virtual = 26130

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18f12f6c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.617 ; gain = 0.000 ; free physical = 953 ; free virtual = 26130

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.617 ; gain = 0.000 ; free physical = 953 ; free virtual = 26130
Ending Netlist Obfuscation Task | Checksum: 18f12f6c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.617 ; gain = 0.000 ; free physical = 953 ; free virtual = 26130
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3068.617 ; gain = 219.043 ; free physical = 953 ; free virtual = 26130
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3114.574 ; gain = 5.938 ; free physical = 946 ; free virtual = 26125
INFO: [Common 17-1381] The checkpoint '/home/aterrazasl/Zybo/Zybo-hdmi-linux/vivado/Test_Switches/Test_Switches.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/aterrazasl/Zybo/Zybo-hdmi-linux/vivado/Test_Switches/Test_Switches.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 913 ; free virtual = 26093
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 160feff06

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 913 ; free virtual = 26093
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 913 ; free virtual = 26093

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 160feff06

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 920 ; free virtual = 26103

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2315c8c7d

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 922 ; free virtual = 26107

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2315c8c7d

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 922 ; free virtual = 26107
Phase 1 Placer Initialization | Checksum: 2315c8c7d

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 922 ; free virtual = 26107

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 922 ; free virtual = 26107

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 922 ; free virtual = 26107
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 160feff06

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 922 ; free virtual = 26107
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 917 ; free virtual = 26104
INFO: [Common 17-1381] The checkpoint '/home/aterrazasl/Zybo/Zybo-hdmi-linux/vivado/Test_Switches/Test_Switches.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 906 ; free virtual = 26092
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 916 ; free virtual = 26103
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 97.1% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 911 ; free virtual = 26099
INFO: [Common 17-1381] The checkpoint '/home/aterrazasl/Zybo/Zybo-hdmi-linux/vivado/Test_Switches/Test_Switches.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 76c02e10 ConstDB: 0 ShapeSum: ea3ed0f6 RouteDB: 0
Post Restoration Checksum: NetGraph: 45e8771a NumContArr: b193bc08 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: f77c3322

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 841 ; free virtual = 26029

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f77c3322

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 834 ; free virtual = 26023

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f77c3322

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 803 ; free virtual = 25992

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f77c3322

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 802 ; free virtual = 25992
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11bd8546d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 798 ; free virtual = 25987

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 134
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 134
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 11bd8546d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 798 ; free virtual = 25988

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 11bd8546d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 798 ; free virtual = 25988
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 1244f8fbf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 797 ; free virtual = 25987

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 1244f8fbf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 797 ; free virtual = 25987
Phase 4 Rip-up And Reroute | Checksum: 1244f8fbf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 797 ; free virtual = 25987

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1244f8fbf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 797 ; free virtual = 25987

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1244f8fbf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 797 ; free virtual = 25987
Phase 5 Delay and Skew Optimization | Checksum: 1244f8fbf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 797 ; free virtual = 25987

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1244f8fbf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 797 ; free virtual = 25987
Phase 6.1 Hold Fix Iter | Checksum: 1244f8fbf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 797 ; free virtual = 25987
Phase 6 Post Hold Fix | Checksum: 1244f8fbf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 797 ; free virtual = 25987

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0401182 %
  Global Horizontal Routing Utilization  = 0.00160846 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1244f8fbf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 797 ; free virtual = 25987

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1244f8fbf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3312.199 ; gain = 0.000 ; free physical = 795 ; free virtual = 25985

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1244f8fbf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3347.199 ; gain = 35.000 ; free physical = 795 ; free virtual = 25984

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1244f8fbf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3347.199 ; gain = 35.000 ; free physical = 795 ; free virtual = 25984
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3347.199 ; gain = 35.000 ; free physical = 827 ; free virtual = 26017

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3347.199 ; gain = 35.000 ; free physical = 827 ; free virtual = 26017
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3347.199 ; gain = 0.000 ; free physical = 818 ; free virtual = 26010
INFO: [Common 17-1381] The checkpoint '/home/aterrazasl/Zybo/Zybo-hdmi-linux/vivado/Test_Switches/Test_Switches.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/aterrazasl/Zybo/Zybo-hdmi-linux/vivado/Test_Switches/Test_Switches.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/aterrazasl/Zybo/Zybo-hdmi-linux/vivado/Test_Switches/Test_Switches.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3607.980 ; gain = 260.781 ; free physical = 794 ; free virtual = 25992
INFO: [Common 17-206] Exiting Vivado at Fri Mar 25 16:20:43 2022...
