#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Apr 14 23:04:50 2022
# Process ID: 18396
# Current directory: C:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.runs/design_2_BiDirChannels_0_0_synth_1
# Command line: vivado.exe -log design_2_BiDirChannels_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_BiDirChannels_0_0.tcl
# Log file: C:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.vds
# Journal file: C:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.runs/design_2_BiDirChannels_0_0_synth_1\vivado.jou
# Running On: AsusP8, OS: Windows, CPU Frequency: 3510 MHz, CPU Physical cores: 4, Host memory: 34237 MB
#-----------------------------------------------------------
source design_2_BiDirChannels_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1322.766 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx_projects/gyro2tester/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_2_BiDirChannels_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1322.766 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_BiDirChannels_0_0' [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0' [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/hdl/BiDirChannels_v1_0.sv:20]
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0_S00_AXI' [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/BiDirChannels_v1_0_S00_AXI.sv:4]
INFO: [Synth 8-226] default block is never used [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/BiDirChannels_v1_0_S00_AXI.sv:235]
INFO: [Synth 8-226] default block is never used [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/BiDirChannels_v1_0_S00_AXI.sv:376]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/BiDirChannels_v1_0_S00_AXI.sv:230]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0_S00_AXI' (1#1) [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/BiDirChannels_v1_0_S00_AXI.sv:4]
INFO: [Synth 8-6157] synthesizing module 'GyroInputOutputSerializer' [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/GyroInputOutputSerializer.sv:20]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_10' [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/clock_divider_by_10.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_10' (2#1) [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/clock_divider_by_10.sv:23]
INFO: [Synth 8-6157] synthesizing module 'upCounter8Bits' [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/upCounter8Bits.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'upCounter8Bits' (3#1) [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/upCounter8Bits.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_1bit' [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/mux_8x1_1bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_1bit' (4#1) [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/mux_8x1_1bit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_2' [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/clock_divider_by_2.sv:21]
INFO: [Synth 8-6157] synthesizing module 'dff' [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/dff.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dff' (5#1) [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/dff.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_2' (6#1) [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/clock_divider_by_2.sv:21]
INFO: [Synth 8-6157] synthesizing module 'gen_sync_que_srl' [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/gen_sync_que_srl.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'gen_sync_que_srl' (7#1) [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/gen_sync_que_srl.sv:24]
WARNING: [Synth 8-3848] Net data_word_1 in module/entity GyroInputOutputSerializer does not have driver. [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/GyroInputOutputSerializer.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'GyroInputOutputSerializer' (8#1) [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/src/GyroInputOutputSerializer.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0' (9#1) [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/f068/hdl/BiDirChannels_v1_0.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'design_2_BiDirChannels_0_0' (10#1) [c:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.sv:57]
WARNING: [Synth 8-7129] Port data_word_1[31] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[30] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[29] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[28] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[27] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[26] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[25] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[24] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[23] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[22] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[21] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[20] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[19] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[18] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[17] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[16] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[15] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[14] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[13] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[12] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[11] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[10] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[9] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[8] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[7] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[6] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[5] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[4] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[3] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[2] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[1] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[0] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsi_enable in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port debug_clear in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock_div[3] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port packet_sel[2] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port packet_sel[1] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port packet_sel[0] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_channel[2] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_channel[1] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_channel[0] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_channel[3] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_channel[2] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_channel[1] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_channel[0] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port HSCK_POL in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_fifo_last in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx1_fifo_last in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx2_fifo_valid in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx2_fifo_last in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[1] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[0] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tstrb[1] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tstrb[0] in module BiDirChannels_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1322.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1322.766 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1322.766 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1322.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1399.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1399.457 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'GyroInputOutputSerializer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    LOAD |                              100 |                               01
                   SHIFT |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'GyroInputOutputSerializer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tlast driven by constant 0
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tlast in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tlast in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tstrb[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tstrb[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tlast in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s02_axis_tvalid in module design_2_BiDirChannels_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | srl_stack_reg[3] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     3|
|2     |LUT2   |    11|
|3     |LUT3   |    58|
|4     |LUT4   |    31|
|5     |LUT5   |    55|
|6     |LUT6   |    21|
|7     |SRL16E |    16|
|8     |FDCE   |   112|
|9     |FDPE   |     2|
|10    |FDRE   |   137|
|11    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1399.457 ; gain = 76.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1399.457 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1399.457 ; gain = 76.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1403.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1414.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d4465dad
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 81 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1414.777 ; gain = 92.012
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_BiDirChannels_0_0, cache-ID = 4aabd75ef7b1a654
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx_projects/gyro2tester/vivado/project/gyro2_tester.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_BiDirChannels_0_0_utilization_synth.rpt -pb design_2_BiDirChannels_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 23:05:50 2022...
