Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri Jul 31 11:12:46 2020
| Host         : ntuphys521 running 64-bit Arch Linux
| Command      : report_utilization -file ibert_ultrascale_gty_0_utilization_synth.rpt -pb ibert_ultrascale_gty_0_utilization_synth.pb
| Design       : ibert_ultrascale_gty_0
| Device       : xcvu095ffva2104-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 22691 |     0 |    537600 |  4.22 |
|   LUT as Logic             | 21567 |     0 |    537600 |  4.01 |
|   LUT as Memory            |  1124 |     0 |     76800 |  1.46 |
|     LUT as Distributed RAM |   384 |     0 |           |       |
|     LUT as Shift Register  |   740 |     0 |           |       |
| CLB Registers              | 37394 |     0 |   1075200 |  3.48 |
|   Register as Flip Flop    | 37394 |     0 |   1075200 |  3.48 |
|   Register as Latch        |     0 |     0 |   1075200 |  0.00 |
| CARRY8                     |   330 |     0 |     67200 |  0.49 |
| F7 Muxes                   |  1057 |     0 |    268800 |  0.39 |
| F8 Muxes                   |   156 |     0 |    134400 |  0.12 |
| F9 Muxes                   |     0 |     0 |     67200 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 488   |          Yes |           - |          Set |
| 672   |          Yes |           - |        Reset |
| 534   |          Yes |         Set |            - |
| 35700 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   40 |     0 |      1728 |  2.31 |
|   RAMB36/FIFO*    |   40 |     0 |      1728 |  2.31 |
|     RAMB36E2 only |   40 |       |           |       |
|   RAMB18          |    0 |     0 |      3456 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   16 |     0 |       768 |  2.08 |
|   DSP48E2 only |   16 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       832 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   40 |     0 |       960 |  4.17 |
|   BUFGCE             |    8 |     0 |       384 |  2.08 |
|   BUFGCE_DIV         |    0 |     0 |        64 |  0.00 |
|   BUFG_GT            |   32 |     0 |       384 |  8.33 |
|   BUFGCTRL*          |    0 |     0 |       128 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        32 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        16 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMAC            |    0 |     0 |         4 |  0.00 |
| GTHE3_CHANNEL   |    0 |     0 |        28 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         7 |  0.00 |
| GTYE3_CHANNEL   |    8 |     0 |        24 | 33.33 |
| GTYE3_COMMON    |    2 |     0 |         6 | 33.33 |
| IBUFDS_GTE3     |    0 |     0 |        26 |  0.00 |
| ILKN            |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        26 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        26 |  0.00 |
| PCIE_3_1        |    0 |     0 |         4 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 35700 |            Register |
| LUT6          |  8182 |                 CLB |
| LUT5          |  5823 |                 CLB |
| LUT4          |  4018 |                 CLB |
| LUT2          |  3882 |                 CLB |
| LUT3          |  3044 |                 CLB |
| MUXF7         |  1057 |                 CLB |
| LUT1          |  1032 |                 CLB |
| SRL16E        |   740 |                 CLB |
| FDCE          |   672 |            Register |
| FDSE          |   534 |            Register |
| FDPE          |   488 |            Register |
| RAMD32        |   480 |                 CLB |
| CARRY8        |   330 |                 CLB |
| MUXF8         |   156 |                 CLB |
| RAMB36E2      |    40 |           Block Ram |
| RAMS32        |    32 |                 CLB |
| BUFG_GT       |    32 |               Clock |
| DSP48E2       |    16 |          Arithmetic |
| BUFG_GT_SYNC  |    16 |               Clock |
| GTYE3_CHANNEL |     8 |            Advanced |
| BUFGCE        |     8 |               Clock |
| GTYE3_COMMON  |     2 |            Advanced |
+---------------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


