{
  "Top": "ViT_act",
  "RtlTop": "ViT_act",
  "RtlPrefix": "",
  "RtlSubPrefix": "ViT_act_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "num_images": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "num_images",
          "name": "num_images",
          "usage": "data",
          "direction": "in"
        }]
    },
    "reload_on_time_weights": {
      "index": "1",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "reload_on_time_weights",
          "name": "reload_on_time_weights",
          "usage": "data",
          "direction": "in"
        }]
    },
    "images": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_ufixed<8, 0, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_inout1",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "images_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "images_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "x": {
      "index": "3",
      "direction": "inout",
      "srcType": "vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_inout2",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "x_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "tmp1": {
      "index": "4",
      "direction": "inout",
      "srcType": "vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_inout1",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "tmp1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "tmp1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "tmp2": {
      "index": "5",
      "direction": "inout",
      "srcType": "vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_inout2",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "tmp2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "tmp2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "tmp3": {
      "index": "6",
      "direction": "inout",
      "srcType": "vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_inout3",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "tmp3_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "tmp3_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "tmp_hidden": {
      "index": "7",
      "direction": "inout",
      "srcType": "vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_inout4",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "tmp_hidden_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "tmp_hidden_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "attn": {
      "index": "8",
      "direction": "inout",
      "srcType": "vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 4>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_inout1",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "attn_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "attn_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "attn_softmax_info": {
      "index": "9",
      "direction": "inout",
      "srcType": "vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_inout4",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "attn_softmax_info_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "attn_softmax_info_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "patch_embed_weights": {
      "index": "10",
      "direction": "in",
      "srcType": "ap_fixed<16, 0, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_weights",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "patch_embed_bias": {
      "index": "11",
      "direction": "in",
      "srcType": "ap_fixed<16, 5, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_weights",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "pos_embed": {
      "index": "12",
      "direction": "in",
      "srcType": "vector<ap_fixed<32, 10, AP_TRN, AP_WRAP, 0>, 8>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_weights",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "pos_embed_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "pos_embed_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "attn_weights": {
      "index": "13",
      "direction": "in",
      "srcType": "ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_weights",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "attn_weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "attn_weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "attn_bias": {
      "index": "14",
      "direction": "in",
      "srcType": "ap_fixed<16, 7, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_weights",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "attn_bias_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "attn_bias_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "vit_weights_l1": {
      "index": "15",
      "direction": "in",
      "srcType": "ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_weights",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vit_weights_l1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vit_weights_l1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "vit_bias_l1": {
      "index": "16",
      "direction": "in",
      "srcType": "ap_fixed<16, 5, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_weights",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vit_bias_l1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vit_bias_l1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "vit_weights_l2": {
      "index": "17",
      "direction": "in",
      "srcType": "ap_fixed<16, 2, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_weights",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vit_weights_l2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vit_weights_l2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "vit_bias_l2": {
      "index": "18",
      "direction": "in",
      "srcType": "ap_fixed<16, 5, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_weights",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vit_bias_l2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "vit_bias_l2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "norm_weights": {
      "index": "19",
      "direction": "in",
      "srcType": "ap_fixed<16, 5, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_weights",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "norm_weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "norm_weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "norm_bias": {
      "index": "20",
      "direction": "in",
      "srcType": "ap_fixed<16, 5, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_weights",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "norm_bias_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "norm_bias_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top ViT_act -name ViT_act"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ViT_act"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ViT_act",
    "Version": "1.0",
    "DisplayName": "Vit_act",
    "Revision": "2113669899",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_ViT_act_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/src\/linear.cpp",
      "..\/src\/layernorm.cpp",
      "..\/src\/gelu.cpp",
      "..\/src\/conv.cpp",
      "..\/src\/attention.cpp",
      "..\/src\/add.cpp",
      "..\/src\/ViT.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/ViT_act_compute_add.vhd",
      "impl\/vhdl\/ViT_act_compute_attn_matmul_v.vhd",
      "impl\/vhdl\/ViT_act_compute_attn_matmul_v_7.vhd",
      "impl\/vhdl\/ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ViT_act_compute_linear.vhd",
      "impl\/vhdl\/ViT_act_compute_linear_on_stream.vhd",
      "impl\/vhdl\/ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i.vhd",
      "impl\/vhdl\/ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_0ejP.vhd",
      "impl\/vhdl\/ViT_act_compute_norm.vhd",
      "impl\/vhdl\/ViT_act_compute_patch_embed.vhd",
      "impl\/vhdl\/ViT_act_compute_patch_embed_Pipeline_ln184_for_block_dim.vhd",
      "impl\/vhdl\/ViT_act_compute_q_matmul_k.vhd",
      "impl\/vhdl\/ViT_act_compute_q_matmul_k_5.vhd",
      "impl\/vhdl\/ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ViT_act_control_s_axi.vhd",
      "impl\/vhdl\/ViT_act_dataflow_in_loop_ln131_for_each_patch.vhd",
      "impl\/vhdl\/ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/ViT_act_dataflow_in_loop_ln171_for_block_y.vhd",
      "impl\/vhdl\/ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/ViT_act_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/ViT_act_entry_proc.vhd",
      "impl\/vhdl\/ViT_act_entry_proc24.vhd",
      "impl\/vhdl\/ViT_act_entry_proc25.vhd",
      "impl\/vhdl\/ViT_act_exp_32_10_s.vhd",
      "impl\/vhdl\/ViT_act_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ViT_act_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ViT_act_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ViT_act_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ViT_act_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ViT_act_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/ViT_act_fifo_w7_d2_S.vhd",
      "impl\/vhdl\/ViT_act_fifo_w10_d2_S.vhd",
      "impl\/vhdl\/ViT_act_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/ViT_act_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/ViT_act_fifo_w64_d5_S.vhd",
      "impl\/vhdl\/ViT_act_fifo_w64_d5_S_x.vhd",
      "impl\/vhdl\/ViT_act_fifo_w128_d2_S.vhd",
      "impl\/vhdl\/ViT_act_fifo_w128_d2_S_x.vhd",
      "impl\/vhdl\/ViT_act_fifo_w256_d2_S.vhd",
      "impl\/vhdl\/ViT_act_fifo_w256_d2_S_x.vhd",
      "impl\/vhdl\/ViT_act_fifo_w256_d2_S_x0.vhd",
      "impl\/vhdl\/ViT_act_fifo_w512_d2_S.vhd",
      "impl\/vhdl\/ViT_act_fifo_w512_d2_S_x.vhd",
      "impl\/vhdl\/ViT_act_fifo_w512_d2_S_x0.vhd",
      "impl\/vhdl\/ViT_act_fifo_w512_d48_A.vhd",
      "impl\/vhdl\/ViT_act_finalize_attn.vhd",
      "impl\/vhdl\/ViT_act_flow_control_loop_delay_pipe.vhd",
      "impl\/vhdl\/ViT_act_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/ViT_act_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/ViT_act_gelu.vhd",
      "impl\/vhdl\/ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R.vhd",
      "impl\/vhdl\/ViT_act_inout1_m_axi.vhd",
      "impl\/vhdl\/ViT_act_inout2_m_axi.vhd",
      "impl\/vhdl\/ViT_act_inout3_m_axi.vhd",
      "impl\/vhdl\/ViT_act_inout4_m_axi.vhd",
      "impl\/vhdl\/ViT_act_layernorm_accumulate.vhd",
      "impl\/vhdl\/ViT_act_layernorm_output.vhd",
      "impl\/vhdl\/ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block.vhd",
      "impl\/vhdl\/ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_s.vhd",
      "impl\/vhdl\/ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block.vhd",
      "impl\/vhdl\/ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_s.vhd",
      "impl\/vhdl\/ViT_act_load_linear_weights.vhd",
      "impl\/vhdl\/ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block.vhd",
      "impl\/vhdl\/ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebkb.vhd",
      "impl\/vhdl\/ViT_act_load_norms.vhd",
      "impl\/vhdl\/ViT_act_load_norms_Pipeline_ln16_for_block_dim_out.vhd",
      "impl\/vhdl\/ViT_act_load_norms_Pipeline_ln28_for_block_dim_out.vhd",
      "impl\/vhdl\/ViT_act_load_norms_Pipeline_ln40_for_block_dim_out.vhd",
      "impl\/vhdl\/ViT_act_load_norms_Pipeline_ln52_for_block_dim_out.vhd",
      "impl\/vhdl\/ViT_act_load_one_time_weights.vhd",
      "impl\/vhdl\/ViT_act_load_one_time_weights_Pipeline_ln13_for_block_dim_out.vhd",
      "impl\/vhdl\/ViT_act_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l.vhd",
      "impl\/vhdl\/ViT_act_mac_muladd_3ns_4ns_9ns_10_4_1.vhd",
      "impl\/vhdl\/ViT_act_mac_muladd_8ns_16s_24s_25_4_1.vhd",
      "impl\/vhdl\/ViT_act_mac_muladd_8ns_16s_25s_26_4_1.vhd",
      "impl\/vhdl\/ViT_act_mac_muladd_8ns_16s_26s_34_4_1.vhd",
      "impl\/vhdl\/ViT_act_mac_muladd_8ns_16s_34s_34_4_1.vhd",
      "impl\/vhdl\/ViT_act_mac_muladd_16s_8ns_24s_25_4_1.vhd",
      "impl\/vhdl\/ViT_act_mac_muladd_16s_8ns_34s_34_4_1.vhd",
      "impl\/vhdl\/ViT_act_mul_7ns_7ns_14_1_1.vhd",
      "impl\/vhdl\/ViT_act_mul_22ns_21s_43_1_1.vhd",
      "impl\/vhdl\/ViT_act_mul_31ns_32s_54_1_1.vhd",
      "impl\/vhdl\/ViT_act_mul_32s_16ns_48_1_1.vhd",
      "impl\/vhdl\/ViT_act_mul_32s_16s_43_1_1.vhd",
      "impl\/vhdl\/ViT_act_mul_32s_16s_46_1_1.vhd",
      "impl\/vhdl\/ViT_act_mul_32s_20ns_52_1_1.vhd",
      "impl\/vhdl\/ViT_act_mul_32s_26s_54_1_1.vhd",
      "impl\/vhdl\/ViT_act_mul_32s_32s_54_1_1.vhd",
      "impl\/vhdl\/ViT_act_mul_32s_54s_54_1_1.vhd",
      "impl\/vhdl\/ViT_act_mul_44ns_42ns_86_1_1.vhd",
      "impl\/vhdl\/ViT_act_mul_50ns_48ns_98_1_1.vhd",
      "impl\/vhdl\/ViT_act_mul_50ns_50ns_100_1_1.vhd",
      "impl\/vhdl\/ViT_act_mul_mul_6ns_10ns_16_4_1.vhd",
      "impl\/vhdl\/ViT_act_mul_mul_8ns_16s_24_4_1.vhd",
      "impl\/vhdl\/ViT_act_mul_mul_16s_8ns_24_4_1.vhd",
      "impl\/vhdl\/ViT_act_mux_21_32_1_1.vhd",
      "impl\/vhdl\/ViT_act_mux_32_32_1_1.vhd",
      "impl\/vhdl\/ViT_act_mux_42_32_1_1.vhd",
      "impl\/vhdl\/ViT_act_norm2_weights_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ViT_act_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8.vhd",
      "impl\/vhdl\/ViT_act_patch_embed_accumulate_16u_128u_8u_s.vhd",
      "impl\/vhdl\/ViT_act_patch_embed_accumulate_compute_16u_128u_8u_s.vhd",
      "impl\/vhdl\/ViT_act_patch_embed_accumulate_read_16u_128u_8u_s.vhd",
      "impl\/vhdl\/ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ViT_act_patch_embed_output.vhd",
      "impl\/vhdl\/ViT_act_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim.vhd",
      "impl\/vhdl\/ViT_act_patch_embed_weights_r_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/ViT_act_prepare_attn.vhd",
      "impl\/vhdl\/ViT_act_read_attn.vhd",
      "impl\/vhdl\/ViT_act_read_attn_softmax_info.vhd",
      "impl\/vhdl\/ViT_act_read_attn_softmax_info_Pipeline_ln388_for_each_q_patch.vhd",
      "impl\/vhdl\/ViT_act_read_in_stream_direct.vhd",
      "impl\/vhdl\/ViT_act_read_in_stream_direct_Pipeline_ln181_for_each_i.vhd",
      "impl\/vhdl\/ViT_act_read_k_v.vhd",
      "impl\/vhdl\/ViT_act_read_k_v_6.vhd",
      "impl\/vhdl\/ViT_act_read_x.vhd",
      "impl\/vhdl\/ViT_act_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim.vhd",
      "impl\/vhdl\/ViT_act_recip_fixed_32_10_s.vhd",
      "impl\/vhdl\/ViT_act_sdiv_46ns_32s_32_50_0.vhd",
      "impl\/vhdl\/ViT_act_sqrt_fixed_32_10_s.vhd",
      "impl\/vhdl\/ViT_act_start_for_compute_attn_matmul_v_7_U0.vhd",
      "impl\/vhdl\/ViT_act_start_for_finalize_attn_U0.vhd",
      "impl\/vhdl\/ViT_act_start_for_prepare_attn_U0.vhd",
      "impl\/vhdl\/ViT_act_start_for_write_attn_matmul_v_U0.vhd",
      "impl\/vhdl\/ViT_act_start_for_write_attn_softmax_info_U0.vhd",
      "impl\/vhdl\/ViT_act_start_for_write_attn_U0.vhd",
      "impl\/vhdl\/ViT_act_start_for_write_out_stream_direct_U0.vhd",
      "impl\/vhdl\/ViT_act_udiv_45s_27ns_32_49_1.vhd",
      "impl\/vhdl\/ViT_act_weights_m_axi.vhd",
      "impl\/vhdl\/ViT_act_write_attn.vhd",
      "impl\/vhdl\/ViT_act_write_attn_matmul_v.vhd",
      "impl\/vhdl\/ViT_act_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim.vhd",
      "impl\/vhdl\/ViT_act_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249.vhd",
      "impl\/vhdl\/ViT_act_write_attn_softmax_info.vhd",
      "impl\/vhdl\/ViT_act_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch.vhd",
      "impl\/vhdl\/ViT_act_write_out_stream_direct.vhd",
      "impl\/vhdl\/ViT_act_write_out_stream_direct_Pipeline_ln231_for_each_i.vhd",
      "impl\/vhdl\/ViT_act.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/ViT_act_compute_add.v",
      "impl\/verilog\/ViT_act_compute_attn_matmul_v.v",
      "impl\/verilog\/ViT_act_compute_attn_matmul_v_7.v",
      "impl\/verilog\/ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ViT_act_compute_linear.v",
      "impl\/verilog\/ViT_act_compute_linear_on_stream.v",
      "impl\/verilog\/ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i.v",
      "impl\/verilog\/ViT_act_compute_linear_on_stream_Pipeline_ln290_for_each_i_in_blocks_data_M_elems_V_0ejP.v",
      "impl\/verilog\/ViT_act_compute_norm.v",
      "impl\/verilog\/ViT_act_compute_patch_embed.v",
      "impl\/verilog\/ViT_act_compute_patch_embed_Pipeline_ln184_for_block_dim.v",
      "impl\/verilog\/ViT_act_compute_q_matmul_k.v",
      "impl\/verilog\/ViT_act_compute_q_matmul_k_5.v",
      "impl\/verilog\/ViT_act_compute_q_matmul_k_5_q_blocks_data_M_elems_V_0_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ViT_act_control_s_axi.v",
      "impl\/verilog\/ViT_act_dataflow_in_loop_ln131_for_each_patch.v",
      "impl\/verilog\/ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/ViT_act_dataflow_in_loop_ln171_for_block_y.v",
      "impl\/verilog\/ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ViT_act_dataflow_in_loop_ln171_for_block_y_patches31_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/ViT_act_dataflow_parent_loop_proc.v",
      "impl\/verilog\/ViT_act_entry_proc.v",
      "impl\/verilog\/ViT_act_entry_proc24.v",
      "impl\/verilog\/ViT_act_entry_proc25.v",
      "impl\/verilog\/ViT_act_exp_32_10_s.v",
      "impl\/verilog\/ViT_act_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/ViT_act_exp_32_10_s_exp_x_msb_1_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/ViT_act_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/ViT_act_exp_32_10_s_f_x_lsb_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/ViT_act_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/ViT_act_exp_32_10_s_f_x_msb_2_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/ViT_act_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/ViT_act_exp_32_10_s_f_x_msb_3_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/ViT_act_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/ViT_act_exp_32_10_s_f_x_msb_4_h_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/ViT_act_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/ViT_act_exp_32_10_s_f_x_msb_4_l_table_V_ROM_AUTO_1R.v",
      "impl\/verilog\/ViT_act_fifo_w7_d2_S.v",
      "impl\/verilog\/ViT_act_fifo_w10_d2_S.v",
      "impl\/verilog\/ViT_act_fifo_w32_d2_S.v",
      "impl\/verilog\/ViT_act_fifo_w64_d4_S.v",
      "impl\/verilog\/ViT_act_fifo_w64_d5_S.v",
      "impl\/verilog\/ViT_act_fifo_w64_d5_S_x.v",
      "impl\/verilog\/ViT_act_fifo_w128_d2_S.v",
      "impl\/verilog\/ViT_act_fifo_w128_d2_S_x.v",
      "impl\/verilog\/ViT_act_fifo_w256_d2_S.v",
      "impl\/verilog\/ViT_act_fifo_w256_d2_S_x.v",
      "impl\/verilog\/ViT_act_fifo_w256_d2_S_x0.v",
      "impl\/verilog\/ViT_act_fifo_w512_d2_S.v",
      "impl\/verilog\/ViT_act_fifo_w512_d2_S_x.v",
      "impl\/verilog\/ViT_act_fifo_w512_d2_S_x0.v",
      "impl\/verilog\/ViT_act_fifo_w512_d48_A.v",
      "impl\/verilog\/ViT_act_finalize_attn.v",
      "impl\/verilog\/ViT_act_flow_control_loop_delay_pipe.v",
      "impl\/verilog\/ViT_act_flow_control_loop_pipe.v",
      "impl\/verilog\/ViT_act_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/ViT_act_gelu.v",
      "impl\/verilog\/ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R.dat",
      "impl\/verilog\/ViT_act_gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R.v",
      "impl\/verilog\/ViT_act_hls_deadlock_detection_unit.v",
      "impl\/verilog\/ViT_act_hls_deadlock_detector.vh",
      "impl\/verilog\/ViT_act_hls_deadlock_report_unit.vh",
      "impl\/verilog\/ViT_act_inout1_m_axi.v",
      "impl\/verilog\/ViT_act_inout2_m_axi.v",
      "impl\/verilog\/ViT_act_inout3_m_axi.v",
      "impl\/verilog\/ViT_act_inout4_m_axi.v",
      "impl\/verilog\/ViT_act_layernorm_accumulate.v",
      "impl\/verilog\/ViT_act_layernorm_output.v",
      "impl\/verilog\/ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/ViT_act_linear_bias_ping_data_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/ViT_act_linear_weights_ping_data_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block.v",
      "impl\/verilog\/ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_s.v",
      "impl\/verilog\/ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block.v",
      "impl\/verilog\/ViT_act_load_linear_bias_ap_fixed_16_7_5_3_0_s.v",
      "impl\/verilog\/ViT_act_load_linear_weights.v",
      "impl\/verilog\/ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block.v",
      "impl\/verilog\/ViT_act_load_linear_weights_Pipeline_ln46_for_each_src_block_weights_cache_data_M_elebkb.v",
      "impl\/verilog\/ViT_act_load_norms.v",
      "impl\/verilog\/ViT_act_load_norms_Pipeline_ln16_for_block_dim_out.v",
      "impl\/verilog\/ViT_act_load_norms_Pipeline_ln28_for_block_dim_out.v",
      "impl\/verilog\/ViT_act_load_norms_Pipeline_ln40_for_block_dim_out.v",
      "impl\/verilog\/ViT_act_load_norms_Pipeline_ln52_for_block_dim_out.v",
      "impl\/verilog\/ViT_act_load_one_time_weights.v",
      "impl\/verilog\/ViT_act_load_one_time_weights_Pipeline_ln13_for_block_dim_out.v",
      "impl\/verilog\/ViT_act_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l.v",
      "impl\/verilog\/ViT_act_mac_muladd_3ns_4ns_9ns_10_4_1.v",
      "impl\/verilog\/ViT_act_mac_muladd_8ns_16s_24s_25_4_1.v",
      "impl\/verilog\/ViT_act_mac_muladd_8ns_16s_25s_26_4_1.v",
      "impl\/verilog\/ViT_act_mac_muladd_8ns_16s_26s_34_4_1.v",
      "impl\/verilog\/ViT_act_mac_muladd_8ns_16s_34s_34_4_1.v",
      "impl\/verilog\/ViT_act_mac_muladd_16s_8ns_24s_25_4_1.v",
      "impl\/verilog\/ViT_act_mac_muladd_16s_8ns_34s_34_4_1.v",
      "impl\/verilog\/ViT_act_mul_7ns_7ns_14_1_1.v",
      "impl\/verilog\/ViT_act_mul_22ns_21s_43_1_1.v",
      "impl\/verilog\/ViT_act_mul_31ns_32s_54_1_1.v",
      "impl\/verilog\/ViT_act_mul_32s_16ns_48_1_1.v",
      "impl\/verilog\/ViT_act_mul_32s_16s_43_1_1.v",
      "impl\/verilog\/ViT_act_mul_32s_16s_46_1_1.v",
      "impl\/verilog\/ViT_act_mul_32s_20ns_52_1_1.v",
      "impl\/verilog\/ViT_act_mul_32s_26s_54_1_1.v",
      "impl\/verilog\/ViT_act_mul_32s_32s_54_1_1.v",
      "impl\/verilog\/ViT_act_mul_32s_54s_54_1_1.v",
      "impl\/verilog\/ViT_act_mul_44ns_42ns_86_1_1.v",
      "impl\/verilog\/ViT_act_mul_50ns_48ns_98_1_1.v",
      "impl\/verilog\/ViT_act_mul_50ns_50ns_100_1_1.v",
      "impl\/verilog\/ViT_act_mul_mul_6ns_10ns_16_4_1.v",
      "impl\/verilog\/ViT_act_mul_mul_8ns_16s_24_4_1.v",
      "impl\/verilog\/ViT_act_mul_mul_16s_8ns_24_4_1.v",
      "impl\/verilog\/ViT_act_mux_21_32_1_1.v",
      "impl\/verilog\/ViT_act_mux_32_32_1_1.v",
      "impl\/verilog\/ViT_act_mux_42_32_1_1.v",
      "impl\/verilog\/ViT_act_norm2_weights_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/ViT_act_norm2_weights_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ViT_act_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8.v",
      "impl\/verilog\/ViT_act_patch_embed_accumulate_16u_128u_8u_s.v",
      "impl\/verilog\/ViT_act_patch_embed_accumulate_compute_16u_128u_8u_s.v",
      "impl\/verilog\/ViT_act_patch_embed_accumulate_read_16u_128u_8u_s.v",
      "impl\/verilog\/ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/ViT_act_patch_embed_bias_r_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ViT_act_patch_embed_output.v",
      "impl\/verilog\/ViT_act_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim.v",
      "impl\/verilog\/ViT_act_patch_embed_weights_r_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/ViT_act_patch_embed_weights_r_RAM_AUTO_1R1W.v",
      "impl\/verilog\/ViT_act_prepare_attn.v",
      "impl\/verilog\/ViT_act_read_attn.v",
      "impl\/verilog\/ViT_act_read_attn_softmax_info.v",
      "impl\/verilog\/ViT_act_read_attn_softmax_info_Pipeline_ln388_for_each_q_patch.v",
      "impl\/verilog\/ViT_act_read_in_stream_direct.v",
      "impl\/verilog\/ViT_act_read_in_stream_direct_Pipeline_ln181_for_each_i.v",
      "impl\/verilog\/ViT_act_read_k_v.v",
      "impl\/verilog\/ViT_act_read_k_v_6.v",
      "impl\/verilog\/ViT_act_read_x.v",
      "impl\/verilog\/ViT_act_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim.v",
      "impl\/verilog\/ViT_act_recip_fixed_32_10_s.v",
      "impl\/verilog\/ViT_act_sdiv_46ns_32s_32_50_0.v",
      "impl\/verilog\/ViT_act_sqrt_fixed_32_10_s.v",
      "impl\/verilog\/ViT_act_start_for_compute_attn_matmul_v_7_U0.v",
      "impl\/verilog\/ViT_act_start_for_finalize_attn_U0.v",
      "impl\/verilog\/ViT_act_start_for_prepare_attn_U0.v",
      "impl\/verilog\/ViT_act_start_for_write_attn_matmul_v_U0.v",
      "impl\/verilog\/ViT_act_start_for_write_attn_softmax_info_U0.v",
      "impl\/verilog\/ViT_act_start_for_write_attn_U0.v",
      "impl\/verilog\/ViT_act_start_for_write_out_stream_direct_U0.v",
      "impl\/verilog\/ViT_act_udiv_45s_27ns_32_49_1.v",
      "impl\/verilog\/ViT_act_weights_m_axi.v",
      "impl\/verilog\/ViT_act_write_attn.v",
      "impl\/verilog\/ViT_act_write_attn_matmul_v.v",
      "impl\/verilog\/ViT_act_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim.v",
      "impl\/verilog\/ViT_act_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249.v",
      "impl\/verilog\/ViT_act_write_attn_softmax_info.v",
      "impl\/verilog\/ViT_act_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch.v",
      "impl\/verilog\/ViT_act_write_out_stream_direct.v",
      "impl\/verilog\/ViT_act_write_out_stream_direct_Pipeline_ln231_for_each_i.v",
      "impl\/verilog\/ViT_act.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/ViT_act_v1_0\/data\/ViT_act.mdd",
      "impl\/misc\/drivers\/ViT_act_v1_0\/data\/ViT_act.tcl",
      "impl\/misc\/drivers\/ViT_act_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/ViT_act_v1_0\/src\/xvit_act.c",
      "impl\/misc\/drivers\/ViT_act_v1_0\/src\/xvit_act.h",
      "impl\/misc\/drivers\/ViT_act_v1_0\/src\/xvit_act_hw.h",
      "impl\/misc\/drivers\/ViT_act_v1_0\/src\/xvit_act_linux.c",
      "impl\/misc\/drivers\/ViT_act_v1_0\/src\/xvit_act_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/ViT_act.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_weights",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "images_1",
          "access": "W",
          "description": "Data signal of images",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "images",
              "access": "W",
              "description": "Bit 31 to 0 of images"
            }]
        },
        {
          "offset": "0x14",
          "name": "images_2",
          "access": "W",
          "description": "Data signal of images",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "images",
              "access": "W",
              "description": "Bit 63 to 32 of images"
            }]
        },
        {
          "offset": "0x1c",
          "name": "x_1",
          "access": "W",
          "description": "Data signal of x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x",
              "access": "W",
              "description": "Bit 31 to 0 of x"
            }]
        },
        {
          "offset": "0x20",
          "name": "x_2",
          "access": "W",
          "description": "Data signal of x",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "x",
              "access": "W",
              "description": "Bit 63 to 32 of x"
            }]
        },
        {
          "offset": "0x28",
          "name": "tmp1_1",
          "access": "W",
          "description": "Data signal of tmp1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tmp1",
              "access": "W",
              "description": "Bit 31 to 0 of tmp1"
            }]
        },
        {
          "offset": "0x2c",
          "name": "tmp1_2",
          "access": "W",
          "description": "Data signal of tmp1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tmp1",
              "access": "W",
              "description": "Bit 63 to 32 of tmp1"
            }]
        },
        {
          "offset": "0x34",
          "name": "tmp2_1",
          "access": "W",
          "description": "Data signal of tmp2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tmp2",
              "access": "W",
              "description": "Bit 31 to 0 of tmp2"
            }]
        },
        {
          "offset": "0x38",
          "name": "tmp2_2",
          "access": "W",
          "description": "Data signal of tmp2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tmp2",
              "access": "W",
              "description": "Bit 63 to 32 of tmp2"
            }]
        },
        {
          "offset": "0x40",
          "name": "tmp3_1",
          "access": "W",
          "description": "Data signal of tmp3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tmp3",
              "access": "W",
              "description": "Bit 31 to 0 of tmp3"
            }]
        },
        {
          "offset": "0x44",
          "name": "tmp3_2",
          "access": "W",
          "description": "Data signal of tmp3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tmp3",
              "access": "W",
              "description": "Bit 63 to 32 of tmp3"
            }]
        },
        {
          "offset": "0x4c",
          "name": "tmp_hidden_1",
          "access": "W",
          "description": "Data signal of tmp_hidden",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tmp_hidden",
              "access": "W",
              "description": "Bit 31 to 0 of tmp_hidden"
            }]
        },
        {
          "offset": "0x50",
          "name": "tmp_hidden_2",
          "access": "W",
          "description": "Data signal of tmp_hidden",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tmp_hidden",
              "access": "W",
              "description": "Bit 63 to 32 of tmp_hidden"
            }]
        },
        {
          "offset": "0x58",
          "name": "attn_1",
          "access": "W",
          "description": "Data signal of attn",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "attn",
              "access": "W",
              "description": "Bit 31 to 0 of attn"
            }]
        },
        {
          "offset": "0x5c",
          "name": "attn_2",
          "access": "W",
          "description": "Data signal of attn",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "attn",
              "access": "W",
              "description": "Bit 63 to 32 of attn"
            }]
        },
        {
          "offset": "0x64",
          "name": "attn_softmax_info_1",
          "access": "W",
          "description": "Data signal of attn_softmax_info",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "attn_softmax_info",
              "access": "W",
              "description": "Bit 31 to 0 of attn_softmax_info"
            }]
        },
        {
          "offset": "0x68",
          "name": "attn_softmax_info_2",
          "access": "W",
          "description": "Data signal of attn_softmax_info",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "attn_softmax_info",
              "access": "W",
              "description": "Bit 63 to 32 of attn_softmax_info"
            }]
        },
        {
          "offset": "0x70",
          "name": "patch_embed_weights_1",
          "access": "W",
          "description": "Data signal of patch_embed_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "patch_embed_weights",
              "access": "W",
              "description": "Bit 31 to 0 of patch_embed_weights"
            }]
        },
        {
          "offset": "0x74",
          "name": "patch_embed_weights_2",
          "access": "W",
          "description": "Data signal of patch_embed_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "patch_embed_weights",
              "access": "W",
              "description": "Bit 63 to 32 of patch_embed_weights"
            }]
        },
        {
          "offset": "0x7c",
          "name": "patch_embed_bias_1",
          "access": "W",
          "description": "Data signal of patch_embed_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "patch_embed_bias",
              "access": "W",
              "description": "Bit 31 to 0 of patch_embed_bias"
            }]
        },
        {
          "offset": "0x80",
          "name": "patch_embed_bias_2",
          "access": "W",
          "description": "Data signal of patch_embed_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "patch_embed_bias",
              "access": "W",
              "description": "Bit 63 to 32 of patch_embed_bias"
            }]
        },
        {
          "offset": "0x88",
          "name": "pos_embed_1",
          "access": "W",
          "description": "Data signal of pos_embed",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pos_embed",
              "access": "W",
              "description": "Bit 31 to 0 of pos_embed"
            }]
        },
        {
          "offset": "0x8c",
          "name": "pos_embed_2",
          "access": "W",
          "description": "Data signal of pos_embed",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pos_embed",
              "access": "W",
              "description": "Bit 63 to 32 of pos_embed"
            }]
        },
        {
          "offset": "0x94",
          "name": "attn_weights_1",
          "access": "W",
          "description": "Data signal of attn_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "attn_weights",
              "access": "W",
              "description": "Bit 31 to 0 of attn_weights"
            }]
        },
        {
          "offset": "0x98",
          "name": "attn_weights_2",
          "access": "W",
          "description": "Data signal of attn_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "attn_weights",
              "access": "W",
              "description": "Bit 63 to 32 of attn_weights"
            }]
        },
        {
          "offset": "0xa0",
          "name": "attn_bias_1",
          "access": "W",
          "description": "Data signal of attn_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "attn_bias",
              "access": "W",
              "description": "Bit 31 to 0 of attn_bias"
            }]
        },
        {
          "offset": "0xa4",
          "name": "attn_bias_2",
          "access": "W",
          "description": "Data signal of attn_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "attn_bias",
              "access": "W",
              "description": "Bit 63 to 32 of attn_bias"
            }]
        },
        {
          "offset": "0xac",
          "name": "vit_weights_l1_1",
          "access": "W",
          "description": "Data signal of vit_weights_l1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vit_weights_l1",
              "access": "W",
              "description": "Bit 31 to 0 of vit_weights_l1"
            }]
        },
        {
          "offset": "0xb0",
          "name": "vit_weights_l1_2",
          "access": "W",
          "description": "Data signal of vit_weights_l1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vit_weights_l1",
              "access": "W",
              "description": "Bit 63 to 32 of vit_weights_l1"
            }]
        },
        {
          "offset": "0xb8",
          "name": "vit_bias_l1_1",
          "access": "W",
          "description": "Data signal of vit_bias_l1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vit_bias_l1",
              "access": "W",
              "description": "Bit 31 to 0 of vit_bias_l1"
            }]
        },
        {
          "offset": "0xbc",
          "name": "vit_bias_l1_2",
          "access": "W",
          "description": "Data signal of vit_bias_l1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vit_bias_l1",
              "access": "W",
              "description": "Bit 63 to 32 of vit_bias_l1"
            }]
        },
        {
          "offset": "0xc4",
          "name": "vit_weights_l2_1",
          "access": "W",
          "description": "Data signal of vit_weights_l2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vit_weights_l2",
              "access": "W",
              "description": "Bit 31 to 0 of vit_weights_l2"
            }]
        },
        {
          "offset": "0xc8",
          "name": "vit_weights_l2_2",
          "access": "W",
          "description": "Data signal of vit_weights_l2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vit_weights_l2",
              "access": "W",
              "description": "Bit 63 to 32 of vit_weights_l2"
            }]
        },
        {
          "offset": "0xd0",
          "name": "vit_bias_l2_1",
          "access": "W",
          "description": "Data signal of vit_bias_l2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vit_bias_l2",
              "access": "W",
              "description": "Bit 31 to 0 of vit_bias_l2"
            }]
        },
        {
          "offset": "0xd4",
          "name": "vit_bias_l2_2",
          "access": "W",
          "description": "Data signal of vit_bias_l2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "vit_bias_l2",
              "access": "W",
              "description": "Bit 63 to 32 of vit_bias_l2"
            }]
        },
        {
          "offset": "0xdc",
          "name": "norm_weights_1",
          "access": "W",
          "description": "Data signal of norm_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "norm_weights",
              "access": "W",
              "description": "Bit 31 to 0 of norm_weights"
            }]
        },
        {
          "offset": "0xe0",
          "name": "norm_weights_2",
          "access": "W",
          "description": "Data signal of norm_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "norm_weights",
              "access": "W",
              "description": "Bit 63 to 32 of norm_weights"
            }]
        },
        {
          "offset": "0xe8",
          "name": "norm_bias_1",
          "access": "W",
          "description": "Data signal of norm_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "norm_bias",
              "access": "W",
              "description": "Bit 31 to 0 of norm_bias"
            }]
        },
        {
          "offset": "0xec",
          "name": "norm_bias_2",
          "access": "W",
          "description": "Data signal of norm_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "norm_bias",
              "access": "W",
              "description": "Bit 63 to 32 of norm_bias"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "images"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "tmp1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "tmp2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "tmp3"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "tmp_hidden"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "attn"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "100",
          "argName": "attn_softmax_info"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "patch_embed_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "124",
          "argName": "patch_embed_bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "136",
          "argName": "pos_embed"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "148",
          "argName": "attn_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "160",
          "argName": "attn_bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "172",
          "argName": "vit_weights_l1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "184",
          "argName": "vit_bias_l1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "196",
          "argName": "vit_weights_l2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "208",
          "argName": "vit_bias_l2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "220",
          "argName": "norm_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "232",
          "argName": "norm_bias"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_inout1:m_axi_inout2:m_axi_inout3:m_axi_inout4:m_axi_weights",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_inout1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "256",
      "addrWidth": "64",
      "portPrefix": "m_axi_inout1_",
      "paramPrefix": "C_M_AXI_INOUT1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_inout1_ARADDR",
        "m_axi_inout1_ARBURST",
        "m_axi_inout1_ARCACHE",
        "m_axi_inout1_ARID",
        "m_axi_inout1_ARLEN",
        "m_axi_inout1_ARLOCK",
        "m_axi_inout1_ARPROT",
        "m_axi_inout1_ARQOS",
        "m_axi_inout1_ARREADY",
        "m_axi_inout1_ARREGION",
        "m_axi_inout1_ARSIZE",
        "m_axi_inout1_ARUSER",
        "m_axi_inout1_ARVALID",
        "m_axi_inout1_AWADDR",
        "m_axi_inout1_AWBURST",
        "m_axi_inout1_AWCACHE",
        "m_axi_inout1_AWID",
        "m_axi_inout1_AWLEN",
        "m_axi_inout1_AWLOCK",
        "m_axi_inout1_AWPROT",
        "m_axi_inout1_AWQOS",
        "m_axi_inout1_AWREADY",
        "m_axi_inout1_AWREGION",
        "m_axi_inout1_AWSIZE",
        "m_axi_inout1_AWUSER",
        "m_axi_inout1_AWVALID",
        "m_axi_inout1_BID",
        "m_axi_inout1_BREADY",
        "m_axi_inout1_BRESP",
        "m_axi_inout1_BUSER",
        "m_axi_inout1_BVALID",
        "m_axi_inout1_RDATA",
        "m_axi_inout1_RID",
        "m_axi_inout1_RLAST",
        "m_axi_inout1_RREADY",
        "m_axi_inout1_RRESP",
        "m_axi_inout1_RUSER",
        "m_axi_inout1_RVALID",
        "m_axi_inout1_WDATA",
        "m_axi_inout1_WID",
        "m_axi_inout1_WLAST",
        "m_axi_inout1_WREADY",
        "m_axi_inout1_WSTRB",
        "m_axi_inout1_WUSER",
        "m_axi_inout1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "images"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "256",
          "argName": "images"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "tmp1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "256",
          "final_bitwidth": "256",
          "argName": "tmp1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "attn"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "128",
          "final_bitwidth": "256",
          "argName": "attn"
        }
      ]
    },
    "m_axi_inout2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "256",
      "addrWidth": "64",
      "portPrefix": "m_axi_inout2_",
      "paramPrefix": "C_M_AXI_INOUT2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_inout2_ARADDR",
        "m_axi_inout2_ARBURST",
        "m_axi_inout2_ARCACHE",
        "m_axi_inout2_ARID",
        "m_axi_inout2_ARLEN",
        "m_axi_inout2_ARLOCK",
        "m_axi_inout2_ARPROT",
        "m_axi_inout2_ARQOS",
        "m_axi_inout2_ARREADY",
        "m_axi_inout2_ARREGION",
        "m_axi_inout2_ARSIZE",
        "m_axi_inout2_ARUSER",
        "m_axi_inout2_ARVALID",
        "m_axi_inout2_AWADDR",
        "m_axi_inout2_AWBURST",
        "m_axi_inout2_AWCACHE",
        "m_axi_inout2_AWID",
        "m_axi_inout2_AWLEN",
        "m_axi_inout2_AWLOCK",
        "m_axi_inout2_AWPROT",
        "m_axi_inout2_AWQOS",
        "m_axi_inout2_AWREADY",
        "m_axi_inout2_AWREGION",
        "m_axi_inout2_AWSIZE",
        "m_axi_inout2_AWUSER",
        "m_axi_inout2_AWVALID",
        "m_axi_inout2_BID",
        "m_axi_inout2_BREADY",
        "m_axi_inout2_BRESP",
        "m_axi_inout2_BUSER",
        "m_axi_inout2_BVALID",
        "m_axi_inout2_RDATA",
        "m_axi_inout2_RID",
        "m_axi_inout2_RLAST",
        "m_axi_inout2_RREADY",
        "m_axi_inout2_RRESP",
        "m_axi_inout2_RUSER",
        "m_axi_inout2_RVALID",
        "m_axi_inout2_WDATA",
        "m_axi_inout2_WID",
        "m_axi_inout2_WLAST",
        "m_axi_inout2_WREADY",
        "m_axi_inout2_WSTRB",
        "m_axi_inout2_WUSER",
        "m_axi_inout2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "x"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "256",
          "final_bitwidth": "256",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "tmp2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "256",
          "final_bitwidth": "256",
          "argName": "tmp2"
        }
      ]
    },
    "m_axi_inout3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "256",
      "addrWidth": "64",
      "portPrefix": "m_axi_inout3_",
      "paramPrefix": "C_M_AXI_INOUT3_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_inout3_ARADDR",
        "m_axi_inout3_ARBURST",
        "m_axi_inout3_ARCACHE",
        "m_axi_inout3_ARID",
        "m_axi_inout3_ARLEN",
        "m_axi_inout3_ARLOCK",
        "m_axi_inout3_ARPROT",
        "m_axi_inout3_ARQOS",
        "m_axi_inout3_ARREADY",
        "m_axi_inout3_ARREGION",
        "m_axi_inout3_ARSIZE",
        "m_axi_inout3_ARUSER",
        "m_axi_inout3_ARVALID",
        "m_axi_inout3_AWADDR",
        "m_axi_inout3_AWBURST",
        "m_axi_inout3_AWCACHE",
        "m_axi_inout3_AWID",
        "m_axi_inout3_AWLEN",
        "m_axi_inout3_AWLOCK",
        "m_axi_inout3_AWPROT",
        "m_axi_inout3_AWQOS",
        "m_axi_inout3_AWREADY",
        "m_axi_inout3_AWREGION",
        "m_axi_inout3_AWSIZE",
        "m_axi_inout3_AWUSER",
        "m_axi_inout3_AWVALID",
        "m_axi_inout3_BID",
        "m_axi_inout3_BREADY",
        "m_axi_inout3_BRESP",
        "m_axi_inout3_BUSER",
        "m_axi_inout3_BVALID",
        "m_axi_inout3_RDATA",
        "m_axi_inout3_RID",
        "m_axi_inout3_RLAST",
        "m_axi_inout3_RREADY",
        "m_axi_inout3_RRESP",
        "m_axi_inout3_RUSER",
        "m_axi_inout3_RVALID",
        "m_axi_inout3_WDATA",
        "m_axi_inout3_WID",
        "m_axi_inout3_WLAST",
        "m_axi_inout3_WREADY",
        "m_axi_inout3_WSTRB",
        "m_axi_inout3_WUSER",
        "m_axi_inout3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "tmp3"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "256",
          "final_bitwidth": "256",
          "argName": "tmp3"
        }
      ]
    },
    "m_axi_inout4": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "256",
      "addrWidth": "64",
      "portPrefix": "m_axi_inout4_",
      "paramPrefix": "C_M_AXI_INOUT4_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_inout4_ARADDR",
        "m_axi_inout4_ARBURST",
        "m_axi_inout4_ARCACHE",
        "m_axi_inout4_ARID",
        "m_axi_inout4_ARLEN",
        "m_axi_inout4_ARLOCK",
        "m_axi_inout4_ARPROT",
        "m_axi_inout4_ARQOS",
        "m_axi_inout4_ARREADY",
        "m_axi_inout4_ARREGION",
        "m_axi_inout4_ARSIZE",
        "m_axi_inout4_ARUSER",
        "m_axi_inout4_ARVALID",
        "m_axi_inout4_AWADDR",
        "m_axi_inout4_AWBURST",
        "m_axi_inout4_AWCACHE",
        "m_axi_inout4_AWID",
        "m_axi_inout4_AWLEN",
        "m_axi_inout4_AWLOCK",
        "m_axi_inout4_AWPROT",
        "m_axi_inout4_AWQOS",
        "m_axi_inout4_AWREADY",
        "m_axi_inout4_AWREGION",
        "m_axi_inout4_AWSIZE",
        "m_axi_inout4_AWUSER",
        "m_axi_inout4_AWVALID",
        "m_axi_inout4_BID",
        "m_axi_inout4_BREADY",
        "m_axi_inout4_BRESP",
        "m_axi_inout4_BUSER",
        "m_axi_inout4_BVALID",
        "m_axi_inout4_RDATA",
        "m_axi_inout4_RID",
        "m_axi_inout4_RLAST",
        "m_axi_inout4_RREADY",
        "m_axi_inout4_RRESP",
        "m_axi_inout4_RUSER",
        "m_axi_inout4_RVALID",
        "m_axi_inout4_WDATA",
        "m_axi_inout4_WID",
        "m_axi_inout4_WLAST",
        "m_axi_inout4_WREADY",
        "m_axi_inout4_WSTRB",
        "m_axi_inout4_WUSER",
        "m_axi_inout4_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "tmp_hidden"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "256",
          "final_bitwidth": "256",
          "argName": "tmp_hidden"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "attn_softmax_info"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "256",
          "final_bitwidth": "256",
          "argName": "attn_softmax_info"
        }
      ]
    },
    "m_axi_weights": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "256",
      "addrWidth": "64",
      "portPrefix": "m_axi_weights_",
      "paramPrefix": "C_M_AXI_WEIGHTS_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_weights_ARADDR",
        "m_axi_weights_ARBURST",
        "m_axi_weights_ARCACHE",
        "m_axi_weights_ARID",
        "m_axi_weights_ARLEN",
        "m_axi_weights_ARLOCK",
        "m_axi_weights_ARPROT",
        "m_axi_weights_ARQOS",
        "m_axi_weights_ARREADY",
        "m_axi_weights_ARREGION",
        "m_axi_weights_ARSIZE",
        "m_axi_weights_ARUSER",
        "m_axi_weights_ARVALID",
        "m_axi_weights_AWADDR",
        "m_axi_weights_AWBURST",
        "m_axi_weights_AWCACHE",
        "m_axi_weights_AWID",
        "m_axi_weights_AWLEN",
        "m_axi_weights_AWLOCK",
        "m_axi_weights_AWPROT",
        "m_axi_weights_AWQOS",
        "m_axi_weights_AWREADY",
        "m_axi_weights_AWREGION",
        "m_axi_weights_AWSIZE",
        "m_axi_weights_AWUSER",
        "m_axi_weights_AWVALID",
        "m_axi_weights_BID",
        "m_axi_weights_BREADY",
        "m_axi_weights_BRESP",
        "m_axi_weights_BUSER",
        "m_axi_weights_BVALID",
        "m_axi_weights_RDATA",
        "m_axi_weights_RID",
        "m_axi_weights_RLAST",
        "m_axi_weights_RREADY",
        "m_axi_weights_RRESP",
        "m_axi_weights_RUSER",
        "m_axi_weights_RVALID",
        "m_axi_weights_WDATA",
        "m_axi_weights_WID",
        "m_axi_weights_WLAST",
        "m_axi_weights_WREADY",
        "m_axi_weights_WSTRB",
        "m_axi_weights_WUSER",
        "m_axi_weights_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "patch_embed_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "256",
          "argName": "patch_embed_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "patch_embed_bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "256",
          "argName": "patch_embed_bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "pos_embed"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "256",
          "final_bitwidth": "256",
          "argName": "pos_embed"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "attn_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "256",
          "argName": "attn_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "attn_bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "256",
          "argName": "attn_bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "vit_weights_l1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "256",
          "argName": "vit_weights_l1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "vit_bias_l1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "256",
          "argName": "vit_bias_l1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "vit_weights_l2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "256",
          "argName": "vit_weights_l2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "vit_bias_l2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "256",
          "argName": "vit_bias_l2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "norm_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "256",
          "argName": "norm_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "256",
          "argName": "norm_bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "256",
          "argName": "norm_bias"
        }
      ]
    },
    "num_images": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"num_images": "DATA"},
      "ports": ["num_images"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "num_images"
        }]
    },
    "reload_on_time_weights": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"reload_on_time_weights": "DATA"},
      "ports": ["reload_on_time_weights"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "reload_on_time_weights"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_inout1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_inout1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout1_WDATA": {
      "dir": "out",
      "width": "256"
    },
    "m_axi_inout1_WSTRB": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_inout1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_inout1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_inout1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout1_RDATA": {
      "dir": "in",
      "width": "256"
    },
    "m_axi_inout1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_inout1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_inout1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_inout2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_inout2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout2_WDATA": {
      "dir": "out",
      "width": "256"
    },
    "m_axi_inout2_WSTRB": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_inout2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_inout2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_inout2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout2_RDATA": {
      "dir": "in",
      "width": "256"
    },
    "m_axi_inout2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_inout2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_inout2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_inout3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_inout3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout3_WDATA": {
      "dir": "out",
      "width": "256"
    },
    "m_axi_inout3_WSTRB": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_inout3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_inout3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_inout3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout3_RDATA": {
      "dir": "in",
      "width": "256"
    },
    "m_axi_inout3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_inout3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_inout3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout4_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout4_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout4_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_inout4_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout4_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_inout4_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout4_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout4_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout4_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout4_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout4_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout4_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout4_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout4_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout4_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout4_WDATA": {
      "dir": "out",
      "width": "256"
    },
    "m_axi_inout4_WSTRB": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_inout4_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout4_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout4_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout4_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout4_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout4_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_inout4_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout4_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_inout4_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout4_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout4_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_inout4_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout4_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_inout4_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout4_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_inout4_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout4_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout4_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout4_RDATA": {
      "dir": "in",
      "width": "256"
    },
    "m_axi_inout4_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout4_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout4_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout4_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_inout4_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_inout4_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_inout4_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_inout4_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_inout4_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_weights_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_weights_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_weights_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_weights_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_weights_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_weights_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_weights_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_weights_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_weights_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_weights_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_weights_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_weights_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_weights_WDATA": {
      "dir": "out",
      "width": "256"
    },
    "m_axi_weights_WSTRB": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_weights_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_weights_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_weights_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_weights_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_weights_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_weights_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_weights_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_weights_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_weights_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_weights_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_weights_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_weights_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_weights_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_weights_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_weights_RDATA": {
      "dir": "in",
      "width": "256"
    },
    "m_axi_weights_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_weights_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_weights_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_weights_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_weights_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_weights_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_weights_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "num_images": {
      "dir": "in",
      "width": "32"
    },
    "reload_on_time_weights": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "ViT_act",
      "Instances": [
        {
          "ModuleName": "load_one_time_weights",
          "InstanceName": "grp_load_one_time_weights_fu_564",
          "Instances": [
            {
              "ModuleName": "load_one_time_weights_Pipeline_ln13_for_block_dim_out",
              "InstanceName": "grp_load_one_time_weights_Pipeline_ln13_for_block_dim_out_fu_88"
            },
            {
              "ModuleName": "load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l",
              "InstanceName": "grp_load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l_fu_99"
            }
          ]
        },
        {
          "ModuleName": "compute_patch_embed",
          "InstanceName": "grp_compute_patch_embed_fu_582",
          "Instances": [
            {
              "ModuleName": "dataflow_parent_loop_proc",
              "InstanceName": "grp_dataflow_parent_loop_proc_fu_91",
              "Instances": [{
                  "ModuleName": "dataflow_in_loop_ln171_for_block_y",
                  "InstanceName": "dataflow_in_loop_ln171_for_block_y_U0",
                  "Instances": [
                    {
                      "ModuleName": "patch_embed_accumulate_16u_128u_8u_s",
                      "InstanceName": "patch_embed_accumulate_16u_128u_8u_U0",
                      "Instances": [
                        {
                          "ModuleName": "patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8",
                          "InstanceName": "patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0"
                        },
                        {
                          "ModuleName": "patch_embed_accumulate_read_16u_128u_8u_s",
                          "InstanceName": "patch_embed_accumulate_read_16u_128u_8u_U0"
                        },
                        {
                          "ModuleName": "patch_embed_accumulate_compute_16u_128u_8u_s",
                          "InstanceName": "patch_embed_accumulate_compute_16u_128u_8u_U0"
                        }
                      ]
                    },
                    {
                      "ModuleName": "patch_embed_output",
                      "InstanceName": "patch_embed_output_U0",
                      "Instances": [{
                          "ModuleName": "patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim",
                          "InstanceName": "grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100"
                        }]
                    }
                  ]
                }]
            },
            {
              "ModuleName": "compute_patch_embed_Pipeline_ln184_for_block_dim",
              "InstanceName": "grp_compute_patch_embed_Pipeline_ln184_for_block_dim_fu_111"
            }
          ]
        },
        {
          "ModuleName": "load_norms",
          "InstanceName": "grp_load_norms_fu_599",
          "Instances": [
            {
              "ModuleName": "load_norms_Pipeline_ln16_for_block_dim_out",
              "InstanceName": "grp_load_norms_Pipeline_ln16_for_block_dim_out_fu_52"
            },
            {
              "ModuleName": "load_norms_Pipeline_ln28_for_block_dim_out",
              "InstanceName": "grp_load_norms_Pipeline_ln28_for_block_dim_out_fu_63"
            },
            {
              "ModuleName": "load_norms_Pipeline_ln40_for_block_dim_out",
              "InstanceName": "grp_load_norms_Pipeline_ln40_for_block_dim_out_fu_74"
            },
            {
              "ModuleName": "load_norms_Pipeline_ln52_for_block_dim_out",
              "InstanceName": "grp_load_norms_Pipeline_ln52_for_block_dim_out_fu_84"
            }
          ]
        },
        {
          "ModuleName": "compute_norm",
          "InstanceName": "grp_compute_norm_fu_611",
          "Instances": [{
              "ModuleName": "dataflow_in_loop_ln131_for_each_patch",
              "InstanceName": "dataflow_in_loop_ln131_for_each_patch_U0",
              "Instances": [
                {
                  "ModuleName": "layernorm_accumulate",
                  "InstanceName": "layernorm_accumulate_U0"
                },
                {
                  "ModuleName": "layernorm_output",
                  "InstanceName": "layernorm_output_U0",
                  "Instances": [{
                      "ModuleName": "sqrt_fixed_32_10_s",
                      "InstanceName": "grp_sqrt_fixed_32_10_s_fu_456"
                    }]
                }
              ]
            }]
        },
        {
          "ModuleName": "load_linear_weights",
          "InstanceName": "grp_load_linear_weights_fu_437",
          "Instances": [{
              "ModuleName": "load_linear_weights_Pipeline_ln46_for_each_src_block",
              "InstanceName": "grp_load_linear_weights_Pipeline_ln46_for_each_src_block_fu_98"
            }]
        },
        {
          "ModuleName": "load_linear_bias_ap_fixed_16_7_5_3_0_s",
          "InstanceName": "grp_load_linear_bias_ap_fixed_16_7_5_3_0_s_fu_629",
          "Instances": [{
              "ModuleName": "load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block",
              "InstanceName": "grp_load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block_fu_68"
            }]
        },
        {
          "ModuleName": "compute_linear",
          "InstanceName": "grp_compute_linear_fu_486",
          "Instances": [
            {
              "ModuleName": "read_in_stream_direct",
              "InstanceName": "read_in_stream_direct_U0",
              "Instances": [{
                  "ModuleName": "read_in_stream_direct_Pipeline_ln181_for_each_i",
                  "InstanceName": "grp_read_in_stream_direct_Pipeline_ln181_for_each_i_fu_74"
                }]
            },
            {
              "ModuleName": "compute_linear_on_stream",
              "InstanceName": "compute_linear_on_stream_U0",
              "Instances": [{
                  "ModuleName": "compute_linear_on_stream_Pipeline_ln290_for_each_i",
                  "InstanceName": "grp_compute_linear_on_stream_Pipeline_ln290_for_each_i_fu_90",
                  "Instances": [
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1869"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1877"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1885"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1893"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1901"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1909"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1917"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1925"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1933"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1941"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1949"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1957"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1965"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1973"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1981"
                    },
                    {
                      "ModuleName": "gelu",
                      "InstanceName": "grp_gelu_fu_1989"
                    }
                  ]
                }]
            },
            {
              "ModuleName": "entry_proc24",
              "InstanceName": "entry_proc24_U0"
            },
            {
              "ModuleName": "write_out_stream_direct",
              "InstanceName": "write_out_stream_direct_U0",
              "Instances": [{
                  "ModuleName": "write_out_stream_direct_Pipeline_ln231_for_each_i",
                  "InstanceName": "grp_write_out_stream_direct_Pipeline_ln231_for_each_i_fu_85"
                }]
            }
          ]
        },
        {
          "ModuleName": "compute_q_matmul_k",
          "InstanceName": "grp_compute_q_matmul_k_fu_639",
          "Instances": [
            {
              "ModuleName": "read_x",
              "InstanceName": "read_x_U0",
              "Instances": [{
                  "ModuleName": "read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim",
                  "InstanceName": "grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55"
                }]
            },
            {
              "ModuleName": "read_k_v",
              "InstanceName": "read_k_v_U0"
            },
            {
              "ModuleName": "compute_q_matmul_k_5",
              "InstanceName": "compute_q_matmul_k_5_U0"
            },
            {
              "ModuleName": "finalize_attn",
              "InstanceName": "finalize_attn_U0",
              "Instances": [
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_320"
                },
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_337"
                },
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_354"
                },
                {
                  "ModuleName": "recip_fixed_32_10_s",
                  "InstanceName": "grp_recip_fixed_32_10_s_fu_371"
                },
                {
                  "ModuleName": "recip_fixed_32_10_s",
                  "InstanceName": "grp_recip_fixed_32_10_s_fu_376"
                },
                {
                  "ModuleName": "recip_fixed_32_10_s",
                  "InstanceName": "grp_recip_fixed_32_10_s_fu_381"
                }
              ]
            },
            {
              "ModuleName": "entry_proc",
              "InstanceName": "entry_proc_U0"
            },
            {
              "ModuleName": "write_attn",
              "InstanceName": "write_attn_U0",
              "Instances": [{
                  "ModuleName": "write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249",
                  "InstanceName": "grp_write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249_fu_46"
                }]
            },
            {
              "ModuleName": "write_attn_softmax_info",
              "InstanceName": "write_attn_softmax_info_U0",
              "Instances": [{
                  "ModuleName": "write_attn_softmax_info_Pipeline_ln277_for_each_q_patch",
                  "InstanceName": "grp_write_attn_softmax_info_Pipeline_ln277_for_each_q_patch_fu_66"
                }]
            }
          ]
        },
        {
          "ModuleName": "compute_attn_matmul_v",
          "InstanceName": "grp_compute_attn_matmul_v_fu_669",
          "Instances": [
            {
              "ModuleName": "read_k_v_6",
              "InstanceName": "read_k_v_6_U0"
            },
            {
              "ModuleName": "read_attn",
              "InstanceName": "read_attn_U0"
            },
            {
              "ModuleName": "read_attn_softmax_info",
              "InstanceName": "read_attn_softmax_info_U0",
              "Instances": [{
                  "ModuleName": "read_attn_softmax_info_Pipeline_ln388_for_each_q_patch",
                  "InstanceName": "grp_read_attn_softmax_info_Pipeline_ln388_for_each_q_patch_fu_55"
                }]
            },
            {
              "ModuleName": "prepare_attn",
              "InstanceName": "prepare_attn_U0"
            },
            {
              "ModuleName": "compute_attn_matmul_v_7",
              "InstanceName": "compute_attn_matmul_v_7_U0",
              "Instances": [
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_385"
                },
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_402"
                },
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_419"
                },
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_436"
                },
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_453"
                },
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_470"
                },
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_487"
                },
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_504"
                },
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_521"
                },
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_538"
                },
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_555"
                },
                {
                  "ModuleName": "exp_32_10_s",
                  "InstanceName": "grp_exp_32_10_s_fu_572"
                }
              ]
            },
            {
              "ModuleName": "entry_proc25",
              "InstanceName": "entry_proc25_U0"
            },
            {
              "ModuleName": "write_attn_matmul_v",
              "InstanceName": "write_attn_matmul_v_U0",
              "Instances": [{
                  "ModuleName": "write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim",
                  "InstanceName": "grp_write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim_fu_66"
                }]
            }
          ]
        },
        {
          "ModuleName": "compute_add",
          "InstanceName": "grp_compute_add_fu_695"
        },
        {
          "ModuleName": "load_linear_bias_ap_fixed_16_5_5_3_0_s",
          "InstanceName": "grp_load_linear_bias_ap_fixed_16_5_5_3_0_s_fu_706",
          "Instances": [{
              "ModuleName": "load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block",
              "InstanceName": "grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86"
            }]
        }
      ]
    },
    "Info": {
      "load_one_time_weights_Pipeline_ln13_for_block_dim_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_one_time_weights": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "patch_embed_accumulate_read_16u_128u_8u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "patch_embed_accumulate_compute_16u_128u_8u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "patch_embed_accumulate_16u_128u_8u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "patch_embed_output": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_ln171_for_block_y": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_patch_embed_Pipeline_ln184_for_block_dim": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_patch_embed": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_norms_Pipeline_ln16_for_block_dim_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_norms_Pipeline_ln28_for_block_dim_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_norms_Pipeline_ln40_for_block_dim_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_norms_Pipeline_ln52_for_block_dim_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_norms": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "layernorm_accumulate": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sqrt_fixed_32_10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "layernorm_output": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_ln131_for_each_patch": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_norm": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_linear_weights_Pipeline_ln46_for_each_src_block": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_linear_weights": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_linear_bias_ap_fixed_16_7_5_3_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc24": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "read_in_stream_direct_Pipeline_ln181_for_each_i": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_in_stream_direct": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gelu": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_linear_on_stream_Pipeline_ln290_for_each_i": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_linear_on_stream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_out_stream_direct_Pipeline_ln231_for_each_i": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_out_stream_direct": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_linear": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_x": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_k_v": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_q_matmul_k_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exp_32_10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "recip_fixed_32_10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "finalize_attn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_attn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_attn_softmax_info_Pipeline_ln277_for_each_q_patch": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_attn_softmax_info": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_q_matmul_k": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc25": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "read_k_v_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_attn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_attn_softmax_info_Pipeline_ln388_for_each_q_patch": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_attn_softmax_info": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "prepare_attn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_attn_matmul_v_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_attn_matmul_v": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_attn_matmul_v": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_add": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_linear_bias_ap_fixed_16_5_5_3_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ViT_act": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "load_one_time_weights_Pipeline_ln13_for_block_dim_out": {
        "Latency": {
          "LatencyBest": "202",
          "LatencyAvg": "202",
          "LatencyWorst": "202",
          "PipelineII": "202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln13_for_block_dim_out",
            "TripCount": "24",
            "Latency": "200",
            "PipelineII": "8",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "2694",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "8615",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "load_one_time_weights_Pipeline_ln29_for_each_channel_ln33_for_block_dim_out_l": {
        "Latency": {
          "LatencyBest": "147466",
          "LatencyAvg": "147466",
          "LatencyWorst": "147466",
          "PipelineII": "147466",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln29_for_each_channel__ln33_for_block_dim_out__ln35_for_offset_dim_out",
            "TripCount": "9216",
            "Latency": "147464",
            "PipelineII": "16",
            "PipelineDepth": "25"
          }],
        "Area": {
          "FF": "5597",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "17300",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "load_one_time_weights": {
        "Latency": {
          "LatencyBest": "147671",
          "LatencyAvg": "147671",
          "LatencyWorst": "147671",
          "PipelineII": "147671",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "8382",
          "AVAIL_FF": "234240",
          "UTIL_FF": "3",
          "LUT": "26297",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "22",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "5",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "patch_embed_accumulate_read_16u_128u_8u_s": {
        "Latency": {
          "LatencyBest": "15847",
          "LatencyAvg": "15847",
          "LatencyWorst": "15847",
          "PipelineII": "15847",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln33_for_each_channel",
            "TripCount": "3",
            "Latency": "15846",
            "PipelineII": "",
            "PipelineDepth": "5282",
            "Loops": [{
                "Name": "_ln36_for_offset_y",
                "TripCount": "16",
                "Latency": "5280",
                "PipelineII": "",
                "PipelineDepth": "330",
                "Loops": [{
                    "Name": "_ln39_for_block_patch_x",
                    "TripCount": "8",
                    "Latency": "328",
                    "PipelineII": "",
                    "PipelineDepth": "41"
                  }]
              }]
          }],
        "Area": {
          "FF": "10626",
          "AVAIL_FF": "234240",
          "UTIL_FF": "4",
          "LUT": "33967",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "29",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "patch_embed_accumulate_compute_16u_128u_8u_s": {
        "Latency": {
          "LatencyBest": "27672",
          "LatencyAvg": "27672",
          "LatencyWorst": "27672",
          "PipelineII": "27672",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.157"
        },
        "Loops": [{
            "Name": "_ln63_for_each_channel__ln67_for_block_patch_x__ln69_for_block_dim",
            "TripCount": "9216",
            "Latency": "27670",
            "PipelineII": "3",
            "PipelineDepth": "26"
          }],
        "Area": {
          "DSP": "256",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "20",
          "FF": "13931",
          "AVAIL_FF": "234240",
          "UTIL_FF": "5",
          "LUT": "7618",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "patch_embed_accumulate_16u_128u_8u_s": {
        "Latency": {
          "LatencyBest": "27714",
          "LatencyAvg": "27714",
          "LatencyWorst": "27714",
          "PipelineII": "27673",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "DSP": "256",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "20",
          "FF": "24763",
          "AVAIL_FF": "234240",
          "UTIL_FF": "10",
          "LUT": "41782",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "35",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim": {
        "Latency": {
          "LatencyBest": "780",
          "LatencyAvg": "780",
          "LatencyWorst": "780",
          "PipelineII": "780",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln147_for_each_patch_x__ln149_for_block_dim",
            "TripCount": "384",
            "Latency": "778",
            "PipelineII": "2",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "2733",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "5446",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "patch_embed_output": {
        "Latency": {
          "LatencyBest": "788",
          "LatencyAvg": "788",
          "LatencyWorst": "788",
          "PipelineII": "788",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "2814",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "5808",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_ln171_for_block_y": {
        "Latency": {
          "LatencyBest": "27714",
          "LatencyAvg": "27714",
          "LatencyWorst": "27714",
          "PipelineII": "27673",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "58",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "20",
          "DSP": "256",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "20",
          "FF": "27579",
          "AVAIL_FF": "234240",
          "UTIL_FF": "11",
          "LUT": "47620",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "40",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc": {
        "Latency": {
          "LatencyBest": "221427",
          "LatencyAvg": "221427",
          "LatencyWorst": "221427",
          "PipelineII": "221427",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln171_for_block_y",
            "TripCount": "8",
            "Latency": "221426",
            "PipelineII": "",
            "PipelineDepth": "221426"
          }],
        "Area": {
          "BRAM_18K": "58",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "20",
          "DSP": "256",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "20",
          "FF": "27657",
          "AVAIL_FF": "234240",
          "UTIL_FF": "11",
          "LUT": "47657",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "40",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_patch_embed_Pipeline_ln184_for_block_dim": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "27",
          "LatencyWorst": "27",
          "PipelineII": "27",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln184_for_block_dim",
            "TripCount": "24",
            "Latency": "25",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "267",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "83",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_patch_embed": {
        "Latency": {
          "LatencyBest": "221469",
          "LatencyAvg": "221469",
          "LatencyWorst": "221469",
          "PipelineII": "221469",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "58",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "20",
          "DSP": "256",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "20",
          "FF": "28062",
          "AVAIL_FF": "234240",
          "UTIL_FF": "11",
          "LUT": "48360",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "41",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "load_norms_Pipeline_ln16_for_block_dim_out": {
        "Latency": {
          "LatencyBest": "202",
          "LatencyAvg": "202",
          "LatencyWorst": "202",
          "PipelineII": "202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln16_for_block_dim_out",
            "TripCount": "24",
            "Latency": "200",
            "PipelineII": "8",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "2694",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "8615",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "load_norms_Pipeline_ln28_for_block_dim_out": {
        "Latency": {
          "LatencyBest": "202",
          "LatencyAvg": "202",
          "LatencyWorst": "202",
          "PipelineII": "202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln28_for_block_dim_out",
            "TripCount": "24",
            "Latency": "200",
            "PipelineII": "8",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "2694",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "8615",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "load_norms_Pipeline_ln40_for_block_dim_out": {
        "Latency": {
          "LatencyBest": "202",
          "LatencyAvg": "202",
          "LatencyWorst": "202",
          "PipelineII": "202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln40_for_block_dim_out",
            "TripCount": "24",
            "Latency": "200",
            "PipelineII": "8",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "2694",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "8615",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "load_norms_Pipeline_ln52_for_block_dim_out": {
        "Latency": {
          "LatencyBest": "202",
          "LatencyAvg": "202",
          "LatencyWorst": "202",
          "PipelineII": "202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln52_for_block_dim_out",
            "TripCount": "24",
            "Latency": "200",
            "PipelineII": "8",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "2694",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "8615",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "load_norms": {
        "Latency": {
          "LatencyBest": "815",
          "LatencyAvg": "815",
          "LatencyWorst": "815",
          "PipelineII": "815",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "10926",
          "AVAIL_FF": "234240",
          "UTIL_FF": "4",
          "LUT": "35101",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "29",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "layernorm_accumulate": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "35",
          "PipelineII": "24",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln70_for_block_dim",
            "TripCount": "24",
            "Latency": "34",
            "PipelineII": "1",
            "PipelineDepth": "12"
          }],
        "Area": {
          "DSP": "32",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "2",
          "FF": "1788",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1722",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "sqrt_fixed_32_10_s": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "1",
          "PipelineDepth": "7",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.218"
        },
        "Area": {
          "FF": "774",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "5416",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "layernorm_output": {
        "Latency": {
          "LatencyBest": "87",
          "LatencyAvg": "87",
          "LatencyWorst": "88",
          "PipelineII": "24",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln106_for_block_dim",
            "TripCount": "24",
            "Latency": "87",
            "PipelineII": "1",
            "PipelineDepth": "65"
          }],
        "Area": {
          "DSP": "59",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "4",
          "FF": "8627",
          "AVAIL_FF": "234240",
          "UTIL_FF": "3",
          "LUT": "11162",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "9",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_ln131_for_each_patch": {
        "Latency": {
          "LatencyBest": "122",
          "LatencyAvg": "122",
          "LatencyWorst": "124",
          "PipelineII": "24",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "2",
          "DSP": "91",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "7",
          "FF": "10625",
          "AVAIL_FF": "234240",
          "UTIL_FF": "4",
          "LUT": "13180",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "11",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_norm": {
        "Latency": {
          "LatencyBest": "3196",
          "LatencyAvg": "3196",
          "LatencyWorst": "3198",
          "PipelineIIMin": "3196",
          "PipelineIIMax": "3198",
          "PipelineII": "3196 ~ 3198",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln131_for_each_patch",
            "TripCount": "129",
            "LatencyMin": "3195",
            "LatencyMax": "3197",
            "Latency": "3195 ~ 3197",
            "PipelineII": "",
            "PipelineDepthMin": "3195",
            "PipelineDepthMax": "3197",
            "PipelineDepth": "3195 ~ 3197"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "2",
          "DSP": "91",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "7",
          "FF": "10761",
          "AVAIL_FF": "234240",
          "UTIL_FF": "4",
          "LUT": "13228",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "11",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "load_linear_weights_Pipeline_ln46_for_each_src_block": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "1047564",
          "PipelineIIMin": "2",
          "PipelineIIMax": "1047564",
          "PipelineII": "2 ~ 1047564",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln46_for_each_src_block",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "1047562",
            "Latency": "0 ~ 1047562",
            "PipelineII": "16",
            "PipelineDepth": "27"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "FF": "14960",
          "AVAIL_FF": "234240",
          "UTIL_FF": "6",
          "LUT": "23773",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "20",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0"
        }
      },
      "load_linear_weights": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "",
          "LatencyWorst": "1047568",
          "PipelineIIMin": "6",
          "PipelineIIMax": "1047568",
          "PipelineII": "6 ~ 1047568",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "15094",
          "AVAIL_FF": "234240",
          "UTIL_FF": "6",
          "LUT": "24043",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "20",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "load_linear_bias_ap_fixed_16_7_5_3_0_Pipeline_ln130_for_each_src_block": {
        "Latency": {
          "LatencyBest": "202",
          "LatencyAvg": "202",
          "LatencyWorst": "202",
          "PipelineII": "202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln130_for_each_src_block",
            "TripCount": "12",
            "Latency": "200",
            "PipelineII": "16",
            "PipelineDepth": "25"
          }],
        "Area": {
          "FF": "5444",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "16764",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "load_linear_bias_ap_fixed_16_7_5_3_0_s": {
        "Latency": {
          "LatencyBest": "203",
          "LatencyAvg": "203",
          "LatencyWorst": "203",
          "PipelineII": "203",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "5527",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "16970",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc24": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.838"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "read_in_stream_direct_Pipeline_ln181_for_each_i": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln181_for_each_i",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "824",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "710",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "read_in_stream_direct": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "911",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "971",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "gelu": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.886"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "106",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "382",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_linear_on_stream_Pipeline_ln290_for_each_i": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.344"
        },
        "Loops": [{
            "Name": "_ln290_for_each_i",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "11",
          "DSP": "544",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "43",
          "FF": "28632",
          "AVAIL_FF": "234240",
          "UTIL_FF": "12",
          "LUT": "29455",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "25",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_linear_on_stream": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.344"
        },
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "11",
          "DSP": "544",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "43",
          "FF": "28691",
          "AVAIL_FF": "234240",
          "UTIL_FF": "12",
          "LUT": "29640",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "25",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "write_out_stream_direct_Pipeline_ln231_for_each_i": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln231_for_each_i",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "829",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "292",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "write_out_stream_direct": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "915",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "589",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_linear": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "61",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "21",
          "DSP": "544",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "43",
          "FF": "30974",
          "AVAIL_FF": "234240",
          "UTIL_FF": "13",
          "LUT": "31520",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "26",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.861"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "38",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim": {
        "Latency": {
          "LatencyBest": "3099",
          "LatencyAvg": "3099",
          "LatencyWorst": "3099",
          "PipelineII": "3099",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln18_for_each_patch__ln20_for_block_in_dim",
            "TripCount": "3096",
            "Latency": "3097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "274",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "91",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "read_x": {
        "Latency": {
          "LatencyBest": "3107",
          "LatencyAvg": "3107",
          "LatencyWorst": "3107",
          "PipelineII": "3107",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "344",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "306",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "read_k_v": {
        "Latency": {
          "LatencyBest": "102178",
          "LatencyAvg": "102178",
          "LatencyWorst": "102178",
          "PipelineII": "102178",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim",
            "TripCount": "102168",
            "Latency": "102176",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "FF": "441",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "281",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_q_matmul_k_5": {
        "Latency": {
          "LatencyBest": "102174",
          "LatencyAvg": "102174",
          "LatencyWorst": "102174",
          "PipelineII": "102174",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.723"
        },
        "Loops": [{
            "Name": "_ln75_for_block_q_patch__ln77_for_each_k_patch__ln79_for_block_dim",
            "TripCount": "102168",
            "Latency": "102172",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "104",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "8",
          "FF": "3770",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "4694",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "exp_32_10_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.156"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "1",
          "DSP": "21",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "1",
          "FF": "720",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "740",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "recip_fixed_32_10_s": {
        "Latency": {
          "LatencyBest": "49",
          "LatencyAvg": "49",
          "LatencyWorst": "49",
          "PipelineII": "1",
          "PipelineDepth": "50",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.915"
        },
        "Area": {
          "FF": "6311",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "3609",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "finalize_attn": {
        "Latency": {
          "LatencyBest": "17087",
          "LatencyAvg": "17087",
          "LatencyWorst": "17087",
          "PipelineII": "17087",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.156"
        },
        "Loops": [{
            "Name": "_ln163_for_block_q_patch_unadjusted__ln165_for_each_k_patch__ln167_for_offset_q_patch_unadjusted",
            "TripCount": "17028",
            "Latency": "17085",
            "PipelineII": "1",
            "PipelineDepth": "59"
          }],
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "5",
          "DSP": "72",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "5",
          "FF": "23499",
          "AVAIL_FF": "234240",
          "UTIL_FF": "10",
          "LUT": "15305",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "13",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "write_attn_Pipeline_ln245_for_each_q_patch_block_ln247_for_each_k_patch_ln249": {
        "Latency": {
          "LatencyBest": "17036",
          "LatencyAvg": "17036",
          "LatencyWorst": "17036",
          "PipelineII": "17036",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln245_for_each_q_patch_block__ln247_for_each_k_patch__ln249_for_each_q_patch_offset",
            "TripCount": "17028",
            "Latency": "17034",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "407",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1477",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "write_attn": {
        "Latency": {
          "LatencyBest": "17038",
          "LatencyAvg": "17038",
          "LatencyWorst": "17038",
          "PipelineII": "17038",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "481",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1553",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "write_attn_softmax_info_Pipeline_ln277_for_each_q_patch": {
        "Latency": {
          "LatencyBest": "132",
          "LatencyAvg": "132",
          "LatencyWorst": "132",
          "PipelineII": "132",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln277_for_each_q_patch",
            "TripCount": "129",
            "Latency": "130",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "270",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "88",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "write_attn_softmax_info": {
        "Latency": {
          "LatencyBest": "140",
          "LatencyAvg": "140",
          "LatencyWorst": "140",
          "PipelineII": "140",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "340",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "335",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_q_matmul_k": {
        "Latency": {
          "LatencyBest": "102241",
          "LatencyAvg": "102241",
          "LatencyWorst": "102241",
          "PipelineII": "102179",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "15",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "5",
          "DSP": "176",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "14",
          "FF": "29575",
          "AVAIL_FF": "234240",
          "UTIL_FF": "12",
          "LUT": "23041",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "19",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc25": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.861"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "read_k_v_6": {
        "Latency": {
          "LatencyBest": "102178",
          "LatencyAvg": "102178",
          "LatencyWorst": "102178",
          "PipelineII": "102178",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln37_for_block_q_patch__ln39_for_each_k_patch__ln41_for_block_dim",
            "TripCount": "102168",
            "Latency": "102176",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "FF": "442",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "290",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "read_attn": {
        "Latency": {
          "LatencyBest": "17038",
          "LatencyAvg": "17038",
          "LatencyWorst": "17038",
          "PipelineII": "17038",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset",
            "TripCount": "17028",
            "Latency": "17036",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "FF": "512",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1483",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "read_attn_softmax_info_Pipeline_ln388_for_each_q_patch": {
        "Latency": {
          "LatencyBest": "132",
          "LatencyAvg": "132",
          "LatencyWorst": "132",
          "PipelineII": "132",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln388_for_each_q_patch",
            "TripCount": "129",
            "Latency": "130",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "270",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "86",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "read_attn_softmax_info": {
        "Latency": {
          "LatencyBest": "140",
          "LatencyAvg": "140",
          "LatencyWorst": "140",
          "PipelineII": "140",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "340",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "301",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "prepare_attn": {
        "Latency": {
          "LatencyBest": "17030",
          "LatencyAvg": "17030",
          "LatencyWorst": "17030",
          "PipelineII": "17030",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.125"
        },
        "Loops": [{
            "Name": "_ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch",
            "TripCount": "17028",
            "Latency": "17028",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "547",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "747",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_attn_matmul_v_7": {
        "Latency": {
          "LatencyBest": "102179",
          "LatencyAvg": "102179",
          "LatencyWorst": "102179",
          "PipelineII": "102179",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.156"
        },
        "Loops": [{
            "Name": "_ln432_for_block_attn_patch__ln434_for_each_v_patch__ln436_for_block_dim",
            "TripCount": "102168",
            "Latency": "102177",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "BRAM_18K": "92",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "31",
          "DSP": "384",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "30",
          "FF": "13311",
          "AVAIL_FF": "234240",
          "UTIL_FF": "5",
          "LUT": "13990",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "11",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim": {
        "Latency": {
          "LatencyBest": "3099",
          "LatencyAvg": "3099",
          "LatencyWorst": "3099",
          "PipelineII": "3099",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln403_for_each_patch__ln405_for_block_dim",
            "TripCount": "3096",
            "Latency": "3097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "274",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "93",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "write_attn_matmul_v": {
        "Latency": {
          "LatencyBest": "3107",
          "LatencyAvg": "3107",
          "LatencyWorst": "3107",
          "PipelineII": "3107",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "344",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "340",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_attn_matmul_v": {
        "Latency": {
          "LatencyBest": "102188",
          "LatencyAvg": "102188",
          "LatencyWorst": "102188",
          "PipelineII": "102180",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "92",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "31",
          "DSP": "384",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "30",
          "FF": "16097",
          "AVAIL_FF": "234240",
          "UTIL_FF": "6",
          "LUT": "17637",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "compute_add": {
        "Latency": {
          "LatencyBest": "6208",
          "LatencyAvg": "6208",
          "LatencyWorst": "6208",
          "PipelineII": "6208",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln11_for_each_i",
            "TripCount": "3096",
            "Latency": "6206",
            "PipelineII": "2",
            "PipelineDepth": "17"
          }],
        "Area": {
          "FF": "2393",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "3023",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "_ln130_for_each_src_block",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "16",
            "PipelineDepth": "25"
          }],
        "Area": {
          "FF": "5456",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "16812",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "load_linear_bias_ap_fixed_16_5_5_3_0_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "5546",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "17036",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "ViT_act": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.674"
        },
        "Loops": [{
            "Name": "_ln124_for_each_image",
            "TripCount": "1",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "_ln131_for_each_layer",
                "TripCount": "12",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": ""
              }]
          }],
        "Area": {
          "BRAM_18K": "902",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "313",
          "DSP": "1452",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "116",
          "FF": "172584",
          "AVAIL_FF": "234240",
          "UTIL_FF": "73",
          "LUT": "270827",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "231",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-31 17:39:27 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
