;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 24/09/2015 16:54:21
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF005EF9A  	GOTO        2868
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_SPI1_Write:
;__Lib_SPI_c345.c,77 :: 		
;__Lib_SPI_c345.c,80 :: 		
0x001C	0xFFC9C084  	MOVFF       FARG_SPI1_Write_data_, SSPBUF
;__Lib_SPI_c345.c,81 :: 		
L_SPI1_Write6:
0x0020	0xB0C7      	BTFSC       SSPSTAT, 0 
0x0022	0xD002      	BRA         L_SPI1_Write7
;__Lib_SPI_c345.c,82 :: 		
0x0024	0x0000      	NOP
0x0026	0xD7FC      	BRA         L_SPI1_Write6
L_SPI1_Write7:
;__Lib_SPI_c345.c,83 :: 		
0x0028	0xF000CFC9  	MOVFF       SSPBUF, R0
;__Lib_SPI_c345.c,85 :: 		
0x002C	0x0012      	RETURN      0
; end of _SPI1_Write
_SPI1_Read:
;__Lib_SPI_c345.c,66 :: 		
;__Lib_SPI_c345.c,67 :: 		
0x002E	0xFFC9C084  	MOVFF       FARG_SPI1_Read_buffer, SSPBUF
;__Lib_SPI_c345.c,68 :: 		
L_SPI1_Read4:
0x0032	0xB0C7      	BTFSC       SSPSTAT, 0 
0x0034	0xD002      	BRA         L_SPI1_Read5
;__Lib_SPI_c345.c,69 :: 		
0x0036	0x0000      	NOP
0x0038	0xD7FC      	BRA         L_SPI1_Read4
L_SPI1_Read5:
;__Lib_SPI_c345.c,70 :: 		
0x003A	0xF000CFC9  	MOVFF       SSPBUF, R0
;__Lib_SPI_c345.c,73 :: 		
0x003E	0x0012      	RETURN      0
; end of _SPI1_Read
_read_ZIGBEE_short:
0x0040	0x0100      	MOVLB       0
0x0042	0x6B81      	CLRF        read_ZIGBEE_short_dummy_data_r_L0, 1
;Receptor_term2.c,172 :: 		short int read_ZIGBEE_short(short int address) {
;Receptor_term2.c,175 :: 		CS2 = 0;
0x0044	0x908B      	BCF         LATC0_bit, 0 
;Receptor_term2.c,177 :: 		address = (address << 1) & 0b01111110;      // calculating addressing mode
0x0046	0xF000C080  	MOVFF       FARG_read_ZIGBEE_short_address, R0
0x004A	0x3600      	RLCF        R0, 1 
0x004C	0x9000      	BCF         R0, 0 
0x004E	0x0E7E      	MOVLW       126
0x0050	0x1600      	ANDWF       R0, 1 
0x0052	0xF080C000  	MOVFF       R0, FARG_read_ZIGBEE_short_address
;Receptor_term2.c,178 :: 		SPI1_Write(address);                        // addressing register
0x0056	0xF084C000  	MOVFF       R0, FARG_SPI1_Write_data_
0x005A	0xDFE0      	RCALL       _SPI1_Write
;Receptor_term2.c,179 :: 		data_r = SPI1_Read(dummy_data_r);           // read data from register
0x005C	0xF084C081  	MOVFF       read_ZIGBEE_short_dummy_data_r_L0, FARG_SPI1_Read_buffer
0x0060	0xDFE6      	RCALL       _SPI1_Read
;Receptor_term2.c,181 :: 		CS2 = 1;
0x0062	0x808B      	BSF         LATC0_bit, 0 
;Receptor_term2.c,182 :: 		return data_r;
;Receptor_term2.c,183 :: 		}
0x0064	0x0012      	RETURN      0
; end of _read_ZIGBEE_short
_write_ZIGBEE_short:
;Receptor_term2.c,161 :: 		void write_ZIGBEE_short(short int address, short int data_r) {
;Receptor_term2.c,162 :: 		CS2 = 0;
0x0066	0x908B      	BCF         LATC0_bit, 0 
;Receptor_term2.c,164 :: 		address = ((address << 1) & 0b01111111) | 0x01; // calculating addressing mode
0x0068	0xF000C080  	MOVFF       FARG_write_ZIGBEE_short_address, R0
0x006C	0x3600      	RLCF        R0, 1 
0x006E	0x9000      	BCF         R0, 0 
0x0070	0x0E7F      	MOVLW       127
0x0072	0x1600      	ANDWF       R0, 1 
0x0074	0x8000      	BSF         R0, 0 
0x0076	0xF080C000  	MOVFF       R0, FARG_write_ZIGBEE_short_address
;Receptor_term2.c,165 :: 		SPI1_Write(address);       // addressing register
0x007A	0xF084C000  	MOVFF       R0, FARG_SPI1_Write_data_
0x007E	0xDFCE      	RCALL       _SPI1_Write
;Receptor_term2.c,166 :: 		SPI1_Write(data_r);        // write data in register
0x0080	0xF084C081  	MOVFF       FARG_write_ZIGBEE_short_data_r, FARG_SPI1_Write_data_
0x0084	0xDFCB      	RCALL       _SPI1_Write
;Receptor_term2.c,168 :: 		CS2 = 1;
0x0086	0x808B      	BSF         LATC0_bit, 0 
;Receptor_term2.c,169 :: 		}
0x0088	0x0012      	RETURN      0
; end of _write_ZIGBEE_short
_write_ZIGBEE_long:
0x008A	0x0100      	MOVLB       0
0x008C	0x6B83      	CLRF        write_ZIGBEE_long_address_low_L0, 1
;Receptor_term2.c,189 :: 		void write_ZIGBEE_long(int address, short int data_r) {
;Receptor_term2.c,192 :: 		CS2 = 0;
0x008E	0x908B      	BCF         LATC0_bit, 0 
;Receptor_term2.c,194 :: 		address_high = (((short int)(address >> 3)) & 0b01111111) | 0x80;  // calculating addressing mode
0x0090	0x0E03      	MOVLW       3
0x0092	0x6E02      	MOVWF       R2 
0x0094	0xF000C080  	MOVFF       FARG_write_ZIGBEE_long_address, R0
0x0098	0xF001C081  	MOVFF       FARG_write_ZIGBEE_long_address+1, R1
0x009C	0x5002      	MOVF        R2, 0 
L__write_ZIGBEE_long85:
0x009E	0xE007      	BZ          L__write_ZIGBEE_long86
0x00A0	0x3201      	RRCF        R1, 1 
0x00A2	0x3200      	RRCF        R0, 1 
0x00A4	0x9E01      	BCF         R1, 7 
0x00A6	0xBC01      	BTFSC       R1, 6 
0x00A8	0x8E01      	BSF         R1, 7 
0x00AA	0x0FFF      	ADDLW       255
0x00AC	0xD7F8      	BRA         L__write_ZIGBEE_long85
L__write_ZIGBEE_long86:
0x00AE	0x0E7F      	MOVLW       127
0x00B0	0x1400      	ANDWF       R0, 0 
0x00B2	0x6F84      	MOVWF       FARG_SPI1_Write_data_, 1
0x00B4	0x8F84      	BSF         FARG_SPI1_Write_data_, 7, 1
;Receptor_term2.c,195 :: 		address_low  = (((short int)(address << 5)) & 0b11100000) | 0x10;  // calculating addressing mode
0x00B6	0x0E05      	MOVLW       5
0x00B8	0x6E00      	MOVWF       R0 
0x00BA	0xF083C080  	MOVFF       FARG_write_ZIGBEE_long_address, write_ZIGBEE_long_address_low_L0
0x00BE	0x5000      	MOVF        R0, 0 
L__write_ZIGBEE_long87:
0x00C0	0xE004      	BZ          L__write_ZIGBEE_long88
0x00C2	0x3783      	RLCF        write_ZIGBEE_long_address_low_L0, 1, 1
0x00C4	0x9183      	BCF         write_ZIGBEE_long_address_low_L0, 0, 1
0x00C6	0x0FFF      	ADDLW       255
0x00C8	0xD7FB      	BRA         L__write_ZIGBEE_long87
L__write_ZIGBEE_long88:
0x00CA	0x0EE0      	MOVLW       224
0x00CC	0x1783      	ANDWF       write_ZIGBEE_long_address_low_L0, 1, 1
0x00CE	0x8983      	BSF         write_ZIGBEE_long_address_low_L0, 4, 1
;Receptor_term2.c,196 :: 		SPI1_Write(address_high);           // addressing register
0x00D0	0xDFA5      	RCALL       _SPI1_Write
;Receptor_term2.c,197 :: 		SPI1_Write(address_low);            // addressing register
0x00D2	0xF084C083  	MOVFF       write_ZIGBEE_long_address_low_L0, FARG_SPI1_Write_data_
0x00D6	0xDFA2      	RCALL       _SPI1_Write
;Receptor_term2.c,198 :: 		SPI1_Write(data_r);                 // write data in registerr
0x00D8	0xF084C082  	MOVFF       FARG_write_ZIGBEE_long_data_r, FARG_SPI1_Write_data_
0x00DC	0xDF9F      	RCALL       _SPI1_Write
;Receptor_term2.c,200 :: 		CS2 = 1;
0x00DE	0x808B      	BSF         LATC0_bit, 0 
;Receptor_term2.c,201 :: 		}
0x00E0	0x0012      	RETURN      0
; end of _write_ZIGBEE_long
_enable_PLL:
;Receptor_term2.c,715 :: 		void enable_PLL() {
;Receptor_term2.c,716 :: 		write_ZIGBEE_long(RFCON2, 0x80);       // mask for PLL enable
0x00E2	0x0E02      	MOVLW       2
0x00E4	0x0100      	MOVLB       0
0x00E6	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x00E8	0x0E02      	MOVLW       2
0x00EA	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x00EC	0x0E80      	MOVLW       128
0x00EE	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x00F0	0xDFCC      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,717 :: 		}
0x00F2	0x0012      	RETURN      0
; end of _enable_PLL
_RF_reset:
0x00F4	0x6A7F      	CLRF        RF_reset_temp_L0 
;Receptor_term2.c,362 :: 		void RF_reset() {
;Receptor_term2.c,364 :: 		temp = read_ZIGBEE_short(RFCTL);
0x00F6	0x0E36      	MOVLW       54
0x00F8	0x0100      	MOVLB       0
0x00FA	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x00FC	0xDFA1      	RCALL       _read_ZIGBEE_short
0x00FE	0xF07FC000  	MOVFF       R0, RF_reset_temp_L0
;Receptor_term2.c,365 :: 		temp = temp | 0x04;                  // mask for RFRST bit
0x0102	0x8400      	BSF         R0, 2 
0x0104	0xF07FC000  	MOVFF       R0, RF_reset_temp_L0
;Receptor_term2.c,366 :: 		write_ZIGBEE_short(RFCTL, temp);
0x0108	0x0E36      	MOVLW       54
0x010A	0x0100      	MOVLB       0
0x010C	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x010E	0xF081C000  	MOVFF       R0, FARG_write_ZIGBEE_short_data_r
0x0112	0xDFA9      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,367 :: 		temp = temp & (!0x04);               // mask for RFRST bit
0x0114	0x0E00      	MOVLW       0
0x0116	0x147F      	ANDWF       RF_reset_temp_L0, 0 
0x0118	0x6E00      	MOVWF       R0 
0x011A	0xF07FC000  	MOVFF       R0, RF_reset_temp_L0
;Receptor_term2.c,368 :: 		write_ZIGBEE_short(RFCTL, temp);
0x011E	0x0E36      	MOVLW       54
0x0120	0x0100      	MOVLB       0
0x0122	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0124	0xF081C000  	MOVFF       R0, FARG_write_ZIGBEE_short_data_r
0x0128	0xDF9E      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,369 :: 		Delay_ms(1);
0x012A	0x0E03      	MOVLW       3
0x012C	0x6E0C      	MOVWF       R12, 0
0x012E	0x0E97      	MOVLW       151
0x0130	0x6E0D      	MOVWF       R13, 0
L_RF_reset10:
0x0132	0x2E0D      	DECFSZ      R13, 1, 0
0x0134	0xD7FE      	BRA         L_RF_reset10
0x0136	0x2E0C      	DECFSZ      R12, 1, 0
0x0138	0xD7FC      	BRA         L_RF_reset10
0x013A	0x0000      	NOP
0x013C	0x0000      	NOP
;Receptor_term2.c,370 :: 		}
0x013E	0x0012      	RETURN      0
; end of _RF_reset
_Delay_5500us:
;__Lib_Delays.c,31 :: 		void Delay_5500us() {
;__Lib_Delays.c,32 :: 		Delay_us(5500);
0x0140	0x0E0F      	MOVLW       15
0x0142	0x6E0C      	MOVWF       R12, 0
0x0144	0x0E47      	MOVLW       71
0x0146	0x6E0D      	MOVWF       R13, 0
L_Delay_5500us6:
0x0148	0x2E0D      	DECFSZ      R13, 1, 0
0x014A	0xD7FE      	BRA         L_Delay_5500us6
0x014C	0x2E0C      	DECFSZ      R12, 1, 0
0x014E	0xD7FC      	BRA         L_Delay_5500us6
0x0150	0x0000      	NOP
0x0152	0x0000      	NOP
;__Lib_Delays.c,33 :: 		}
0x0154	0x0012      	RETURN      0
; end of _Delay_5500us
_Delay_1us:
;__Lib_Delays.c,7 :: 		void Delay_1us() {
;__Lib_Delays.c,8 :: 		Delay_us(1);
0x0156	0x0000      	NOP
0x0158	0x0000      	NOP
;__Lib_Delays.c,9 :: 		}
0x015A	0x0012      	RETURN      0
; end of _Delay_1us
_Delay_50us:
;__Lib_Delays.c,19 :: 		void Delay_50us() {
;__Lib_Delays.c,20 :: 		Delay_us(50);
0x015C	0x0E21      	MOVLW       33
0x015E	0x6E0D      	MOVWF       R13, 0
L_Delay_50us3:
0x0160	0x2E0D      	DECFSZ      R13, 1, 0
0x0162	0xD7FE      	BRA         L_Delay_50us3
;__Lib_Delays.c,21 :: 		}
0x0164	0x0012      	RETURN      0
; end of _Delay_50us
_set_channel:
;Receptor_term2.c,382 :: 		void set_channel(short int channel_number) {               // 11-26 possible channels
;Receptor_term2.c,383 :: 		if((channel_number > 26) || (channel_number < 11)) channel_number = 11;
0x0166	0x0E80      	MOVLW       128
0x0168	0x0A1A      	XORLW       26
0x016A	0x6E00      	MOVWF       R0 
0x016C	0x0E80      	MOVLW       128
0x016E	0x187E      	XORWF       FARG_set_channel_channel_number, 0 
0x0170	0x5C00      	SUBWF       R0, 0 
0x0172	0xE308      	BNC         L__set_channel82
0x0174	0x0E80      	MOVLW       128
0x0176	0x187E      	XORWF       FARG_set_channel_channel_number, 0 
0x0178	0x6E00      	MOVWF       R0 
0x017A	0x0E80      	MOVLW       128
0x017C	0x0A0B      	XORLW       11
0x017E	0x5C00      	SUBWF       R0, 0 
0x0180	0xE301      	BNC         L__set_channel82
0x0182	0xD002      	BRA         L_set_channel13
L__set_channel82:
0x0184	0x0E0B      	MOVLW       11
0x0186	0x6E7E      	MOVWF       FARG_set_channel_channel_number 
L_set_channel13:
;Receptor_term2.c,384 :: 		switch(channel_number) {
0x0188	0xD090      	BRA         L_set_channel14
;Receptor_term2.c,385 :: 		case 11:
L_set_channel16:
;Receptor_term2.c,386 :: 		write_ZIGBEE_long(RFCON0, 0x02);  // 0x02 for 11. channel
0x018A	0x0E00      	MOVLW       0
0x018C	0x0100      	MOVLB       0
0x018E	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x0190	0x0E02      	MOVLW       2
0x0192	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x0194	0x0E02      	MOVLW       2
0x0196	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x0198	0xDF78      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,387 :: 		break;
0x019A	0xD0BD      	BRA         L_set_channel15
;Receptor_term2.c,388 :: 		case 12:
L_set_channel17:
;Receptor_term2.c,389 :: 		write_ZIGBEE_long(RFCON0, 0x12);  // 0x12 for 12. channel
0x019C	0x0E00      	MOVLW       0
0x019E	0x0100      	MOVLB       0
0x01A0	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x01A2	0x0E02      	MOVLW       2
0x01A4	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x01A6	0x0E12      	MOVLW       18
0x01A8	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x01AA	0xDF6F      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,390 :: 		break;
0x01AC	0xD0B4      	BRA         L_set_channel15
;Receptor_term2.c,391 :: 		case 13:
L_set_channel18:
;Receptor_term2.c,392 :: 		write_ZIGBEE_long(RFCON0, 0x22);  // 0x22 for 13. channel
0x01AE	0x0E00      	MOVLW       0
0x01B0	0x0100      	MOVLB       0
0x01B2	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x01B4	0x0E02      	MOVLW       2
0x01B6	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x01B8	0x0E22      	MOVLW       34
0x01BA	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x01BC	0xDF66      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,393 :: 		break;
0x01BE	0xD0AB      	BRA         L_set_channel15
;Receptor_term2.c,394 :: 		case 14:
L_set_channel19:
;Receptor_term2.c,395 :: 		write_ZIGBEE_long(RFCON0, 0x32);  // 0x32 for 14. channel
0x01C0	0x0E00      	MOVLW       0
0x01C2	0x0100      	MOVLB       0
0x01C4	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x01C6	0x0E02      	MOVLW       2
0x01C8	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x01CA	0x0E32      	MOVLW       50
0x01CC	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x01CE	0xDF5D      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,396 :: 		break;
0x01D0	0xD0A2      	BRA         L_set_channel15
;Receptor_term2.c,397 :: 		case 15:
L_set_channel20:
;Receptor_term2.c,398 :: 		write_ZIGBEE_long(RFCON0, 0x42);  // 0x42 for 15. channel
0x01D2	0x0E00      	MOVLW       0
0x01D4	0x0100      	MOVLB       0
0x01D6	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x01D8	0x0E02      	MOVLW       2
0x01DA	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x01DC	0x0E42      	MOVLW       66
0x01DE	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x01E0	0xDF54      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,399 :: 		break;
0x01E2	0xD099      	BRA         L_set_channel15
;Receptor_term2.c,400 :: 		case 16:
L_set_channel21:
;Receptor_term2.c,401 :: 		write_ZIGBEE_long(RFCON0, 0x52);  // 0x52 for 16. channel
0x01E4	0x0E00      	MOVLW       0
0x01E6	0x0100      	MOVLB       0
0x01E8	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x01EA	0x0E02      	MOVLW       2
0x01EC	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x01EE	0x0E52      	MOVLW       82
0x01F0	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x01F2	0xDF4B      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,402 :: 		break;
0x01F4	0xD090      	BRA         L_set_channel15
;Receptor_term2.c,403 :: 		case 17:
L_set_channel22:
;Receptor_term2.c,404 :: 		write_ZIGBEE_long(RFCON0, 0x62);  // 0x62 for 17. channel
0x01F6	0x0E00      	MOVLW       0
0x01F8	0x0100      	MOVLB       0
0x01FA	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x01FC	0x0E02      	MOVLW       2
0x01FE	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x0200	0x0E62      	MOVLW       98
0x0202	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x0204	0xDF42      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,405 :: 		break;
0x0206	0xD087      	BRA         L_set_channel15
;Receptor_term2.c,406 :: 		case 18:
L_set_channel23:
;Receptor_term2.c,407 :: 		write_ZIGBEE_long(RFCON0, 0x72);  // 0x72 for 18. channel
0x0208	0x0E00      	MOVLW       0
0x020A	0x0100      	MOVLB       0
0x020C	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x020E	0x0E02      	MOVLW       2
0x0210	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x0212	0x0E72      	MOVLW       114
0x0214	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x0216	0xDF39      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,408 :: 		break;
0x0218	0xD07E      	BRA         L_set_channel15
;Receptor_term2.c,409 :: 		case 19:
L_set_channel24:
;Receptor_term2.c,410 :: 		write_ZIGBEE_long(RFCON0, 0x82);  // 0x82 for 19. channel
0x021A	0x0E00      	MOVLW       0
0x021C	0x0100      	MOVLB       0
0x021E	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x0220	0x0E02      	MOVLW       2
0x0222	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x0224	0x0E82      	MOVLW       130
0x0226	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x0228	0xDF30      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,411 :: 		break;
0x022A	0xD075      	BRA         L_set_channel15
;Receptor_term2.c,412 :: 		case 20:
L_set_channel25:
;Receptor_term2.c,413 :: 		write_ZIGBEE_long(RFCON0, 0x92);  // 0x92 for 20. channel
0x022C	0x0E00      	MOVLW       0
0x022E	0x0100      	MOVLB       0
0x0230	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x0232	0x0E02      	MOVLW       2
0x0234	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x0236	0x0E92      	MOVLW       146
0x0238	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x023A	0xDF27      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,414 :: 		break;
0x023C	0xD06C      	BRA         L_set_channel15
;Receptor_term2.c,415 :: 		case 21:
L_set_channel26:
;Receptor_term2.c,416 :: 		write_ZIGBEE_long(RFCON0, 0xA2);  // 0xA2 for 21. channel
0x023E	0x0E00      	MOVLW       0
0x0240	0x0100      	MOVLB       0
0x0242	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x0244	0x0E02      	MOVLW       2
0x0246	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x0248	0x0EA2      	MOVLW       162
0x024A	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x024C	0xDF1E      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,417 :: 		break;
0x024E	0xD063      	BRA         L_set_channel15
;Receptor_term2.c,418 :: 		case 22:
L_set_channel27:
;Receptor_term2.c,419 :: 		write_ZIGBEE_long(RFCON0, 0xB2);  // 0xB2 for 22. channel
0x0250	0x0E00      	MOVLW       0
0x0252	0x0100      	MOVLB       0
0x0254	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x0256	0x0E02      	MOVLW       2
0x0258	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x025A	0x0EB2      	MOVLW       178
0x025C	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x025E	0xDF15      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,420 :: 		break;
0x0260	0xD05A      	BRA         L_set_channel15
;Receptor_term2.c,421 :: 		case 23:
L_set_channel28:
;Receptor_term2.c,422 :: 		write_ZIGBEE_long(RFCON0, 0xC2);  // 0xC2 for 23. channel
0x0262	0x0E00      	MOVLW       0
0x0264	0x0100      	MOVLB       0
0x0266	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x0268	0x0E02      	MOVLW       2
0x026A	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x026C	0x0EC2      	MOVLW       194
0x026E	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x0270	0xDF0C      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,423 :: 		break;
0x0272	0xD051      	BRA         L_set_channel15
;Receptor_term2.c,424 :: 		case 24:
L_set_channel29:
;Receptor_term2.c,425 :: 		write_ZIGBEE_long(RFCON0, 0xD2);  // 0xD2 for 24. channel
0x0274	0x0E00      	MOVLW       0
0x0276	0x0100      	MOVLB       0
0x0278	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x027A	0x0E02      	MOVLW       2
0x027C	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x027E	0x0ED2      	MOVLW       210
0x0280	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x0282	0xDF03      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,426 :: 		break;
0x0284	0xD048      	BRA         L_set_channel15
;Receptor_term2.c,427 :: 		case 25:
L_set_channel30:
;Receptor_term2.c,428 :: 		write_ZIGBEE_long(RFCON0, 0xE2);  // 0xE2 for 25. channel
0x0286	0x0E00      	MOVLW       0
0x0288	0x0100      	MOVLB       0
0x028A	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x028C	0x0E02      	MOVLW       2
0x028E	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x0290	0x0EE2      	MOVLW       226
0x0292	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x0294	0xDEFA      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,429 :: 		break;
0x0296	0xD03F      	BRA         L_set_channel15
;Receptor_term2.c,430 :: 		case 26:
L_set_channel31:
;Receptor_term2.c,431 :: 		write_ZIGBEE_long(RFCON0, 0xF2);  // 0xF2 for 26. channel
0x0298	0x0E00      	MOVLW       0
0x029A	0x0100      	MOVLB       0
0x029C	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x029E	0x0E02      	MOVLW       2
0x02A0	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x02A2	0x0EF2      	MOVLW       242
0x02A4	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x02A6	0xDEF1      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,432 :: 		break;
0x02A8	0xD036      	BRA         L_set_channel15
;Receptor_term2.c,433 :: 		}
L_set_channel14:
0x02AA	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x02AC	0x0A0B      	XORLW       11
0x02AE	0xB4D8      	BTFSC       STATUS, 2 
0x02B0	0xD76C      	BRA         L_set_channel16
0x02B2	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x02B4	0x0A0C      	XORLW       12
0x02B6	0xB4D8      	BTFSC       STATUS, 2 
0x02B8	0xD771      	BRA         L_set_channel17
0x02BA	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x02BC	0x0A0D      	XORLW       13
0x02BE	0xB4D8      	BTFSC       STATUS, 2 
0x02C0	0xD776      	BRA         L_set_channel18
0x02C2	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x02C4	0x0A0E      	XORLW       14
0x02C6	0xB4D8      	BTFSC       STATUS, 2 
0x02C8	0xD77B      	BRA         L_set_channel19
0x02CA	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x02CC	0x0A0F      	XORLW       15
0x02CE	0xB4D8      	BTFSC       STATUS, 2 
0x02D0	0xD780      	BRA         L_set_channel20
0x02D2	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x02D4	0x0A10      	XORLW       16
0x02D6	0xB4D8      	BTFSC       STATUS, 2 
0x02D8	0xD785      	BRA         L_set_channel21
0x02DA	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x02DC	0x0A11      	XORLW       17
0x02DE	0xE08B      	BZ          L_set_channel22
0x02E0	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x02E2	0x0A12      	XORLW       18
0x02E4	0xE091      	BZ          L_set_channel23
0x02E6	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x02E8	0x0A13      	XORLW       19
0x02EA	0xE097      	BZ          L_set_channel24
0x02EC	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x02EE	0x0A14      	XORLW       20
0x02F0	0xE09D      	BZ          L_set_channel25
0x02F2	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x02F4	0x0A15      	XORLW       21
0x02F6	0xE0A3      	BZ          L_set_channel26
0x02F8	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x02FA	0x0A16      	XORLW       22
0x02FC	0xE0A9      	BZ          L_set_channel27
0x02FE	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x0300	0x0A17      	XORLW       23
0x0302	0xE0AF      	BZ          L_set_channel28
0x0304	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x0306	0x0A18      	XORLW       24
0x0308	0xE0B5      	BZ          L_set_channel29
0x030A	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x030C	0x0A19      	XORLW       25
0x030E	0xE0BB      	BZ          L_set_channel30
0x0310	0x507E      	MOVF        FARG_set_channel_channel_number, 0 
0x0312	0x0A1A      	XORLW       26
0x0314	0xE0C1      	BZ          L_set_channel31
L_set_channel15:
;Receptor_term2.c,434 :: 		RF_reset();
0x0316	0xDEEE      	RCALL       _RF_reset
;Receptor_term2.c,435 :: 		}
0x0318	0x0012      	RETURN      0
; end of _set_channel
_Lcd_Cmd:
;__Lib_Lcd.c,18 :: 		
;__Lib_Lcd.c,20 :: 		
0x031A	0xBE7E      	BTFSC       FARG_Lcd_Cmd_out_char, 7 
0x031C	0xD002      	BRA         L__Lcd_Cmd20
0x031E	0x9E83      	BCF         LCD_D7, BitPos(LCD_D7+0) 
0x0320	0xD001      	BRA         L__Lcd_Cmd21
L__Lcd_Cmd20:
0x0322	0x8E83      	BSF         LCD_D7, BitPos(LCD_D7+0) 
L__Lcd_Cmd21:
;__Lib_Lcd.c,21 :: 		
0x0324	0xBC7E      	BTFSC       FARG_Lcd_Cmd_out_char, 6 
0x0326	0xD002      	BRA         L__Lcd_Cmd22
0x0328	0x9C83      	BCF         LCD_D6, BitPos(LCD_D6+0) 
0x032A	0xD001      	BRA         L__Lcd_Cmd23
L__Lcd_Cmd22:
0x032C	0x8C83      	BSF         LCD_D6, BitPos(LCD_D6+0) 
L__Lcd_Cmd23:
;__Lib_Lcd.c,22 :: 		
0x032E	0xBA7E      	BTFSC       FARG_Lcd_Cmd_out_char, 5 
0x0330	0xD002      	BRA         L__Lcd_Cmd24
0x0332	0x9A83      	BCF         LCD_D5, BitPos(LCD_D5+0) 
0x0334	0xD001      	BRA         L__Lcd_Cmd25
L__Lcd_Cmd24:
0x0336	0x8A83      	BSF         LCD_D5, BitPos(LCD_D5+0) 
L__Lcd_Cmd25:
;__Lib_Lcd.c,23 :: 		
0x0338	0xB87E      	BTFSC       FARG_Lcd_Cmd_out_char, 4 
0x033A	0xD002      	BRA         L__Lcd_Cmd26
0x033C	0x9883      	BCF         LCD_D4, BitPos(LCD_D4+0) 
0x033E	0xD001      	BRA         L__Lcd_Cmd27
L__Lcd_Cmd26:
0x0340	0x8883      	BSF         LCD_D4, BitPos(LCD_D4+0) 
L__Lcd_Cmd27:
;__Lib_Lcd.c,25 :: 		
0x0342	0xB065      	BTFSC       __Lib_Lcd_cmd_status, BitPos(__Lib_Lcd_cmd_status+0) 
0x0344	0xD002      	BRA         L__Lcd_Cmd28
0x0346	0x8484      	BSF         LCD_RS, BitPos(LCD_RS+0) 
0x0348	0xD001      	BRA         L__Lcd_Cmd29
L__Lcd_Cmd28:
0x034A	0x9484      	BCF         LCD_RS, BitPos(LCD_RS+0) 
L__Lcd_Cmd29:
;__Lib_Lcd.c,28 :: 		
0x034C	0x8284      	BSF         LCD_EN, BitPos(LCD_EN+0) 
;__Lib_Lcd.c,29 :: 		
0x034E	0xDF03      	RCALL       _Delay_1us
;__Lib_Lcd.c,30 :: 		
0x0350	0x9284      	BCF         LCD_EN, BitPos(LCD_EN+0) 
;__Lib_Lcd.c,33 :: 		
0x0352	0xB67E      	BTFSC       FARG_Lcd_Cmd_out_char, 3 
0x0354	0xD002      	BRA         L__Lcd_Cmd30
0x0356	0x9E83      	BCF         LCD_D7, BitPos(LCD_D7+0) 
0x0358	0xD001      	BRA         L__Lcd_Cmd31
L__Lcd_Cmd30:
0x035A	0x8E83      	BSF         LCD_D7, BitPos(LCD_D7+0) 
L__Lcd_Cmd31:
;__Lib_Lcd.c,34 :: 		
0x035C	0xB47E      	BTFSC       FARG_Lcd_Cmd_out_char, 2 
0x035E	0xD002      	BRA         L__Lcd_Cmd32
0x0360	0x9C83      	BCF         LCD_D6, BitPos(LCD_D6+0) 
0x0362	0xD001      	BRA         L__Lcd_Cmd33
L__Lcd_Cmd32:
0x0364	0x8C83      	BSF         LCD_D6, BitPos(LCD_D6+0) 
L__Lcd_Cmd33:
;__Lib_Lcd.c,35 :: 		
0x0366	0xB27E      	BTFSC       FARG_Lcd_Cmd_out_char, 1 
0x0368	0xD002      	BRA         L__Lcd_Cmd34
0x036A	0x9A83      	BCF         LCD_D5, BitPos(LCD_D5+0) 
0x036C	0xD001      	BRA         L__Lcd_Cmd35
L__Lcd_Cmd34:
0x036E	0x8A83      	BSF         LCD_D5, BitPos(LCD_D5+0) 
L__Lcd_Cmd35:
;__Lib_Lcd.c,36 :: 		
0x0370	0xB07E      	BTFSC       FARG_Lcd_Cmd_out_char, 0 
0x0372	0xD002      	BRA         L__Lcd_Cmd36
0x0374	0x9883      	BCF         LCD_D4, BitPos(LCD_D4+0) 
0x0376	0xD001      	BRA         L__Lcd_Cmd37
L__Lcd_Cmd36:
0x0378	0x8883      	BSF         LCD_D4, BitPos(LCD_D4+0) 
L__Lcd_Cmd37:
;__Lib_Lcd.c,38 :: 		
0x037A	0xB065      	BTFSC       __Lib_Lcd_cmd_status, BitPos(__Lib_Lcd_cmd_status+0) 
0x037C	0xD002      	BRA         L__Lcd_Cmd38
0x037E	0x8484      	BSF         LCD_RS, BitPos(LCD_RS+0) 
0x0380	0xD001      	BRA         L__Lcd_Cmd39
L__Lcd_Cmd38:
0x0382	0x9484      	BCF         LCD_RS, BitPos(LCD_RS+0) 
L__Lcd_Cmd39:
;__Lib_Lcd.c,40 :: 		
0x0384	0x8284      	BSF         LCD_EN, BitPos(LCD_EN+0) 
;__Lib_Lcd.c,41 :: 		
0x0386	0xDEE7      	RCALL       _Delay_1us
;__Lib_Lcd.c,42 :: 		
0x0388	0x9284      	BCF         LCD_EN, BitPos(LCD_EN+0) 
;__Lib_Lcd.c,44 :: 		
0x038A	0xA065      	BTFSS       __Lib_Lcd_cmd_status, BitPos(__Lib_Lcd_cmd_status+0) 
0x038C	0xD002      	BRA         L_Lcd_Cmd0
;__Lib_Lcd.c,45 :: 		
0x038E	0xDED8      	RCALL       _Delay_5500us
0x0390	0xD001      	BRA         L_Lcd_Cmd1
L_Lcd_Cmd0:
;__Lib_Lcd.c,47 :: 		
0x0392	0xDEE4      	RCALL       _Delay_50us
L_Lcd_Cmd1:
;__Lib_Lcd.c,48 :: 		
0x0394	0x0012      	RETURN      0
; end of _Lcd_Cmd
_enable_interrupt:
;Receptor_term2.c,375 :: 		void enable_interrupt() {
;Receptor_term2.c,376 :: 		write_ZIGBEE_short(INTCON_M, 0x00);   // 0x00  all interrupts are enable
0x0396	0x0E32      	MOVLW       50
0x0398	0x0100      	MOVLB       0
0x039A	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x039C	0x6B81      	CLRF        FARG_write_ZIGBEE_short_data_r, 1
0x039E	0xDE63      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,377 :: 		}
0x03A0	0x0012      	RETURN      0
; end of _enable_interrupt
_init_ZIGBEE_basic:
;Receptor_term2.c,737 :: 		void init_ZIGBEE_basic() {
;Receptor_term2.c,738 :: 		write_ZIGBEE_short(PACON2, 0x98);   // Initialize FIFOEN = 1 and TXONTS = 0x6
0x03A2	0x0E18      	MOVLW       24
0x03A4	0x0100      	MOVLB       0
0x03A6	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x03A8	0x0E98      	MOVLW       152
0x03AA	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
0x03AC	0xDE5C      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,739 :: 		write_ZIGBEE_short(TXSTBL, 0x95);   // Initialize RFSTBL = 0x9
0x03AE	0x0E2E      	MOVLW       46
0x03B0	0x0100      	MOVLB       0
0x03B2	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x03B4	0x0E95      	MOVLW       149
0x03B6	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
0x03B8	0xDE56      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,740 :: 		write_ZIGBEE_long(RFCON1, 0x01);    // Initialize VCOOPT = 0x01
0x03BA	0x0E01      	MOVLW       1
0x03BC	0x0100      	MOVLB       0
0x03BE	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x03C0	0x0E02      	MOVLW       2
0x03C2	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x03C4	0x0E01      	MOVLW       1
0x03C6	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x03C8	0xDE60      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,741 :: 		enable_PLL();                       // Enable PLL (PLLEN = 1)
0x03CA	0xDE8B      	RCALL       _enable_PLL
;Receptor_term2.c,742 :: 		write_ZIGBEE_long(RFCON6, 0x90);    // Initialize TXFIL = 1 and 20MRECVR = 1
0x03CC	0x0E06      	MOVLW       6
0x03CE	0x0100      	MOVLB       0
0x03D0	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x03D2	0x0E02      	MOVLW       2
0x03D4	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x03D6	0x0E90      	MOVLW       144
0x03D8	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x03DA	0xDE57      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,743 :: 		write_ZIGBEE_long(RFCON7, 0x80);    // Initialize SLPCLKSEL = 0x2 (100 kHz Internal oscillator)
0x03DC	0x0E07      	MOVLW       7
0x03DE	0x0100      	MOVLB       0
0x03E0	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x03E2	0x0E02      	MOVLW       2
0x03E4	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x03E6	0x0E80      	MOVLW       128
0x03E8	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x03EA	0xDE4F      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,744 :: 		write_ZIGBEE_long(RFCON8, 0x10);    // Initialize RFVCO = 1
0x03EC	0x0E08      	MOVLW       8
0x03EE	0x0100      	MOVLB       0
0x03F0	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x03F2	0x0E02      	MOVLW       2
0x03F4	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x03F6	0x0E10      	MOVLW       16
0x03F8	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x03FA	0xDE47      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,745 :: 		write_ZIGBEE_long(SLPCON1, 0x21);   // Initialize CLKOUTEN = 1 and SLPCLKDIV = 0x01
0x03FC	0x0E20      	MOVLW       32
0x03FE	0x0100      	MOVLB       0
0x0400	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x0402	0x0E02      	MOVLW       2
0x0404	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x0406	0x0E21      	MOVLW       33
0x0408	0x6F82      	MOVWF       FARG_write_ZIGBEE_long_data_r, 1
0x040A	0xDE3F      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,746 :: 		}
0x040C	0x0012      	RETURN      0
; end of _init_ZIGBEE_basic
_set_CCA_mode:
;Receptor_term2.c,440 :: 		void set_CCA_mode(short int CCA_mode) {
;Receptor_term2.c,442 :: 		switch(CCA_mode) {
0x040E	0xD04E      	BRA         L_set_CCA_mode32
;Receptor_term2.c,443 :: 		case 1: {                               // ENERGY ABOVE THRESHOLD
L_set_CCA_mode34:
;Receptor_term2.c,444 :: 		temp = read_ZIGBEE_short(BBREG2);
0x0410	0x0E3A      	MOVLW       58
0x0412	0x0100      	MOVLB       0
0x0414	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x0416	0xDE14      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,445 :: 		temp = temp | 0x80;                   // 0x80 mask
0x0418	0x0E80      	MOVLW       128
0x041A	0x1000      	IORWF       R0, 0 
0x041C	0x0100      	MOVLB       0
0x041E	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,446 :: 		temp = temp & 0xDF;                   // 0xDF mask
0x0420	0x0EDF      	MOVLW       223
0x0422	0x1781      	ANDWF       FARG_write_ZIGBEE_short_data_r, 1, 1
;Receptor_term2.c,447 :: 		write_ZIGBEE_short(BBREG2, temp);
0x0424	0x0E3A      	MOVLW       58
0x0426	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0428	0xDE1E      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,448 :: 		write_ZIGBEE_short(CCAEDTH, 0x60);    // Set CCA ED threshold to -69 dBm
0x042A	0x0E3F      	MOVLW       63
0x042C	0x0100      	MOVLB       0
0x042E	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0430	0x0E60      	MOVLW       96
0x0432	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
0x0434	0xDE18      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,450 :: 		break;
0x0436	0xD043      	BRA         L_set_CCA_mode33
;Receptor_term2.c,452 :: 		case 2: {                               // CARRIER SENSE ONLY
L_set_CCA_mode35:
;Receptor_term2.c,453 :: 		temp = read_ZIGBEE_short(BBREG2);
0x0438	0x0E3A      	MOVLW       58
0x043A	0x0100      	MOVLB       0
0x043C	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x043E	0xDE00      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,454 :: 		temp = temp | 0x40;                   // 0x40 mask
0x0440	0x0E40      	MOVLW       64
0x0442	0x1000      	IORWF       R0, 0 
0x0444	0x0100      	MOVLB       0
0x0446	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,455 :: 		temp = temp & 0x7F;                   // 0x7F mask
0x0448	0x0E7F      	MOVLW       127
0x044A	0x1781      	ANDWF       FARG_write_ZIGBEE_short_data_r, 1, 1
;Receptor_term2.c,456 :: 		write_ZIGBEE_short(BBREG2, temp);
0x044C	0x0E3A      	MOVLW       58
0x044E	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0450	0xDE0A      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,458 :: 		temp = read_ZIGBEE_short(BBREG2);     // carrier sense threshold
0x0452	0x0E3A      	MOVLW       58
0x0454	0x0100      	MOVLB       0
0x0456	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x0458	0xDDF3      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,459 :: 		temp = temp | 0x38;
0x045A	0x0E38      	MOVLW       56
0x045C	0x1000      	IORWF       R0, 0 
0x045E	0x0100      	MOVLB       0
0x0460	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,460 :: 		temp = temp & 0xFB;
0x0462	0x0EFB      	MOVLW       251
0x0464	0x1781      	ANDWF       FARG_write_ZIGBEE_short_data_r, 1, 1
;Receptor_term2.c,461 :: 		write_ZIGBEE_short(BBREG2, temp);
0x0466	0x0E3A      	MOVLW       58
0x0468	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x046A	0xDDFD      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,463 :: 		break;
0x046C	0xD028      	BRA         L_set_CCA_mode33
;Receptor_term2.c,465 :: 		case 3: {                               // CARRIER SENSE AND ENERGY ABOVE THRESHOLD
L_set_CCA_mode36:
;Receptor_term2.c,466 :: 		temp = read_ZIGBEE_short(BBREG2);
0x046E	0x0E3A      	MOVLW       58
0x0470	0x0100      	MOVLB       0
0x0472	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x0474	0xDDE5      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,467 :: 		temp = temp | 0xC0;                   // 0xC0 mask
0x0476	0x0EC0      	MOVLW       192
0x0478	0x1000      	IORWF       R0, 0 
0x047A	0x0100      	MOVLB       0
0x047C	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,468 :: 		write_ZIGBEE_short(BBREG2, temp);
0x047E	0x0E3A      	MOVLW       58
0x0480	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0482	0xDDF1      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,470 :: 		temp = read_ZIGBEE_short(BBREG2);     // carrier sense threshold
0x0484	0x0E3A      	MOVLW       58
0x0486	0x0100      	MOVLB       0
0x0488	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x048A	0xDDDA      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,471 :: 		temp = temp | 0x38;                   // 0x38 mask
0x048C	0x0E38      	MOVLW       56
0x048E	0x1000      	IORWF       R0, 0 
0x0490	0x0100      	MOVLB       0
0x0492	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,472 :: 		temp = temp & 0xFB;                   // 0xFB mask
0x0494	0x0EFB      	MOVLW       251
0x0496	0x1781      	ANDWF       FARG_write_ZIGBEE_short_data_r, 1, 1
;Receptor_term2.c,473 :: 		write_ZIGBEE_short(BBREG2, temp);
0x0498	0x0E3A      	MOVLW       58
0x049A	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x049C	0xDDE4      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,475 :: 		write_ZIGBEE_short(CCAEDTH, 0x60);    // Set CCA ED threshold to -69 dBm
0x049E	0x0E3F      	MOVLW       63
0x04A0	0x0100      	MOVLB       0
0x04A2	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x04A4	0x0E60      	MOVLW       96
0x04A6	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
0x04A8	0xDDDE      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,477 :: 		break;
0x04AA	0xD009      	BRA         L_set_CCA_mode33
;Receptor_term2.c,478 :: 		}
L_set_CCA_mode32:
0x04AC	0x507E      	MOVF        FARG_set_CCA_mode_CCA_mode, 0 
0x04AE	0x0A01      	XORLW       1
0x04B0	0xE0AF      	BZ          L_set_CCA_mode34
0x04B2	0x507E      	MOVF        FARG_set_CCA_mode_CCA_mode, 0 
0x04B4	0x0A02      	XORLW       2
0x04B6	0xE0C0      	BZ          L_set_CCA_mode35
0x04B8	0x507E      	MOVF        FARG_set_CCA_mode_CCA_mode, 0 
0x04BA	0x0A03      	XORLW       3
0x04BC	0xE0D8      	BZ          L_set_CCA_mode36
L_set_CCA_mode33:
;Receptor_term2.c,479 :: 		}
0x04BE	0x0012      	RETURN      0
; end of _set_CCA_mode
_set_RSSI_mode:
;Receptor_term2.c,484 :: 		void set_RSSI_mode(short int RSSI_mode) {       // 1 for RSSI1, 2 for RSSI2 mode
;Receptor_term2.c,487 :: 		switch(RSSI_mode) {
0x04C0	0xD013      	BRA         L_set_RSSI_mode37
;Receptor_term2.c,488 :: 		case 1: {
L_set_RSSI_mode39:
;Receptor_term2.c,489 :: 		temp = read_ZIGBEE_short(BBREG6);
0x04C2	0x0E3E      	MOVLW       62
0x04C4	0x0100      	MOVLB       0
0x04C6	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x04C8	0xDDBB      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,490 :: 		temp = temp | 0x80;                       // 0x80 mask for RSSI1 mode
0x04CA	0x0E80      	MOVLW       128
0x04CC	0x1000      	IORWF       R0, 0 
0x04CE	0x0100      	MOVLB       0
0x04D0	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,491 :: 		write_ZIGBEE_short(BBREG6, temp);
0x04D2	0x0E3E      	MOVLW       62
0x04D4	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x04D6	0xDDC7      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,493 :: 		break;
0x04D8	0xD00D      	BRA         L_set_RSSI_mode38
;Receptor_term2.c,495 :: 		case 2:
L_set_RSSI_mode40:
;Receptor_term2.c,496 :: 		write_ZIGBEE_short(BBREG6, 0x40);         // 0x40 data for RSSI2 mode
0x04DA	0x0E3E      	MOVLW       62
0x04DC	0x0100      	MOVLB       0
0x04DE	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x04E0	0x0E40      	MOVLW       64
0x04E2	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
0x04E4	0xDDC0      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,497 :: 		break;
0x04E6	0xD006      	BRA         L_set_RSSI_mode38
;Receptor_term2.c,498 :: 		}
L_set_RSSI_mode37:
0x04E8	0x507E      	MOVF        FARG_set_RSSI_mode_RSSI_mode, 0 
0x04EA	0x0A01      	XORLW       1
0x04EC	0xE0EA      	BZ          L_set_RSSI_mode39
0x04EE	0x507E      	MOVF        FARG_set_RSSI_mode_RSSI_mode, 0 
0x04F0	0x0A02      	XORLW       2
0x04F2	0xE0F3      	BZ          L_set_RSSI_mode40
L_set_RSSI_mode38:
;Receptor_term2.c,499 :: 		}
0x04F4	0x0012      	RETURN      0
; end of _set_RSSI_mode
_set_TX_power:
;Receptor_term2.c,726 :: 		void set_TX_power(unsigned short int power) {             // 0-31 possible variants
;Receptor_term2.c,727 :: 		if((power < 0) || (power > 31))
0x04F6	0x0E00      	MOVLW       0
0x04F8	0x5C7A      	SUBWF       FARG_set_TX_power_power, 0 
0x04FA	0xE304      	BNC         L__set_TX_power83
0x04FC	0x507A      	MOVF        FARG_set_TX_power_power, 0 
0x04FE	0x081F      	SUBLW       31
0x0500	0xE301      	BNC         L__set_TX_power83
0x0502	0xD002      	BRA         L_set_TX_power58
L__set_TX_power83:
;Receptor_term2.c,728 :: 		power = 31;
0x0504	0x0E1F      	MOVLW       31
0x0506	0x6E7A      	MOVWF       FARG_set_TX_power_power 
L_set_TX_power58:
;Receptor_term2.c,729 :: 		power = 31 - power;                                     // 0 max, 31 min -> 31 max, 0 min
0x0508	0x507A      	MOVF        FARG_set_TX_power_power, 0 
0x050A	0x081F      	SUBLW       31
0x050C	0x6E00      	MOVWF       R0 
0x050E	0xF07AC000  	MOVFF       R0, FARG_set_TX_power_power
;Receptor_term2.c,730 :: 		power = ((power & 0b00011111) << 3) & 0b11111000;       // calculating power
0x0512	0x0E1F      	MOVLW       31
0x0514	0x1400      	ANDWF       R0, 0 
0x0516	0x6E02      	MOVWF       R2 
0x0518	0xF000C002  	MOVFF       R2, R0
0x051C	0x3600      	RLCF        R0, 1 
0x051E	0x9000      	BCF         R0, 0 
0x0520	0x3600      	RLCF        R0, 1 
0x0522	0x9000      	BCF         R0, 0 
0x0524	0x3600      	RLCF        R0, 1 
0x0526	0x9000      	BCF         R0, 0 
0x0528	0x0EF8      	MOVLW       248
0x052A	0x1600      	ANDWF       R0, 1 
0x052C	0xF07AC000  	MOVFF       R0, FARG_set_TX_power_power
;Receptor_term2.c,731 :: 		write_ZIGBEE_long(RFCON3, power);
0x0530	0x0E03      	MOVLW       3
0x0532	0x0100      	MOVLB       0
0x0534	0x6F80      	MOVWF       FARG_write_ZIGBEE_long_address, 1
0x0536	0x0E02      	MOVLW       2
0x0538	0x6F81      	MOVWF       FARG_write_ZIGBEE_long_address+1, 1
0x053A	0xF082C000  	MOVFF       R0, FARG_write_ZIGBEE_long_data_r
0x053E	0xDDA5      	RCALL       _write_ZIGBEE_long
;Receptor_term2.c,732 :: 		}
0x0540	0x0012      	RETURN      0
; end of _set_TX_power
_nonbeacon_PAN_coordinator_device:
;Receptor_term2.c,504 :: 		void nonbeacon_PAN_coordinator_device() {
;Receptor_term2.c,507 :: 		temp = read_ZIGBEE_short(RXMCR);
0x0542	0x0100      	MOVLB       0
0x0544	0x6B80      	CLRF        FARG_read_ZIGBEE_short_address, 1
0x0546	0xDD7C      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,508 :: 		temp = temp | 0x08;                 // 0x08 mask for PAN coordinator
0x0548	0x0E08      	MOVLW       8
0x054A	0x1000      	IORWF       R0, 0 
0x054C	0x0100      	MOVLB       0
0x054E	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,509 :: 		write_ZIGBEE_short(RXMCR, temp);
0x0550	0x6B80      	CLRF        FARG_write_ZIGBEE_short_address, 1
0x0552	0xDD89      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,511 :: 		temp = read_ZIGBEE_short(TXMCR);
0x0554	0x0E11      	MOVLW       17
0x0556	0x0100      	MOVLB       0
0x0558	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x055A	0xDD72      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,512 :: 		temp = temp & 0xDF;                 // 0xDF mask for CSMA-CA mode
0x055C	0x0EDF      	MOVLW       223
0x055E	0x1400      	ANDWF       R0, 0 
0x0560	0x0100      	MOVLB       0
0x0562	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,513 :: 		write_ZIGBEE_short(TXMCR, temp);
0x0564	0x0E11      	MOVLW       17
0x0566	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0568	0xDD7E      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,515 :: 		write_ZIGBEE_short(ORDER, 0xFF);    // BO, SO are 15
0x056A	0x0E10      	MOVLW       16
0x056C	0x0100      	MOVLB       0
0x056E	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0570	0x0EFF      	MOVLW       255
0x0572	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
0x0574	0xDD78      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,516 :: 		}
0x0576	0x0012      	RETURN      0
; end of _nonbeacon_PAN_coordinator_device
_Lcd_Chr_CP:
;__Lib_Lcd.c,50 :: 		
;__Lib_Lcd.c,52 :: 		
0x0578	0x9065      	BCF         __Lib_Lcd_cmd_status, BitPos(__Lib_Lcd_cmd_status+0) 
;__Lib_Lcd.c,53 :: 		
0x057A	0xF07EC07A  	MOVFF       FARG_Lcd_Chr_CP_out_char, FARG_Lcd_Cmd_out_char
0x057E	0xDECD      	RCALL       _Lcd_Cmd
;__Lib_Lcd.c,54 :: 		
0x0580	0x8065      	BSF         __Lib_Lcd_cmd_status, BitPos(__Lib_Lcd_cmd_status+0) 
;__Lib_Lcd.c,55 :: 		
0x0582	0x0012      	RETURN      0
; end of _Lcd_Chr_CP
_read_ZIGBEE_long:
0x0584	0x6A7C      	CLRF        read_ZIGBEE_long_address_low_L0 
0x0586	0x6A7D      	CLRF        read_ZIGBEE_long_dummy_data_r_L0 
;Receptor_term2.c,204 :: 		short int read_ZIGBEE_long(int address) {
;Receptor_term2.c,208 :: 		CS2 = 0;
0x0588	0x908B      	BCF         LATC0_bit, 0 
;Receptor_term2.c,210 :: 		address_high = ((short int)(address >> 3) & 0b01111111) | 0x80;  //calculating addressing mode
0x058A	0x0E03      	MOVLW       3
0x058C	0x6E02      	MOVWF       R2 
0x058E	0xF000C07A  	MOVFF       FARG_read_ZIGBEE_long_address, R0
0x0592	0xF001C07B  	MOVFF       FARG_read_ZIGBEE_long_address+1, R1
0x0596	0x5002      	MOVF        R2, 0 
L__read_ZIGBEE_long89:
0x0598	0xE007      	BZ          L__read_ZIGBEE_long90
0x059A	0x3201      	RRCF        R1, 1 
0x059C	0x3200      	RRCF        R0, 1 
0x059E	0x9E01      	BCF         R1, 7 
0x05A0	0xBC01      	BTFSC       R1, 6 
0x05A2	0x8E01      	BSF         R1, 7 
0x05A4	0x0FFF      	ADDLW       255
0x05A6	0xD7F8      	BRA         L__read_ZIGBEE_long89
L__read_ZIGBEE_long90:
0x05A8	0x0E7F      	MOVLW       127
0x05AA	0x1400      	ANDWF       R0, 0 
0x05AC	0x0100      	MOVLB       0
0x05AE	0x6F84      	MOVWF       FARG_SPI1_Write_data_, 1
0x05B0	0x8F84      	BSF         FARG_SPI1_Write_data_, 7, 1
;Receptor_term2.c,211 :: 		address_low  = ((short int)(address << 5) & 0b11100000);         //calculating addressing mode
0x05B2	0x0E05      	MOVLW       5
0x05B4	0x6E00      	MOVWF       R0 
0x05B6	0xF07CC07A  	MOVFF       FARG_read_ZIGBEE_long_address, read_ZIGBEE_long_address_low_L0
0x05BA	0x5000      	MOVF        R0, 0 
L__read_ZIGBEE_long91:
0x05BC	0xE004      	BZ          L__read_ZIGBEE_long92
0x05BE	0x367C      	RLCF        read_ZIGBEE_long_address_low_L0, 1 
0x05C0	0x907C      	BCF         read_ZIGBEE_long_address_low_L0, 0 
0x05C2	0x0FFF      	ADDLW       255
0x05C4	0xD7FB      	BRA         L__read_ZIGBEE_long91
L__read_ZIGBEE_long92:
0x05C6	0x0EE0      	MOVLW       224
0x05C8	0x167C      	ANDWF       read_ZIGBEE_long_address_low_L0, 1 
;Receptor_term2.c,212 :: 		SPI1_Write(address_high);            // addressing register
0x05CA	0xDD28      	RCALL       _SPI1_Write
;Receptor_term2.c,213 :: 		SPI1_Write(address_low);             // addressing register
0x05CC	0xF084C07C  	MOVFF       read_ZIGBEE_long_address_low_L0, FARG_SPI1_Write_data_
0x05D0	0xDD25      	RCALL       _SPI1_Write
;Receptor_term2.c,214 :: 		data_r = SPI1_Read(dummy_data_r);    // read data from register
0x05D2	0xF084C07D  	MOVFF       read_ZIGBEE_long_dummy_data_r_L0, FARG_SPI1_Read_buffer
0x05D6	0xDD2B      	RCALL       _SPI1_Read
;Receptor_term2.c,216 :: 		CS2 = 1;
0x05D8	0x808B      	BSF         LATC0_bit, 0 
;Receptor_term2.c,217 :: 		return data_r;
;Receptor_term2.c,218 :: 		}
0x05DA	0x0012      	RETURN      0
; end of _read_ZIGBEE_long
_software_reset:
;Receptor_term2.c,358 :: 		void software_reset() {                // PWR_reset,BB_reset and MAC_reset at once
;Receptor_term2.c,359 :: 		write_ZIGBEE_short(SOFTRST, 0x07);
0x05DC	0x0E2A      	MOVLW       42
0x05DE	0x0100      	MOVLB       0
0x05E0	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x05E2	0x0E07      	MOVLW       7
0x05E4	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
0x05E6	0xDD3F      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,360 :: 		}
0x05E8	0x0012      	RETURN      0
; end of _software_reset
_set_wake_from_pin:
;Receptor_term2.c,694 :: 		void set_wake_from_pin() {
;Receptor_term2.c,697 :: 		WAKE = 0;
0x05EA	0x948B      	BCF         LATC2_bit, 2 
;Receptor_term2.c,698 :: 		temp = read_ZIGBEE_short(RXFLUSH);
0x05EC	0x0E0D      	MOVLW       13
0x05EE	0x0100      	MOVLB       0
0x05F0	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x05F2	0xDD26      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,699 :: 		temp = temp | 0x60;                     // mask
0x05F4	0x0E60      	MOVLW       96
0x05F6	0x1000      	IORWF       R0, 0 
0x05F8	0x0100      	MOVLB       0
0x05FA	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,700 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x05FC	0x0E0D      	MOVLW       13
0x05FE	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0600	0xDD32      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,702 :: 		temp = read_ZIGBEE_short(WAKECON);
0x0602	0x0E22      	MOVLW       34
0x0604	0x0100      	MOVLB       0
0x0606	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x0608	0xDD1B      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,703 :: 		temp = temp | 0x80;
0x060A	0x0E80      	MOVLW       128
0x060C	0x1000      	IORWF       R0, 0 
0x060E	0x0100      	MOVLB       0
0x0610	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,704 :: 		write_ZIGBEE_short(WAKECON, temp);
0x0612	0x0E22      	MOVLW       34
0x0614	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0616	0xDD27      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,705 :: 		}
0x0618	0x0012      	RETURN      0
; end of _set_wake_from_pin
_set_short_address:
;Receptor_term2.c,673 :: 		void set_short_address(short int * address) {
;Receptor_term2.c,674 :: 		write_ZIGBEE_short(SADRL, address[0]);
0x061A	0x0E03      	MOVLW       3
0x061C	0x0100      	MOVLB       0
0x061E	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0620	0xFFE9C07A  	MOVFF       FARG_set_short_address_address, FSR0L
0x0624	0xFFEAC07B  	MOVFF       FARG_set_short_address_address+1, FSR0H
0x0628	0xF081CFEE  	MOVFF       POSTINC0, FARG_write_ZIGBEE_short_data_r
0x062C	0xDD1C      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,675 :: 		write_ZIGBEE_short(SADRH, address[1]);
0x062E	0x0E04      	MOVLW       4
0x0630	0x0100      	MOVLB       0
0x0632	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0634	0x0E01      	MOVLW       1
0x0636	0x247A      	ADDWF       FARG_set_short_address_address, 0 
0x0638	0x6EE9      	MOVWF       FSR0L 
0x063A	0x0E00      	MOVLW       0
0x063C	0x207B      	ADDWFC      FARG_set_short_address_address+1, 0 
0x063E	0x6EEA      	MOVWF       FSR0H 
0x0640	0xF081CFEE  	MOVFF       POSTINC0, FARG_write_ZIGBEE_short_data_r
0x0644	0xDD10      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,676 :: 		}
0x0646	0x0012      	RETURN      0
; end of _set_short_address
_set_long_address:
0x0648	0x6A7C      	CLRF        set_long_address_i_L0 
;Receptor_term2.c,678 :: 		void set_long_address(short int * address) {
;Receptor_term2.c,681 :: 		for(i = 0; i < 8; i++) {
0x064A	0x6A7C      	CLRF        set_long_address_i_L0 
L_set_long_address52:
0x064C	0x0E80      	MOVLW       128
0x064E	0x187C      	XORWF       set_long_address_i_L0, 0 
0x0650	0x6E00      	MOVWF       R0 
0x0652	0x0E80      	MOVLW       128
0x0654	0x0A08      	XORLW       8
0x0656	0x5C00      	SUBWF       R0, 0 
0x0658	0xE211      	BC          L_set_long_address53
;Receptor_term2.c,682 :: 		write_ZIGBEE_short(EADR0 + i, address[i]);   // 0x05 address of EADR0
0x065A	0x507C      	MOVF        set_long_address_i_L0, 0 
0x065C	0x0F05      	ADDLW       5
0x065E	0x0100      	MOVLB       0
0x0660	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0662	0x507C      	MOVF        set_long_address_i_L0, 0 
0x0664	0x247A      	ADDWF       FARG_set_long_address_address, 0 
0x0666	0x6EE9      	MOVWF       FSR0L 
0x0668	0x0E00      	MOVLW       0
0x066A	0xBE7C      	BTFSC       set_long_address_i_L0, 7 
0x066C	0x0EFF      	MOVLW       255
0x066E	0x207B      	ADDWFC      FARG_set_long_address_address+1, 0 
0x0670	0x6EEA      	MOVWF       FSR0H 
0x0672	0xF081CFEE  	MOVFF       POSTINC0, FARG_write_ZIGBEE_short_data_r
0x0676	0xDCF7      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,681 :: 		for(i = 0; i < 8; i++) {
0x0678	0x2A7C      	INCF        set_long_address_i_L0, 1 
;Receptor_term2.c,683 :: 		}
0x067A	0xD7E8      	BRA         L_set_long_address52
L_set_long_address53:
;Receptor_term2.c,684 :: 		}
0x067C	0x0012      	RETURN      0
; end of _set_long_address
_init_ZIGBEE_nonbeacon:
;Receptor_term2.c,748 :: 		void init_ZIGBEE_nonbeacon() {
;Receptor_term2.c,749 :: 		init_ZIGBEE_basic();
0x067E	0xDE91      	RCALL       _init_ZIGBEE_basic
;Receptor_term2.c,750 :: 		set_CCA_mode(1);     // Set CCA mode to ED and set threshold
0x0680	0x0E01      	MOVLW       1
0x0682	0x6E7E      	MOVWF       FARG_set_CCA_mode_CCA_mode 
0x0684	0xDEC4      	RCALL       _set_CCA_mode
;Receptor_term2.c,751 :: 		set_RSSI_mode(2);    // RSSI2 mode
0x0686	0x0E02      	MOVLW       2
0x0688	0x6E7E      	MOVWF       FARG_set_RSSI_mode_RSSI_mode 
0x068A	0xDF1A      	RCALL       _set_RSSI_mode
;Receptor_term2.c,752 :: 		enable_interrupt();  // Enables all interrupts
0x068C	0xDE84      	RCALL       _enable_interrupt
;Receptor_term2.c,753 :: 		set_channel(11);     // Channel 11
0x068E	0x0E0B      	MOVLW       11
0x0690	0x6E7E      	MOVWF       FARG_set_channel_channel_number 
0x0692	0xDD69      	RCALL       _set_channel
;Receptor_term2.c,754 :: 		RF_reset();
0x0694	0xDD2F      	RCALL       _RF_reset
;Receptor_term2.c,755 :: 		}
0x0696	0x0012      	RETURN      0
; end of _init_ZIGBEE_nonbeacon
_pin_wake:
;Receptor_term2.c,707 :: 		void pin_wake() {
;Receptor_term2.c,708 :: 		WAKE = 1;
0x0698	0x848B      	BSF         LATC2_bit, 2 
;Receptor_term2.c,709 :: 		Delay_ms(5);
0x069A	0x0E0D      	MOVLW       13
0x069C	0x6E0C      	MOVWF       R12, 0
0x069E	0x0EFB      	MOVLW       251
0x06A0	0x6E0D      	MOVWF       R13, 0
L_pin_wake55:
0x06A2	0x2E0D      	DECFSZ      R13, 1, 0
0x06A4	0xD7FE      	BRA         L_pin_wake55
0x06A6	0x2E0C      	DECFSZ      R12, 1, 0
0x06A8	0xD7FC      	BRA         L_pin_wake55
0x06AA	0x0000      	NOP
0x06AC	0x0000      	NOP
;Receptor_term2.c,710 :: 		}
0x06AE	0x0012      	RETURN      0
; end of _pin_wake
_set_reception_mode:
;Receptor_term2.c,590 :: 		void set_reception_mode(short int r_mode) { // 1 normal, 2 error, 3 promiscuous mode
;Receptor_term2.c,593 :: 		switch(r_mode) {
0x06B0	0xD020      	BRA         L_set_reception_mode41
;Receptor_term2.c,594 :: 		case 1: {
L_set_reception_mode43:
;Receptor_term2.c,595 :: 		temp = read_ZIGBEE_short(RXMCR);      // normal mode
0x06B2	0x0100      	MOVLB       0
0x06B4	0x6B80      	CLRF        FARG_read_ZIGBEE_short_address, 1
0x06B6	0xDCC4      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,596 :: 		temp = temp & (!0x03);                // mask for normal mode
0x06B8	0x0E00      	MOVLW       0
0x06BA	0x1400      	ANDWF       R0, 0 
0x06BC	0x0100      	MOVLB       0
0x06BE	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,597 :: 		write_ZIGBEE_short(RXMCR, temp);
0x06C0	0x6B80      	CLRF        FARG_write_ZIGBEE_short_address, 1
0x06C2	0xDCD1      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,599 :: 		break;
0x06C4	0xD01F      	BRA         L_set_reception_mode42
;Receptor_term2.c,601 :: 		case 2: {
L_set_reception_mode44:
;Receptor_term2.c,602 :: 		temp = read_ZIGBEE_short(RXMCR);      // error mode
0x06C6	0x0100      	MOVLB       0
0x06C8	0x6B80      	CLRF        FARG_read_ZIGBEE_short_address, 1
0x06CA	0xDCBA      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,603 :: 		temp = temp & (!0x01);                // mask for error mode
0x06CC	0x0E00      	MOVLW       0
0x06CE	0x1400      	ANDWF       R0, 0 
0x06D0	0x0100      	MOVLB       0
0x06D2	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,604 :: 		temp = temp | 0x02;                   // mask for error mode
0x06D4	0x8381      	BSF         FARG_write_ZIGBEE_short_data_r, 1, 1
;Receptor_term2.c,605 :: 		write_ZIGBEE_short(RXMCR, temp);
0x06D6	0x6B80      	CLRF        FARG_write_ZIGBEE_short_address, 1
0x06D8	0xDCC6      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,607 :: 		break;
0x06DA	0xD014      	BRA         L_set_reception_mode42
;Receptor_term2.c,609 :: 		case 3: {
L_set_reception_mode45:
;Receptor_term2.c,610 :: 		temp = read_ZIGBEE_short(RXMCR);      // promiscuous mode
0x06DC	0x0100      	MOVLB       0
0x06DE	0x6B80      	CLRF        FARG_read_ZIGBEE_short_address, 1
0x06E0	0xDCAF      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,611 :: 		temp = temp & (!0x02);                // mask for promiscuous mode
0x06E2	0x0E00      	MOVLW       0
0x06E4	0x1400      	ANDWF       R0, 0 
0x06E6	0x0100      	MOVLB       0
0x06E8	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,612 :: 		temp = temp | 0x01;                   // mask for promiscuous mode
0x06EA	0x8181      	BSF         FARG_write_ZIGBEE_short_data_r, 0, 1
;Receptor_term2.c,613 :: 		write_ZIGBEE_short(RXMCR, temp);
0x06EC	0x6B80      	CLRF        FARG_write_ZIGBEE_short_address, 1
0x06EE	0xDCBB      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,615 :: 		break;
0x06F0	0xD009      	BRA         L_set_reception_mode42
;Receptor_term2.c,616 :: 		}
L_set_reception_mode41:
0x06F2	0x507A      	MOVF        FARG_set_reception_mode_r_mode, 0 
0x06F4	0x0A01      	XORLW       1
0x06F6	0xE0DD      	BZ          L_set_reception_mode43
0x06F8	0x507A      	MOVF        FARG_set_reception_mode_r_mode, 0 
0x06FA	0x0A02      	XORLW       2
0x06FC	0xE0E4      	BZ          L_set_reception_mode44
0x06FE	0x507A      	MOVF        FARG_set_reception_mode_r_mode, 0 
0x0700	0x0A03      	XORLW       3
0x0702	0xE0EC      	BZ          L_set_reception_mode45
L_set_reception_mode42:
;Receptor_term2.c,617 :: 		}
0x0704	0x0012      	RETURN      0
; end of _set_reception_mode
_set_frame_format_filter:
;Receptor_term2.c,622 :: 		void set_frame_format_filter(short int fff_mode) {   // 1 all frames, 2 command only, 3 data only, 4 beacon only
;Receptor_term2.c,625 :: 		switch(fff_mode) {
0x0706	0xD033      	BRA         L_set_frame_format_filter46
;Receptor_term2.c,626 :: 		case 1: {
L_set_frame_format_filter48:
;Receptor_term2.c,627 :: 		temp = read_ZIGBEE_short(RXFLUSH);      // all frames
0x0708	0x0E0D      	MOVLW       13
0x070A	0x0100      	MOVLB       0
0x070C	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x070E	0xDC98      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,628 :: 		temp = temp & (!0x0E);                  // mask for all frames
0x0710	0x0E00      	MOVLW       0
0x0712	0x1400      	ANDWF       R0, 0 
0x0714	0x0100      	MOVLB       0
0x0716	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,629 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x0718	0x0E0D      	MOVLW       13
0x071A	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x071C	0xDCA4      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,631 :: 		break;
0x071E	0xD033      	BRA         L_set_frame_format_filter47
;Receptor_term2.c,633 :: 		case 2: {
L_set_frame_format_filter49:
;Receptor_term2.c,634 :: 		temp = read_ZIGBEE_short(RXFLUSH);      // command only
0x0720	0x0E0D      	MOVLW       13
0x0722	0x0100      	MOVLB       0
0x0724	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x0726	0xDC8C      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,635 :: 		temp = temp & (!0x06);                  // mask for command only
0x0728	0x0E00      	MOVLW       0
0x072A	0x1400      	ANDWF       R0, 0 
0x072C	0x0100      	MOVLB       0
0x072E	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,636 :: 		temp = temp | 0x08;                     // mask for command only
0x0730	0x8781      	BSF         FARG_write_ZIGBEE_short_data_r, 3, 1
;Receptor_term2.c,637 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x0732	0x0E0D      	MOVLW       13
0x0734	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0736	0xDC97      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,639 :: 		break;
0x0738	0xD026      	BRA         L_set_frame_format_filter47
;Receptor_term2.c,641 :: 		case 3: {
L_set_frame_format_filter50:
;Receptor_term2.c,642 :: 		temp = read_ZIGBEE_short(RXFLUSH);      // data only
0x073A	0x0E0D      	MOVLW       13
0x073C	0x0100      	MOVLB       0
0x073E	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x0740	0xDC7F      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,643 :: 		temp = temp & (!0x0A);                  // mask for data only
0x0742	0x0E00      	MOVLW       0
0x0744	0x1400      	ANDWF       R0, 0 
0x0746	0x0100      	MOVLB       0
0x0748	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,644 :: 		temp = temp | 0x04;                     // mask for data only
0x074A	0x8581      	BSF         FARG_write_ZIGBEE_short_data_r, 2, 1
;Receptor_term2.c,645 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x074C	0x0E0D      	MOVLW       13
0x074E	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0750	0xDC8A      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,647 :: 		break;
0x0752	0xD019      	BRA         L_set_frame_format_filter47
;Receptor_term2.c,649 :: 		case 4: {
L_set_frame_format_filter51:
;Receptor_term2.c,650 :: 		temp = read_ZIGBEE_short(RXFLUSH);      // beacon only
0x0754	0x0E0D      	MOVLW       13
0x0756	0x0100      	MOVLB       0
0x0758	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x075A	0xDC72      	RCALL       _read_ZIGBEE_short
;Receptor_term2.c,651 :: 		temp = temp & (!0x0C);                  // mask for beacon only
0x075C	0x0E00      	MOVLW       0
0x075E	0x1400      	ANDWF       R0, 0 
0x0760	0x0100      	MOVLB       0
0x0762	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,652 :: 		temp = temp | 0x02;                     // mask for beacon only
0x0764	0x8381      	BSF         FARG_write_ZIGBEE_short_data_r, 1, 1
;Receptor_term2.c,653 :: 		write_ZIGBEE_short(RXFLUSH, temp);
0x0766	0x0E0D      	MOVLW       13
0x0768	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x076A	0xDC7D      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,655 :: 		break;
0x076C	0xD00C      	BRA         L_set_frame_format_filter47
;Receptor_term2.c,656 :: 		}
L_set_frame_format_filter46:
0x076E	0x507A      	MOVF        FARG_set_frame_format_filter_fff_mode, 0 
0x0770	0x0A01      	XORLW       1
0x0772	0xE0CA      	BZ          L_set_frame_format_filter48
0x0774	0x507A      	MOVF        FARG_set_frame_format_filter_fff_mode, 0 
0x0776	0x0A02      	XORLW       2
0x0778	0xE0D3      	BZ          L_set_frame_format_filter49
0x077A	0x507A      	MOVF        FARG_set_frame_format_filter_fff_mode, 0 
0x077C	0x0A03      	XORLW       3
0x077E	0xE0DD      	BZ          L_set_frame_format_filter50
0x0780	0x507A      	MOVF        FARG_set_frame_format_filter_fff_mode, 0 
0x0782	0x0A04      	XORLW       4
0x0784	0xE0E7      	BZ          L_set_frame_format_filter51
L_set_frame_format_filter47:
;Receptor_term2.c,657 :: 		}
0x0786	0x0012      	RETURN      0
; end of _set_frame_format_filter
_pin_reset:
;Receptor_term2.c,339 :: 		void pin_reset() {
;Receptor_term2.c,340 :: 		RST = 0;  // activate reset
0x0788	0x928B      	BCF         LATC1_bit, 1 
;Receptor_term2.c,341 :: 		Delay_ms(5);
0x078A	0x0E0D      	MOVLW       13
0x078C	0x6E0C      	MOVWF       R12, 0
0x078E	0x0EFB      	MOVLW       251
0x0790	0x6E0D      	MOVWF       R13, 0
L_pin_reset8:
0x0792	0x2E0D      	DECFSZ      R13, 1, 0
0x0794	0xD7FE      	BRA         L_pin_reset8
0x0796	0x2E0C      	DECFSZ      R12, 1, 0
0x0798	0xD7FC      	BRA         L_pin_reset8
0x079A	0x0000      	NOP
0x079C	0x0000      	NOP
;Receptor_term2.c,342 :: 		RST = 1;  // deactivate reset
0x079E	0x828B      	BSF         LATC1_bit, 1 
;Receptor_term2.c,343 :: 		Delay_ms(5);
0x07A0	0x0E0D      	MOVLW       13
0x07A2	0x6E0C      	MOVWF       R12, 0
0x07A4	0x0EFB      	MOVLW       251
0x07A6	0x6E0D      	MOVWF       R13, 0
L_pin_reset9:
0x07A8	0x2E0D      	DECFSZ      R13, 1, 0
0x07AA	0xD7FE      	BRA         L_pin_reset9
0x07AC	0x2E0C      	DECFSZ      R12, 1, 0
0x07AE	0xD7FC      	BRA         L_pin_reset9
0x07B0	0x0000      	NOP
0x07B2	0x0000      	NOP
;Receptor_term2.c,344 :: 		}
0x07B4	0x0012      	RETURN      0
; end of _pin_reset
_set_PAN_ID:
;Receptor_term2.c,686 :: 		void set_PAN_ID(short int * address) {
;Receptor_term2.c,687 :: 		write_ZIGBEE_short(PANIDL, address[0]);
0x07B6	0x0E01      	MOVLW       1
0x07B8	0x0100      	MOVLB       0
0x07BA	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x07BC	0xFFE9C07A  	MOVFF       FARG_set_PAN_ID_address, FSR0L
0x07C0	0xFFEAC07B  	MOVFF       FARG_set_PAN_ID_address+1, FSR0H
0x07C4	0xF081CFEE  	MOVFF       POSTINC0, FARG_write_ZIGBEE_short_data_r
0x07C8	0xDC4E      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,688 :: 		write_ZIGBEE_short(PANIDH, address[1]);
0x07CA	0x0E02      	MOVLW       2
0x07CC	0x0100      	MOVLB       0
0x07CE	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x07D0	0x0E01      	MOVLW       1
0x07D2	0x247A      	ADDWF       FARG_set_PAN_ID_address, 0 
0x07D4	0x6EE9      	MOVWF       FSR0L 
0x07D6	0x0E00      	MOVLW       0
0x07D8	0x207B      	ADDWFC      FARG_set_PAN_ID_address+1, 0 
0x07DA	0x6EEA      	MOVWF       FSR0H 
0x07DC	0xF081CFEE  	MOVFF       POSTINC0, FARG_write_ZIGBEE_short_data_r
0x07E0	0xDC42      	RCALL       _write_ZIGBEE_short
;Receptor_term2.c,689 :: 		}
0x07E2	0x0012      	RETURN      0
; end of _set_PAN_ID
_SPI1_Init_Advanced:
;__Lib_SPI_c345.c,40 :: 		
;__Lib_SPI_c345.c,41 :: 		
0x07E4	0x0E2E      	MOVLW       _SPI1_Read
0x07E6	0x6E61      	MOVWF       _SPI_Rd_Ptr 
0x07E8	0x0E00      	MOVLW       hi_addr(_SPI1_Read)
0x07EA	0x6E62      	MOVWF       _SPI_Rd_Ptr+1 
0x07EC	0x0E84      	MOVLW       FARG_SPI1_Read_buffer
0x07EE	0x6E63      	MOVWF       _SPI_Rd_Ptr+2 
0x07F0	0x0E00      	MOVLW       hi_addr(FARG_SPI1_Read_buffer)
0x07F2	0x6E64      	MOVWF       _SPI_Rd_Ptr+3 
;__Lib_SPI_c345.c,42 :: 		
0x07F4	0x0E1C      	MOVLW       _SPI1_Write
0x07F6	0x6E5D      	MOVWF       _SPI_Wr_Ptr 
0x07F8	0x0E00      	MOVLW       hi_addr(_SPI1_Write)
0x07FA	0x6E5E      	MOVWF       _SPI_Wr_Ptr+1 
0x07FC	0x0E84      	MOVLW       FARG_SPI1_Write_data_
0x07FE	0x6E5F      	MOVWF       _SPI_Wr_Ptr+2 
0x0800	0x0E00      	MOVLW       hi_addr(FARG_SPI1_Write_data_)
0x0802	0x6E60      	MOVWF       _SPI_Wr_Ptr+3 
;__Lib_SPI_c345.c,44 :: 		
0x0804	0x9A94      	BCF         TRISC5_bit, 5 
;__Lib_SPI_c345.c,45 :: 		
0x0806	0x9694      	BCF         TRISC3_bit, 3 
;__Lib_SPI_c345.c,46 :: 		
0x0808	0x8894      	BSF         TRISC4_bit, 4 
;__Lib_SPI_c345.c,48 :: 		
0x080A	0x6AC6      	CLRF        SSPCON1 
;__Lib_SPI_c345.c,49 :: 		
0x080C	0x507A      	MOVF        FARG_SPI1_Init_Advanced_master, 0 
0x080E	0x12C6      	IORWF       SSPCON1, 1 
;__Lib_SPI_c345.c,50 :: 		
0x0810	0x507C      	MOVF        FARG_SPI1_Init_Advanced_clock_idle, 0 
0x0812	0x12C6      	IORWF       SSPCON1, 1 
;__Lib_SPI_c345.c,51 :: 		
0x0814	0x507B      	MOVF        FARG_SPI1_Init_Advanced_data_sample, 0 
0x0816	0x12C7      	IORWF       SSPSTAT, 1 
;__Lib_SPI_c345.c,53 :: 		
0x0818	0x527C      	MOVF        FARG_SPI1_Init_Advanced_clock_idle, 1 
0x081A	0xE005      	BZ          L_SPI1_Init_Advanced0
;__Lib_SPI_c345.c,54 :: 		
0x081C	0x507D      	MOVF        FARG_SPI1_Init_Advanced_transmit_edge, 0 
0x081E	0x0A00      	XORLW       0
0x0820	0xE101      	BNZ         L_SPI1_Init_Advanced1
;__Lib_SPI_c345.c,55 :: 		
0x0822	0x8CC7      	BSF         SSPSTAT, 6 
L_SPI1_Init_Advanced1:
;__Lib_SPI_c345.c,56 :: 		
0x0824	0xD003      	BRA         L_SPI1_Init_Advanced2
L_SPI1_Init_Advanced0:
;__Lib_SPI_c345.c,58 :: 		
0x0826	0x527D      	MOVF        FARG_SPI1_Init_Advanced_transmit_edge, 1 
0x0828	0xE001      	BZ          L_SPI1_Init_Advanced3
;__Lib_SPI_c345.c,59 :: 		
0x082A	0x8CC7      	BSF         SSPSTAT, 6 
L_SPI1_Init_Advanced3:
;__Lib_SPI_c345.c,60 :: 		
L_SPI1_Init_Advanced2:
;__Lib_SPI_c345.c,61 :: 		
0x082C	0x8AC6      	BSF         SSPCON1, 5 
;__Lib_SPI_c345.c,62 :: 		
0x082E	0x0012      	RETURN      0
; end of _SPI1_Init_Advanced
_Initialize:
0x0830	0x6A75      	CLRF        Initialize_i_L0 
;Receptor_term2.c,770 :: 		void Initialize() {
;Receptor_term2.c,773 :: 		LQI = 0;
0x0832	0x6A2E      	CLRF        _LQI 
;Receptor_term2.c,774 :: 		RSSI2 = 0;
0x0834	0x6A2D      	CLRF        _RSSI2 
;Receptor_term2.c,775 :: 		SEQ_NUMBER = 0x23;
0x0836	0x0E23      	MOVLW       35
0x0838	0x6E6A      	MOVWF       _SEQ_NUMBER 
;Receptor_term2.c,776 :: 		lost_data = 0;
0x083A	0x6A4A      	CLRF        _lost_data 
;Receptor_term2.c,777 :: 		address_RX_FIFO = 0x300;
0x083C	0x0E00      	MOVLW       0
0x083E	0x6E4B      	MOVWF       _address_RX_FIFO 
0x0840	0x0E03      	MOVLW       3
0x0842	0x6E4C      	MOVWF       _address_RX_FIFO+1 
;Receptor_term2.c,778 :: 		address_TX_normal_FIFO = 0;
0x0844	0x6A68      	CLRF        _address_TX_normal_FIFO 
0x0846	0x6A69      	CLRF        _address_TX_normal_FIFO+1 
;Receptor_term2.c,780 :: 		for (i = 0; i < 2; i++) {
0x0848	0x6A75      	CLRF        Initialize_i_L0 
L_Initialize65:
0x084A	0x0E80      	MOVLW       128
0x084C	0x1875      	XORWF       Initialize_i_L0, 0 
0x084E	0x6E00      	MOVWF       R0 
0x0850	0x0E80      	MOVLW       128
0x0852	0x0A02      	XORLW       2
0x0854	0x5C00      	SUBWF       R0, 0 
0x0856	0xE232      	BC          L_Initialize66
;Receptor_term2.c,781 :: 		ADDRESS_short_1[i] = 1;
0x0858	0x0E66      	MOVLW       _ADDRESS_short_1
0x085A	0x6EE1      	MOVWF       FSR1L 
0x085C	0x0E00      	MOVLW       hi_addr(_ADDRESS_short_1)
0x085E	0x6EE2      	MOVWF       FSR1H 
0x0860	0x5075      	MOVF        Initialize_i_L0, 0 
0x0862	0x26E1      	ADDWF       FSR1L, 1 
0x0864	0x0E00      	MOVLW       0
0x0866	0xBE75      	BTFSC       Initialize_i_L0, 7 
0x0868	0x0EFF      	MOVLW       255
0x086A	0x22E2      	ADDWFC      FSR1H, 1 
0x086C	0x0E01      	MOVLW       1
0x086E	0x6EE6      	MOVWF       POSTINC1 
;Receptor_term2.c,782 :: 		ADDRESS_short_2[i] = 2;
0x0870	0x0E6F      	MOVLW       _ADDRESS_short_2
0x0872	0x6EE1      	MOVWF       FSR1L 
0x0874	0x0E00      	MOVLW       hi_addr(_ADDRESS_short_2)
0x0876	0x6EE2      	MOVWF       FSR1H 
0x0878	0x5075      	MOVF        Initialize_i_L0, 0 
0x087A	0x26E1      	ADDWF       FSR1L, 1 
0x087C	0x0E00      	MOVLW       0
0x087E	0xBE75      	BTFSC       Initialize_i_L0, 7 
0x0880	0x0EFF      	MOVLW       255
0x0882	0x22E2      	ADDWFC      FSR1H, 1 
0x0884	0x0E02      	MOVLW       2
0x0886	0x6EE6      	MOVWF       POSTINC1 
;Receptor_term2.c,783 :: 		PAN_ID_1[i] = 3;
0x0888	0x0E6D      	MOVLW       _PAN_ID_1
0x088A	0x6EE1      	MOVWF       FSR1L 
0x088C	0x0E00      	MOVLW       hi_addr(_PAN_ID_1)
0x088E	0x6EE2      	MOVWF       FSR1H 
0x0890	0x5075      	MOVF        Initialize_i_L0, 0 
0x0892	0x26E1      	ADDWF       FSR1L, 1 
0x0894	0x0E00      	MOVLW       0
0x0896	0xBE75      	BTFSC       Initialize_i_L0, 7 
0x0898	0x0EFF      	MOVLW       255
0x089A	0x22E2      	ADDWFC      FSR1H, 1 
0x089C	0x0E03      	MOVLW       3
0x089E	0x6EE6      	MOVWF       POSTINC1 
;Receptor_term2.c,784 :: 		PAN_ID_2[i] = 3;
0x08A0	0x0E6B      	MOVLW       _PAN_ID_2
0x08A2	0x6EE1      	MOVWF       FSR1L 
0x08A4	0x0E00      	MOVLW       hi_addr(_PAN_ID_2)
0x08A6	0x6EE2      	MOVWF       FSR1H 
0x08A8	0x5075      	MOVF        Initialize_i_L0, 0 
0x08AA	0x26E1      	ADDWF       FSR1L, 1 
0x08AC	0x0E00      	MOVLW       0
0x08AE	0xBE75      	BTFSC       Initialize_i_L0, 7 
0x08B0	0x0EFF      	MOVLW       255
0x08B2	0x22E2      	ADDWFC      FSR1H, 1 
0x08B4	0x0E03      	MOVLW       3
0x08B6	0x6EE6      	MOVWF       POSTINC1 
;Receptor_term2.c,780 :: 		for (i = 0; i < 2; i++) {
0x08B8	0x2A75      	INCF        Initialize_i_L0, 1 
;Receptor_term2.c,785 :: 		}
0x08BA	0xD7C7      	BRA         L_Initialize65
L_Initialize66:
;Receptor_term2.c,787 :: 		for (i = 0; i < 8; i++) {
0x08BC	0x6A75      	CLRF        Initialize_i_L0 
L_Initialize68:
0x08BE	0x0E80      	MOVLW       128
0x08C0	0x1875      	XORWF       Initialize_i_L0, 0 
0x08C2	0x6E00      	MOVWF       R0 
0x08C4	0x0E80      	MOVLW       128
0x08C6	0x0A08      	XORLW       8
0x08C8	0x5C00      	SUBWF       R0, 0 
0x08CA	0xE21A      	BC          L_Initialize69
;Receptor_term2.c,788 :: 		ADDRESS_long_1[i] = 1;
0x08CC	0x0E55      	MOVLW       _ADDRESS_long_1
0x08CE	0x6EE1      	MOVWF       FSR1L 
0x08D0	0x0E00      	MOVLW       hi_addr(_ADDRESS_long_1)
0x08D2	0x6EE2      	MOVWF       FSR1H 
0x08D4	0x5075      	MOVF        Initialize_i_L0, 0 
0x08D6	0x26E1      	ADDWF       FSR1L, 1 
0x08D8	0x0E00      	MOVLW       0
0x08DA	0xBE75      	BTFSC       Initialize_i_L0, 7 
0x08DC	0x0EFF      	MOVLW       255
0x08DE	0x22E2      	ADDWFC      FSR1H, 1 
0x08E0	0x0E01      	MOVLW       1
0x08E2	0x6EE6      	MOVWF       POSTINC1 
;Receptor_term2.c,789 :: 		ADDRESS_long_2[i] = 2;
0x08E4	0x0E4D      	MOVLW       _ADDRESS_long_2
0x08E6	0x6EE1      	MOVWF       FSR1L 
0x08E8	0x0E00      	MOVLW       hi_addr(_ADDRESS_long_2)
0x08EA	0x6EE2      	MOVWF       FSR1H 
0x08EC	0x5075      	MOVF        Initialize_i_L0, 0 
0x08EE	0x26E1      	ADDWF       FSR1L, 1 
0x08F0	0x0E00      	MOVLW       0
0x08F2	0xBE75      	BTFSC       Initialize_i_L0, 7 
0x08F4	0x0EFF      	MOVLW       255
0x08F6	0x22E2      	ADDWFC      FSR1H, 1 
0x08F8	0x0E02      	MOVLW       2
0x08FA	0x6EE6      	MOVWF       POSTINC1 
;Receptor_term2.c,787 :: 		for (i = 0; i < 8; i++) {
0x08FC	0x2A75      	INCF        Initialize_i_L0, 1 
;Receptor_term2.c,790 :: 		}
0x08FE	0xD7DF      	BRA         L_Initialize68
L_Initialize69:
;Receptor_term2.c,793 :: 		SPI1_Init_Advanced(_SPI_MASTER_OSC_DIV4, _SPI_DATA_SAMPLE_MIDDLE, _SPI_CLK_IDLE_LOW, _SPI_LOW_2_HIGH);
0x0900	0x6A7A      	CLRF        FARG_SPI1_Init_Advanced_master 
0x0902	0x6A7B      	CLRF        FARG_SPI1_Init_Advanced_data_sample 
0x0904	0x6A7C      	CLRF        FARG_SPI1_Init_Advanced_clock_idle 
0x0906	0x0E01      	MOVLW       1
0x0908	0x6E7D      	MOVWF       FARG_SPI1_Init_Advanced_transmit_edge 
0x090A	0xDF6C      	RCALL       _SPI1_Init_Advanced
;Receptor_term2.c,794 :: 		pin_reset();                              // Activate reset from pin
0x090C	0xDF3D      	RCALL       _pin_reset
;Receptor_term2.c,795 :: 		software_reset();                         // Activate software reset
0x090E	0xDE66      	RCALL       _software_reset
;Receptor_term2.c,796 :: 		RF_reset();                               // RF reset
0x0910	0xF000EC7A  	CALL        _RF_reset, 0
;Receptor_term2.c,797 :: 		set_WAKE_from_pin();                      // Set wake from pin
0x0914	0xDE6A      	RCALL       _set_wake_from_pin
;Receptor_term2.c,799 :: 		set_long_address(ADDRESS_long_2);         // Set long address
0x0916	0x0E4D      	MOVLW       _ADDRESS_long_2
0x0918	0x6E7A      	MOVWF       FARG_set_long_address_address 
0x091A	0x0E00      	MOVLW       hi_addr(_ADDRESS_long_2)
0x091C	0x6E7B      	MOVWF       FARG_set_long_address_address+1 
0x091E	0xDE94      	RCALL       _set_long_address
;Receptor_term2.c,800 :: 		set_short_address(ADDRESS_short_2);       // Set short address
0x0920	0x0E6F      	MOVLW       _ADDRESS_short_2
0x0922	0x6E7A      	MOVWF       FARG_set_short_address_address 
0x0924	0x0E00      	MOVLW       hi_addr(_ADDRESS_short_2)
0x0926	0x6E7B      	MOVWF       FARG_set_short_address_address+1 
0x0928	0xDE78      	RCALL       _set_short_address
;Receptor_term2.c,801 :: 		set_PAN_ID(PAN_ID_2);                     // Set PAN_ID
0x092A	0x0E6B      	MOVLW       _PAN_ID_2
0x092C	0x6E7A      	MOVWF       FARG_set_PAN_ID_address 
0x092E	0x0E00      	MOVLW       hi_addr(_PAN_ID_2)
0x0930	0x6E7B      	MOVWF       FARG_set_PAN_ID_address+1 
0x0932	0xDF41      	RCALL       _set_PAN_ID
;Receptor_term2.c,803 :: 		init_ZIGBEE_nonbeacon();                  // Initialize ZigBee module
0x0934	0xDEA4      	RCALL       _init_ZIGBEE_nonbeacon
;Receptor_term2.c,804 :: 		nonbeacon_PAN_coordinator_device();
0x0936	0xDE05      	RCALL       _nonbeacon_PAN_coordinator_device
;Receptor_term2.c,805 :: 		set_TX_power(31);                         // Set max TX power
0x0938	0x0E1F      	MOVLW       31
0x093A	0x6E7A      	MOVWF       FARG_set_TX_power_power 
0x093C	0xDDDC      	RCALL       _set_TX_power
;Receptor_term2.c,806 :: 		set_frame_format_filter(1);               // 1 all frames, 3 data frame only
0x093E	0x0E01      	MOVLW       1
0x0940	0x6E7A      	MOVWF       FARG_set_frame_format_filter_fff_mode 
0x0942	0xDEE1      	RCALL       _set_frame_format_filter
;Receptor_term2.c,807 :: 		set_reception_mode(1);                    // 1 normal mode
0x0944	0x0E01      	MOVLW       1
0x0946	0x6E7A      	MOVWF       FARG_set_reception_mode_r_mode 
0x0948	0xDEB3      	RCALL       _set_reception_mode
;Receptor_term2.c,809 :: 		pin_wake();                               // Wake from pin
0x094A	0xDEA6      	RCALL       _pin_wake
;Receptor_term2.c,810 :: 		}
0x094C	0x0012      	RETURN      0
; end of _Initialize
_Debounce_INT:
0x094E	0x6A75      	CLRF        Debounce_INT_intn_d_L0 
0x0950	0x6A76      	CLRF        Debounce_INT_j_L0 
0x0952	0x6A77      	CLRF        Debounce_INT_i_L0 
;Receptor_term2.c,757 :: 		char Debounce_INT() {
;Receptor_term2.c,759 :: 		for(i = 0; i < 5; i++) {
0x0954	0x6A77      	CLRF        Debounce_INT_i_L0 
L_Debounce_INT59:
0x0956	0x0E05      	MOVLW       5
0x0958	0x5C77      	SUBWF       Debounce_INT_i_L0, 0 
0x095A	0xE20A      	BC          L_Debounce_INT60
;Receptor_term2.c,760 :: 		intn_d = INT;
0x095C	0x0E00      	MOVLW       0
0x095E	0xBC82      	BTFSC       RC6_bit, 6 
0x0960	0x0E01      	MOVLW       1
0x0962	0x6E75      	MOVWF       Debounce_INT_intn_d_L0 
;Receptor_term2.c,761 :: 		if (intn_d == 1)
0x0964	0x5075      	MOVF        Debounce_INT_intn_d_L0, 0 
0x0966	0x0A01      	XORLW       1
0x0968	0xE101      	BNZ         L_Debounce_INT62
;Receptor_term2.c,762 :: 		j++;
0x096A	0x2A76      	INCF        Debounce_INT_j_L0, 1 
L_Debounce_INT62:
;Receptor_term2.c,759 :: 		for(i = 0; i < 5; i++) {
0x096C	0x2A77      	INCF        Debounce_INT_i_L0, 1 
;Receptor_term2.c,763 :: 		}
0x096E	0xD7F3      	BRA         L_Debounce_INT59
L_Debounce_INT60:
;Receptor_term2.c,764 :: 		if (j > 2)
0x0970	0x5076      	MOVF        Debounce_INT_j_L0, 0 
0x0972	0x0802      	SUBLW       2
0x0974	0xE203      	BC          L_Debounce_INT63
;Receptor_term2.c,765 :: 		return 1;
0x0976	0x0E01      	MOVLW       1
0x0978	0x6E00      	MOVWF       R0 
0x097A	0x0012      	RETURN      0
L_Debounce_INT63:
;Receptor_term2.c,767 :: 		return 0;
0x097C	0x6A00      	CLRF        R0 
;Receptor_term2.c,768 :: 		}
0x097E	0x0012      	RETURN      0
; end of _Debounce_INT
_Lcd_Out:
;__Lib_Lcd.c,184 :: 		
;__Lib_Lcd.c,187 :: 		
0x0980	0xD00F      	BRA         L_Lcd_Out11
;__Lib_Lcd.c,188 :: 		
L_Lcd_Out13:
0x0982	0x0E80      	MOVLW       128
0x0984	0x6E75      	MOVWF       FARG_Lcd_Out_row 
0x0986	0xD019      	BRA         L_Lcd_Out12
;__Lib_Lcd.c,189 :: 		
L_Lcd_Out14:
0x0988	0x0EC0      	MOVLW       192
0x098A	0x6E75      	MOVWF       FARG_Lcd_Out_row 
0x098C	0xD016      	BRA         L_Lcd_Out12
;__Lib_Lcd.c,190 :: 		
L_Lcd_Out15:
0x098E	0x0E94      	MOVLW       148
0x0990	0x6E75      	MOVWF       FARG_Lcd_Out_row 
0x0992	0xD013      	BRA         L_Lcd_Out12
;__Lib_Lcd.c,191 :: 		
L_Lcd_Out16:
0x0994	0x0ED4      	MOVLW       212
0x0996	0x6E75      	MOVWF       FARG_Lcd_Out_row 
0x0998	0xD010      	BRA         L_Lcd_Out12
;__Lib_Lcd.c,192 :: 		
L_Lcd_Out17:
0x099A	0x0E80      	MOVLW       128
0x099C	0x6E75      	MOVWF       FARG_Lcd_Out_row 
;__Lib_Lcd.c,193 :: 		
0x099E	0xD00D      	BRA         L_Lcd_Out12
L_Lcd_Out11:
0x09A0	0x5075      	MOVF        FARG_Lcd_Out_row, 0 
0x09A2	0x0A01      	XORLW       1
0x09A4	0xE0EE      	BZ          L_Lcd_Out13
0x09A6	0x5075      	MOVF        FARG_Lcd_Out_row, 0 
0x09A8	0x0A02      	XORLW       2
0x09AA	0xE0EE      	BZ          L_Lcd_Out14
0x09AC	0x5075      	MOVF        FARG_Lcd_Out_row, 0 
0x09AE	0x0A03      	XORLW       3
0x09B0	0xE0EE      	BZ          L_Lcd_Out15
0x09B2	0x5075      	MOVF        FARG_Lcd_Out_row, 0 
0x09B4	0x0A04      	XORLW       4
0x09B6	0xE0EE      	BZ          L_Lcd_Out16
0x09B8	0xD7F0      	BRA         L_Lcd_Out17
L_Lcd_Out12:
;__Lib_Lcd.c,194 :: 		
0x09BA	0x0476      	DECF        FARG_Lcd_Out_column, 0 
0x09BC	0x6E00      	MOVWF       R0 
0x09BE	0x5075      	MOVF        FARG_Lcd_Out_row, 0 
0x09C0	0x2600      	ADDWF       R0, 1 
0x09C2	0xF075C000  	MOVFF       R0, FARG_Lcd_Out_row
;__Lib_Lcd.c,196 :: 		
0x09C6	0xF07EC000  	MOVFF       R0, FARG_Lcd_Cmd_out_char
0x09CA	0xDCA7      	RCALL       _Lcd_Cmd
;__Lib_Lcd.c,197 :: 		
0x09CC	0x9065      	BCF         __Lib_Lcd_cmd_status, BitPos(__Lib_Lcd_cmd_status+0) 
;__Lib_Lcd.c,198 :: 		
0x09CE	0x6A79      	CLRF        Lcd_Out_i_L0 
;__Lib_Lcd.c,199 :: 		
L_Lcd_Out18:
0x09D0	0x5079      	MOVF        Lcd_Out_i_L0, 0 
0x09D2	0x2477      	ADDWF       FARG_Lcd_Out_text, 0 
0x09D4	0x6EE9      	MOVWF       FSR0L 
0x09D6	0x0E00      	MOVLW       0
0x09D8	0x2078      	ADDWFC      FARG_Lcd_Out_text+1, 0 
0x09DA	0x6EEA      	MOVWF       FSR0H 
0x09DC	0x52EE      	MOVF        POSTINC0, 1 
0x09DE	0xE00B      	BZ          L_Lcd_Out19
;__Lib_Lcd.c,200 :: 		
0x09E0	0x5079      	MOVF        Lcd_Out_i_L0, 0 
0x09E2	0x2477      	ADDWF       FARG_Lcd_Out_text, 0 
0x09E4	0x6EE9      	MOVWF       FSR0L 
0x09E6	0x0E00      	MOVLW       0
0x09E8	0x2078      	ADDWFC      FARG_Lcd_Out_text+1, 0 
0x09EA	0x6EEA      	MOVWF       FSR0H 
0x09EC	0xF07ACFEE  	MOVFF       POSTINC0, FARG_Lcd_Chr_CP_out_char
0x09F0	0xDDC3      	RCALL       _Lcd_Chr_CP
0x09F2	0x2A79      	INCF        Lcd_Out_i_L0, 1 
0x09F4	0xD7ED      	BRA         L_Lcd_Out18
L_Lcd_Out19:
;__Lib_Lcd.c,201 :: 		
0x09F6	0x8065      	BSF         __Lib_Lcd_cmd_status, BitPos(__Lib_Lcd_cmd_status+0) 
;__Lib_Lcd.c,202 :: 		
0x09F8	0x0012      	RETURN      0
; end of _Lcd_Out
_read_RX_FIFO:
0x09FA	0x6A75      	CLRF        read_RX_FIFO_i_L0 
0x09FC	0x6A76      	CLRF        read_RX_FIFO_i_L0+1 
;Receptor_term2.c,234 :: 		void read_RX_FIFO() {
;Receptor_term2.c,238 :: 		temp = read_ZIGBEE_short(BBREG1);      // disable receiving packets off air.
0x09FE	0x0E39      	MOVLW       57
0x0A00	0x0100      	MOVLB       0
0x0A02	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x0A04	0xF000EC20  	CALL        _read_ZIGBEE_short, 0
;Receptor_term2.c,239 :: 		temp = temp | 0x04;                    // mask for disable receiving packets
0x0A08	0x0E04      	MOVLW       4
0x0A0A	0x1000      	IORWF       R0, 0 
0x0A0C	0x0100      	MOVLB       0
0x0A0E	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,240 :: 		write_ZIGBEE_short(BBREG1, temp);
0x0A10	0x0E39      	MOVLW       57
0x0A12	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0A14	0xF000EC33  	CALL        _write_ZIGBEE_short, 0
;Receptor_term2.c,242 :: 		for(i=0; i<128; i++) {
0x0A18	0x6A75      	CLRF        read_RX_FIFO_i_L0 
0x0A1A	0x6A76      	CLRF        read_RX_FIFO_i_L0+1 
L_read_RX_FIFO0:
0x0A1C	0x0E80      	MOVLW       128
0x0A1E	0x1876      	XORWF       read_RX_FIFO_i_L0+1, 0 
0x0A20	0x6E00      	MOVWF       R0 
0x0A22	0x0E80      	MOVLW       128
0x0A24	0x5C00      	SUBWF       R0, 0 
0x0A26	0xE102      	BNZ         L__read_RX_FIFO93
0x0A28	0x0E80      	MOVLW       128
0x0A2A	0x5C75      	SUBWF       read_RX_FIFO_i_L0, 0 
L__read_RX_FIFO93:
0x0A2C	0xE231      	BC          L_read_RX_FIFO1
;Receptor_term2.c,243 :: 		if(i <  (1 + DATA_LENGHT + HEADER_LENGHT + 2 + 1 + 1))
0x0A2E	0x0E80      	MOVLW       128
0x0A30	0x1876      	XORWF       read_RX_FIFO_i_L0+1, 0 
0x0A32	0x6E00      	MOVWF       R0 
0x0A34	0x0E80      	MOVLW       128
0x0A36	0x5C00      	SUBWF       R0, 0 
0x0A38	0xE102      	BNZ         L__read_RX_FIFO94
0x0A3A	0x0E15      	MOVLW       21
0x0A3C	0x5C75      	SUBWF       read_RX_FIFO_i_L0, 0 
L__read_RX_FIFO94:
0x0A3E	0xE213      	BC          L_read_RX_FIFO3
;Receptor_term2.c,244 :: 		data_RX_FIFO[i] = read_ZIGBEE_long(address_RX_FIFO + i);  // reading valid data from RX FIFO
0x0A40	0x0E30      	MOVLW       _data_RX_FIFO
0x0A42	0x2475      	ADDWF       read_RX_FIFO_i_L0, 0 
0x0A44	0x6E77      	MOVWF       FLOC__read_RX_FIFO 
0x0A46	0x0E00      	MOVLW       hi_addr(_data_RX_FIFO)
0x0A48	0x2076      	ADDWFC      read_RX_FIFO_i_L0+1, 0 
0x0A4A	0x6E78      	MOVWF       FLOC__read_RX_FIFO+1 
0x0A4C	0x5075      	MOVF        read_RX_FIFO_i_L0, 0 
0x0A4E	0x244B      	ADDWF       _address_RX_FIFO, 0 
0x0A50	0x6E7A      	MOVWF       FARG_read_ZIGBEE_long_address 
0x0A52	0x5076      	MOVF        read_RX_FIFO_i_L0+1, 0 
0x0A54	0x204C      	ADDWFC      _address_RX_FIFO+1, 0 
0x0A56	0x6E7B      	MOVWF       FARG_read_ZIGBEE_long_address+1 
0x0A58	0xDD95      	RCALL       _read_ZIGBEE_long
0x0A5A	0xFFE1C077  	MOVFF       FLOC__read_RX_FIFO, FSR1L
0x0A5E	0xFFE2C078  	MOVFF       FLOC__read_RX_FIFO+1, FSR1H
0x0A62	0xFFE6C000  	MOVFF       R0, POSTINC1
L_read_RX_FIFO3:
;Receptor_term2.c,245 :: 		if(i >= (1 + DATA_LENGHT + HEADER_LENGHT + 2 + 1 + 1))
0x0A66	0x0E80      	MOVLW       128
0x0A68	0x1876      	XORWF       read_RX_FIFO_i_L0+1, 0 
0x0A6A	0x6E00      	MOVWF       R0 
0x0A6C	0x0E80      	MOVLW       128
0x0A6E	0x5C00      	SUBWF       R0, 0 
0x0A70	0xE102      	BNZ         L__read_RX_FIFO95
0x0A72	0x0E15      	MOVLW       21
0x0A74	0x5C75      	SUBWF       read_RX_FIFO_i_L0, 0 
L__read_RX_FIFO95:
0x0A76	0xE309      	BNC         L_read_RX_FIFO4
;Receptor_term2.c,246 :: 		lost_data = read_ZIGBEE_long(address_RX_FIFO + i);        // reading invalid data from RX FIFO
0x0A78	0x5075      	MOVF        read_RX_FIFO_i_L0, 0 
0x0A7A	0x244B      	ADDWF       _address_RX_FIFO, 0 
0x0A7C	0x6E7A      	MOVWF       FARG_read_ZIGBEE_long_address 
0x0A7E	0x5076      	MOVF        read_RX_FIFO_i_L0+1, 0 
0x0A80	0x204C      	ADDWFC      _address_RX_FIFO+1, 0 
0x0A82	0x6E7B      	MOVWF       FARG_read_ZIGBEE_long_address+1 
0x0A84	0xDD7F      	RCALL       _read_ZIGBEE_long
0x0A86	0xF04AC000  	MOVFF       R0, _lost_data
L_read_RX_FIFO4:
;Receptor_term2.c,242 :: 		for(i=0; i<128; i++) {
0x0A8A	0x4A75      	INFSNZ      read_RX_FIFO_i_L0, 1 
0x0A8C	0x2A76      	INCF        read_RX_FIFO_i_L0+1, 1 
;Receptor_term2.c,247 :: 		}
0x0A8E	0xD7C6      	BRA         L_read_RX_FIFO0
L_read_RX_FIFO1:
;Receptor_term2.c,249 :: 		DATA_RX[0] = data_RX_FIFO[HEADER_LENGHT + 1];               // coping valid data
0x0A90	0xF045C03C  	MOVFF       _data_RX_FIFO+12, _DATA_RX
;Receptor_term2.c,250 :: 		DATA_RX[1] = data_RX_FIFO[HEADER_LENGHT + 2];               // coping valid data
0x0A94	0xF046C03D  	MOVFF       _data_RX_FIFO+13, _DATA_RX+1
;Receptor_term2.c,251 :: 		DATA_RX[2] = data_RX_FIFO[HEADER_LENGHT + 3];               // coping valid data
0x0A98	0xF047C03E  	MOVFF       _data_RX_FIFO+14, _DATA_RX+2
;Receptor_term2.c,252 :: 		DATA_RX[3] = data_RX_FIFO[HEADER_LENGHT + 4];               // coping valid data
0x0A9C	0xF048C03F  	MOVFF       _data_RX_FIFO+15, _DATA_RX+3
;Receptor_term2.c,253 :: 		DATA_RX[4] = data_RX_FIFO[HEADER_LENGHT + 5];               // coping valid data
0x0AA0	0xF049C040  	MOVFF       _data_RX_FIFO+16, _DATA_RX+4
;Receptor_term2.c,255 :: 		LQI   = data_RX_FIFO[1 + HEADER_LENGHT + DATA_LENGHT + 2];  // coping valid data
0x0AA4	0xF02EC043  	MOVFF       _data_RX_FIFO+19, _LQI
;Receptor_term2.c,256 :: 		RSSI2 = data_RX_FIFO[1 + HEADER_LENGHT + DATA_LENGHT + 3];  // coping valid data
0x0AA8	0xF02DC044  	MOVFF       _data_RX_FIFO+20, _RSSI2
;Receptor_term2.c,258 :: 		temp = read_ZIGBEE_short(BBREG1);      // enable receiving packets off air.
0x0AAC	0x0E39      	MOVLW       57
0x0AAE	0x0100      	MOVLB       0
0x0AB0	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x0AB2	0xF000EC20  	CALL        _read_ZIGBEE_short, 0
;Receptor_term2.c,259 :: 		temp = temp & (!0x04);                 // mask for enable receiving
0x0AB6	0x0E00      	MOVLW       0
0x0AB8	0x1400      	ANDWF       R0, 0 
0x0ABA	0x0100      	MOVLB       0
0x0ABC	0x6F81      	MOVWF       FARG_write_ZIGBEE_short_data_r, 1
;Receptor_term2.c,260 :: 		write_ZIGBEE_short(BBREG1, temp);
0x0ABE	0x0E39      	MOVLW       57
0x0AC0	0x6F80      	MOVWF       FARG_write_ZIGBEE_short_address, 1
0x0AC2	0xF000EC33  	CALL        _write_ZIGBEE_short, 0
;Receptor_term2.c,261 :: 		}
0x0AC6	0x0012      	RETURN      0
; end of _read_RX_FIFO
_Lcd_Chr:
;__Lib_Lcd.c,65 :: 		
;__Lib_Lcd.c,66 :: 		
0x0AC8	0xD00F      	BRA         L_Lcd_Chr4
;__Lib_Lcd.c,67 :: 		
L_Lcd_Chr6:
0x0ACA	0x0E80      	MOVLW       128
0x0ACC	0x6E75      	MOVWF       FARG_Lcd_Chr_row 
0x0ACE	0xD019      	BRA         L_Lcd_Chr5
;__Lib_Lcd.c,68 :: 		
L_Lcd_Chr7:
0x0AD0	0x0EC0      	MOVLW       192
0x0AD2	0x6E75      	MOVWF       FARG_Lcd_Chr_row 
0x0AD4	0xD016      	BRA         L_Lcd_Chr5
;__Lib_Lcd.c,69 :: 		
L_Lcd_Chr8:
0x0AD6	0x0E94      	MOVLW       148
0x0AD8	0x6E75      	MOVWF       FARG_Lcd_Chr_row 
0x0ADA	0xD013      	BRA         L_Lcd_Chr5
;__Lib_Lcd.c,70 :: 		
L_Lcd_Chr9:
0x0ADC	0x0ED4      	MOVLW       212
0x0ADE	0x6E75      	MOVWF       FARG_Lcd_Chr_row 
0x0AE0	0xD010      	BRA         L_Lcd_Chr5
;__Lib_Lcd.c,71 :: 		
L_Lcd_Chr10:
0x0AE2	0x0E80      	MOVLW       128
0x0AE4	0x6E75      	MOVWF       FARG_Lcd_Chr_row 
;__Lib_Lcd.c,72 :: 		
0x0AE6	0xD00D      	BRA         L_Lcd_Chr5
L_Lcd_Chr4:
0x0AE8	0x5075      	MOVF        FARG_Lcd_Chr_row, 0 
0x0AEA	0x0A01      	XORLW       1
0x0AEC	0xE0EE      	BZ          L_Lcd_Chr6
0x0AEE	0x5075      	MOVF        FARG_Lcd_Chr_row, 0 
0x0AF0	0x0A02      	XORLW       2
0x0AF2	0xE0EE      	BZ          L_Lcd_Chr7
0x0AF4	0x5075      	MOVF        FARG_Lcd_Chr_row, 0 
0x0AF6	0x0A03      	XORLW       3
0x0AF8	0xE0EE      	BZ          L_Lcd_Chr8
0x0AFA	0x5075      	MOVF        FARG_Lcd_Chr_row, 0 
0x0AFC	0x0A04      	XORLW       4
0x0AFE	0xE0EE      	BZ          L_Lcd_Chr9
0x0B00	0xD7F0      	BRA         L_Lcd_Chr10
L_Lcd_Chr5:
;__Lib_Lcd.c,74 :: 		
0x0B02	0x0476      	DECF        FARG_Lcd_Chr_column, 0 
0x0B04	0x6E00      	MOVWF       R0 
0x0B06	0x5075      	MOVF        FARG_Lcd_Chr_row, 0 
0x0B08	0x2600      	ADDWF       R0, 1 
0x0B0A	0xF075C000  	MOVFF       R0, FARG_Lcd_Chr_row
;__Lib_Lcd.c,76 :: 		
0x0B0E	0x8065      	BSF         __Lib_Lcd_cmd_status, BitPos(__Lib_Lcd_cmd_status+0) 
;__Lib_Lcd.c,77 :: 		
0x0B10	0xF07EC000  	MOVFF       R0, FARG_Lcd_Cmd_out_char
0x0B14	0xDC02      	RCALL       _Lcd_Cmd
;__Lib_Lcd.c,79 :: 		
0x0B16	0x9065      	BCF         __Lib_Lcd_cmd_status, BitPos(__Lib_Lcd_cmd_status+0) 
;__Lib_Lcd.c,80 :: 		
0x0B18	0xF07EC077  	MOVFF       FARG_Lcd_Chr_out_char, FARG_Lcd_Cmd_out_char
0x0B1C	0xF001EC8D  	CALL        _Lcd_Cmd, 0
;__Lib_Lcd.c,81 :: 		
0x0B20	0x8065      	BSF         __Lib_Lcd_cmd_status, BitPos(__Lib_Lcd_cmd_status+0) 
;__Lib_Lcd.c,82 :: 		
0x0B22	0x0012      	RETURN      0
; end of _Lcd_Chr
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x0B24	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x0B26	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x0B2A	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x0B2C	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x0B2E	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x0B30	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
0x0B32	0x0012      	RETURN      0
; end of ___CC2DW
_main:
0x0B34	0xF006EC1C  	CALL        3128, 0
0x0B38	0x6A71      	CLRF        main_battery_L0 
0x0B3A	0x6A72      	CLRF        main_degrees_L0 
0x0B3C	0x6A73      	CLRF        main_dig3_L0 
0x0B3E	0x6A74      	CLRF        main_dig2_L0 
;Receptor_term2.c,814 :: 		void main() {
;Receptor_term2.c,818 :: 		Initialize();                      // Initialize MCU and Bee click board
0x0B40	0xDE77      	RCALL       _Initialize
;Receptor_term2.c,820 :: 		while(1){
L_main71:
;Receptor_term2.c,821 :: 		if(Debounce_INT() == 0 ){
0x0B42	0xDF05      	RCALL       _Debounce_INT
0x0B44	0x5000      	MOVF        R0, 0 
0x0B46	0x0A00      	XORLW       0
0x0B48	0xA4D8      	BTFSS       STATUS, 2 
0x0B4A	0xD068      	BRA         L_main73
;Receptor_term2.c,822 :: 		temp1 = read_ZIGBEE_short(INTSTAT); // Read and flush register INTSTAT
0x0B4C	0x0E31      	MOVLW       49
0x0B4E	0x0100      	MOVLB       0
0x0B50	0x6F80      	MOVWF       FARG_read_ZIGBEE_short_address, 1
0x0B52	0xF000EC20  	CALL        _read_ZIGBEE_short, 0
0x0B56	0xF02FC000  	MOVFF       R0, _temp1
;Receptor_term2.c,823 :: 		read_RX_FIFO();                     // Read receive data
0x0B5A	0xDF4F      	RCALL       _read_RX_FIFO
;Receptor_term2.c,825 :: 		dig2=DATA_RX[1];
0x0B5C	0xF074C046  	MOVFF       _DATA_RX+1, main_dig2_L0
;Receptor_term2.c,826 :: 		dig3=DATA_RX[2];
0x0B60	0xF073C047  	MOVFF       _DATA_RX+2, main_dig3_L0
;Receptor_term2.c,827 :: 		degrees=DATA_RX[3];
0x0B64	0xF072C048  	MOVFF       _DATA_RX+3, main_degrees_L0
;Receptor_term2.c,828 :: 		battery=DATA_RX[4];
0x0B68	0xF071C049  	MOVFF       _DATA_RX+4, main_battery_L0
;Receptor_term2.c,830 :: 		Lcd_Chr(1, 1, dig1);
0x0B6C	0x0E01      	MOVLW       1
0x0B6E	0x6E75      	MOVWF       FARG_Lcd_Chr_row 
0x0B70	0x0E01      	MOVLW       1
0x0B72	0x6E76      	MOVWF       FARG_Lcd_Chr_column 
0x0B74	0xF077C045  	MOVFF       _DATA_RX, FARG_Lcd_Chr_out_char
0x0B78	0xDFA7      	RCALL       _Lcd_Chr
;Receptor_term2.c,831 :: 		Lcd_Chr(1, 2, dig2);
0x0B7A	0x0E01      	MOVLW       1
0x0B7C	0x6E75      	MOVWF       FARG_Lcd_Chr_row 
0x0B7E	0x0E02      	MOVLW       2
0x0B80	0x6E76      	MOVWF       FARG_Lcd_Chr_column 
0x0B82	0xF077C074  	MOVFF       main_dig2_L0, FARG_Lcd_Chr_out_char
0x0B86	0xDFA0      	RCALL       _Lcd_Chr
;Receptor_term2.c,832 :: 		if ((dig3 == 'i')||(dig3 == 'o')){
0x0B88	0x5073      	MOVF        main_dig3_L0, 0 
0x0B8A	0x0A69      	XORLW       105
0x0B8C	0xE004      	BZ          L__main84
0x0B8E	0x5073      	MOVF        main_dig3_L0, 0 
0x0B90	0x0A6F      	XORLW       111
0x0B92	0xE001      	BZ          L__main84
0x0B94	0xD00F      	BRA         L_main76
L__main84:
;Receptor_term2.c,833 :: 		Lcd_Chr(1, 3, dig3);
0x0B96	0x0E01      	MOVLW       1
0x0B98	0x6E75      	MOVWF       FARG_Lcd_Chr_row 
0x0B9A	0x0E03      	MOVLW       3
0x0B9C	0x6E76      	MOVWF       FARG_Lcd_Chr_column 
0x0B9E	0xF077C073  	MOVFF       main_dig3_L0, FARG_Lcd_Chr_out_char
0x0BA2	0xDF92      	RCALL       _Lcd_Chr
;Receptor_term2.c,834 :: 		Lcd_Chr(1, 4, ' ');
0x0BA4	0x0E01      	MOVLW       1
0x0BA6	0x6E75      	MOVWF       FARG_Lcd_Chr_row 
0x0BA8	0x0E04      	MOVLW       4
0x0BAA	0x6E76      	MOVWF       FARG_Lcd_Chr_column 
0x0BAC	0x0E20      	MOVLW       32
0x0BAE	0x6E77      	MOVWF       FARG_Lcd_Chr_out_char 
0x0BB0	0xDF8B      	RCALL       _Lcd_Chr
;Receptor_term2.c,835 :: 		}else{
0x0BB2	0xD00E      	BRA         L_main77
L_main76:
;Receptor_term2.c,836 :: 		Lcd_Chr(1, 3, '.');
0x0BB4	0x0E01      	MOVLW       1
0x0BB6	0x6E75      	MOVWF       FARG_Lcd_Chr_row 
0x0BB8	0x0E03      	MOVLW       3
0x0BBA	0x6E76      	MOVWF       FARG_Lcd_Chr_column 
0x0BBC	0x0E2E      	MOVLW       46
0x0BBE	0x6E77      	MOVWF       FARG_Lcd_Chr_out_char 
0x0BC0	0xDF83      	RCALL       _Lcd_Chr
;Receptor_term2.c,837 :: 		Lcd_Chr(1, 4, dig3);
0x0BC2	0x0E01      	MOVLW       1
0x0BC4	0x6E75      	MOVWF       FARG_Lcd_Chr_row 
0x0BC6	0x0E04      	MOVLW       4
0x0BC8	0x6E76      	MOVWF       FARG_Lcd_Chr_column 
0x0BCA	0xF077C073  	MOVFF       main_dig3_L0, FARG_Lcd_Chr_out_char
0x0BCE	0xDF7C      	RCALL       _Lcd_Chr
;Receptor_term2.c,838 :: 		}
L_main77:
;Receptor_term2.c,840 :: 		if (battery == 'b'){
0x0BD0	0x5071      	MOVF        main_battery_L0, 0 
0x0BD2	0x0A62      	XORLW       98
0x0BD4	0xE109      	BNZ         L_main78
;Receptor_term2.c,841 :: 		Lcd_Out(2, 0, "           ");
0x0BD6	0x0E02      	MOVLW       2
0x0BD8	0x6E75      	MOVWF       FARG_Lcd_Out_row 
0x0BDA	0x6A76      	CLRF        FARG_Lcd_Out_column 
0x0BDC	0x0E21      	MOVLW       ?lstr1_Receptor_term2
0x0BDE	0x6E77      	MOVWF       FARG_Lcd_Out_text 
0x0BE0	0x0E00      	MOVLW       hi_addr(?lstr1_Receptor_term2)
0x0BE2	0x6E78      	MOVWF       FARG_Lcd_Out_text+1 
0x0BE4	0xDECD      	RCALL       _Lcd_Out
;Receptor_term2.c,842 :: 		}
0x0BE6	0xD008      	BRA         L_main79
L_main78:
;Receptor_term2.c,844 :: 		Lcd_Out(2, 0, "low battery");
0x0BE8	0x0E02      	MOVLW       2
0x0BEA	0x6E75      	MOVWF       FARG_Lcd_Out_row 
0x0BEC	0x6A76      	CLRF        FARG_Lcd_Out_column 
0x0BEE	0x0E15      	MOVLW       ?lstr2_Receptor_term2
0x0BF0	0x6E77      	MOVWF       FARG_Lcd_Out_text 
0x0BF2	0x0E00      	MOVLW       hi_addr(?lstr2_Receptor_term2)
0x0BF4	0x6E78      	MOVWF       FARG_Lcd_Out_text+1 
0x0BF6	0xDEC4      	RCALL       _Lcd_Out
;Receptor_term2.c,845 :: 		}
L_main79:
;Receptor_term2.c,847 :: 		if (degrees == 'C'){
0x0BF8	0x5072      	MOVF        main_degrees_L0, 0 
0x0BFA	0x0A43      	XORLW       67
0x0BFC	0xE108      	BNZ         L_main80
;Receptor_term2.c,848 :: 		Lcd_Chr(1, 5, 'C');
0x0BFE	0x0E01      	MOVLW       1
0x0C00	0x6E75      	MOVWF       FARG_Lcd_Chr_row 
0x0C02	0x0E05      	MOVLW       5
0x0C04	0x6E76      	MOVWF       FARG_Lcd_Chr_column 
0x0C06	0x0E43      	MOVLW       67
0x0C08	0x6E77      	MOVWF       FARG_Lcd_Chr_out_char 
0x0C0A	0xDF5E      	RCALL       _Lcd_Chr
;Receptor_term2.c,849 :: 		}
0x0C0C	0xD007      	BRA         L_main81
L_main80:
;Receptor_term2.c,851 :: 		Lcd_Chr(1, 5, ' ');
0x0C0E	0x0E01      	MOVLW       1
0x0C10	0x6E75      	MOVWF       FARG_Lcd_Chr_row 
0x0C12	0x0E05      	MOVLW       5
0x0C14	0x6E76      	MOVWF       FARG_Lcd_Chr_column 
0x0C16	0x0E20      	MOVLW       32
0x0C18	0x6E77      	MOVWF       FARG_Lcd_Chr_out_char 
0x0C1A	0xDF56      	RCALL       _Lcd_Chr
;Receptor_term2.c,852 :: 		}
L_main81:
;Receptor_term2.c,853 :: 		}
L_main73:
;Receptor_term2.c,854 :: 		}
0x0C1C	0xD792      	BRA         L_main71
;Receptor_term2.c,856 :: 		}
0x0C1E	0xD7FF      	BRA         $+0
; end of _main
0x0C38	0xF015EE10  	LFSR        1, 21
0x0C3C	0x0E18      	MOVLW       24
0x0C3E	0x6E00      	MOVWF       R0 
0x0C40	0x0E01      	MOVLW       1
0x0C42	0x6E01      	MOVWF       R1 
0x0C44	0x0E20      	MOVLW       32
0x0C46	0x6EF6      	MOVWF       TBLPTR 
0x0C48	0x0E0C      	MOVLW       12
0x0C4A	0x6EF7      	MOVWF       TBLPTRH 
0x0C4C	0x0E00      	MOVLW       0
0x0C4E	0x6EF8      	MOVWF       TBLPTRU 
0x0C50	0xF005EC92  	CALL        2852, 0
0x0C54	0x0012      	RETURN      0
;Receptor_term2.c,0 :: ?ICS?lstr2_Receptor_term2
0x0C20	0x6F6C ;?ICS?lstr2_Receptor_term2+0
0x0C22	0x2077 ;?ICS?lstr2_Receptor_term2+2
0x0C24	0x6162 ;?ICS?lstr2_Receptor_term2+4
0x0C26	0x7474 ;?ICS?lstr2_Receptor_term2+6
0x0C28	0x7265 ;?ICS?lstr2_Receptor_term2+8
0x0C2A	0x0079 ;?ICS?lstr2_Receptor_term2+10
; end of ?ICS?lstr2_Receptor_term2
;Receptor_term2.c,0 :: ?ICS?lstr1_Receptor_term2
0x0C2C	0x2020 ;?ICS?lstr1_Receptor_term2+0
0x0C2E	0x2020 ;?ICS?lstr1_Receptor_term2+2
0x0C30	0x2020 ;?ICS?lstr1_Receptor_term2+4
0x0C32	0x2020 ;?ICS?lstr1_Receptor_term2+6
0x0C34	0x2020 ;?ICS?lstr1_Receptor_term2+8
0x0C36	0x0020 ;?ICS?lstr1_Receptor_term2+10
; end of ?ICS?lstr1_Receptor_term2
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [18]    _SPI1_Write
0x002E      [18]    _SPI1_Read
0x0040      [38]    _read_ZIGBEE_short
0x0066      [36]    _write_ZIGBEE_short
0x008A      [88]    _write_ZIGBEE_long
0x00E2      [18]    _enable_PLL
0x00F4      [76]    _RF_reset
0x0140      [22]    _Delay_5500us
0x0156       [6]    _Delay_1us
0x015C      [10]    _Delay_50us
0x0166     [436]    _set_channel
0x031A     [124]    _Lcd_Cmd
0x0396      [12]    _enable_interrupt
0x03A2     [108]    _init_ZIGBEE_basic
0x040E     [178]    _set_CCA_mode
0x04C0      [54]    _set_RSSI_mode
0x04F6      [76]    _set_TX_power
0x0542      [54]    _nonbeacon_PAN_coordinator_device
0x0578      [12]    _Lcd_Chr_CP
0x0584      [88]    _read_ZIGBEE_long
0x05DC      [14]    _software_reset
0x05EA      [48]    _set_wake_from_pin
0x061A      [46]    _set_short_address
0x0648      [54]    _set_long_address
0x067E      [26]    _init_ZIGBEE_nonbeacon
0x0698      [24]    _pin_wake
0x06B0      [86]    _set_reception_mode
0x0706     [130]    _set_frame_format_filter
0x0788      [46]    _pin_reset
0x07B6      [46]    _set_PAN_ID
0x07E4      [76]    _SPI1_Init_Advanced
0x0830     [286]    _Initialize
0x094E      [50]    _Debounce_INT
0x0980     [122]    _Lcd_Out
0x09FA     [206]    _read_RX_FIFO
0x0AC8      [92]    _Lcd_Chr
0x0B24      [16]    ___CC2DW
0x0B34     [236]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATScl_temp_scl_L0
0x0000       [1]    EEPROM_Write_SaveINTCON_L0
0x0000       [1]    SPI1_Write_tmp_L0
0x0000       [1]    R0
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATSda_temp_sda_L0
0x0000       [1]    FLASH_Erase_64_SaveINTCON_L0
0x0001       [1]    ispunct_rslt_L0
0x0001       [2]    FLASH_Read_N_Bytes_i_L0
0x0001       [1]    I2C1_Rd_tmp_L0
0x0001       [1]    __Lib_PS2_Wait_Falling_nsample_L0
0x0001       [1]    FLASH_Write_32_i_L0
0x0001       [1]    FLASH_Erase_Write_64_i_L0
0x0001       [1]    R1
0x0002       [2]    memcpy_dd_L0
0x0002       [2]    strlen_cp_L0
0x0002       [1]    R2
0x0002       [1]    FLASH_Write_32_SaveINTCON_L0
0x0002       [2]    memset_pp_L0
0x0002       [2]    memchr_s_L0
0x0002       [1]    FLASH_Erase_Write_64_j_L0
0x0003       [1]    R3
0x0003       [1]    FLASH_Erase_Write_64_SaveINTCON_L0
0x0003       [2]    memmove_tt_L0
0x0004       [1]    R4
0x0004       [2]    strcpy_cp_L0
0x0004       [2]    strcat_cp_L0
0x0004       [2]    strncat_cp_L0
0x0004       [2]    memcpy_ss_L0
0x0004       [2]    strncpy_cp_L0
0x0004       [2]    frexp_pom_L0
0x0005       [2]    memmove_ff_L0
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015      [12]    ?lstr2_Receptor_term2
0x0015       [1]    ___Low_saveWREG
0x0016       [1]    ___Low_saveSTATUS
0x0017       [1]    ___Low_saveBSR
0x0021      [12]    ?lstr1_Receptor_term2
0x002D       [1]    _RSSI2
0x002E       [1]    _LQI
0x002F       [1]    _temp1
0x0030      [21]    _data_RX_FIFO
0x0045       [5]    _DATA_RX
0x004A       [1]    _lost_data
0x004B       [2]    _address_RX_FIFO
0x004D       [8]    _ADDRESS_long_2
0x0055       [8]    _ADDRESS_long_1
0x005D       [4]    _SPI_Wr_Ptr
0x0061       [4]    _SPI_Rd_Ptr
0x0065       [0]    __Lib_Lcd_cmd_status
0x0066       [2]    _ADDRESS_short_1
0x0068       [2]    _address_TX_normal_FIFO
0x006A       [1]    _SEQ_NUMBER
0x006B       [2]    _PAN_ID_2
0x006D       [2]    _PAN_ID_1
0x006F       [2]    _ADDRESS_short_2
0x0071       [1]    main_battery_L0
0x0072       [1]    main_degrees_L0
0x0073       [1]    main_dig3_L0
0x0074       [1]    main_dig2_L0
0x0075       [1]    Debounce_INT_intn_d_L0
0x0075       [1]    FARG_Lcd_Chr_row
0x0075       [1]    FARG_Lcd_Out_row
0x0075       [2]    read_RX_FIFO_i_L0
0x0075       [1]    Initialize_i_L0
0x0076       [1]    FARG_Lcd_Chr_column
0x0076       [1]    FARG_Lcd_Out_column
0x0076       [1]    Debounce_INT_j_L0
0x0077       [1]    Debounce_INT_i_L0
0x0077       [2]    FLOC__read_RX_FIFO
0x0077       [2]    FARG_Lcd_Out_text
0x0077       [1]    FARG_Lcd_Chr_out_char
0x0079       [1]    Lcd_Out_i_L0
0x007A       [1]    FARG_set_frame_format_filter_fff_mode
0x007A       [1]    FARG_SPI1_Init_Advanced_master
0x007A       [2]    FARG_set_long_address_address
0x007A       [1]    FARG_Lcd_Chr_CP_out_char
0x007A       [2]    FARG_set_short_address_address
0x007A       [2]    FARG_set_PAN_ID_address
0x007A       [1]    FARG_set_TX_power_power
0x007A       [2]    FARG_read_ZIGBEE_long_address
0x007A       [1]    FARG_set_reception_mode_r_mode
0x007B       [1]    FARG_SPI1_Init_Advanced_data_sample
0x007C       [1]    read_ZIGBEE_long_address_low_L0
0x007C       [1]    set_long_address_i_L0
0x007C       [1]    FARG_SPI1_Init_Advanced_clock_idle
0x007D       [1]    FARG_SPI1_Init_Advanced_transmit_edge
0x007D       [1]    read_ZIGBEE_long_dummy_data_r_L0
0x007E       [1]    FARG_Lcd_Cmd_out_char
0x007E       [1]    FARG_set_RSSI_mode_RSSI_mode
0x007E       [1]    FARG_set_CCA_mode_CCA_mode
0x007E       [1]    FARG_set_channel_channel_number
0x007F       [1]    RF_reset_temp_L0
0x0080       [1]    FARG_write_ZIGBEE_short_address
0x0080       [2]    FARG_write_ZIGBEE_long_address
0x0080       [1]    FARG_read_ZIGBEE_short_address
0x0081       [1]    FARG_write_ZIGBEE_short_data_r
0x0081       [1]    read_ZIGBEE_short_dummy_data_r_L0
0x0082       [1]    FARG_write_ZIGBEE_long_data_r
0x0083       [1]    write_ZIGBEE_long_address_low_L0
0x0084       [1]    FARG_SPI1_Write_data_
0x0084       [1]    FARG_SPI1_Read_buffer
0x0F80       [0]    OSC1_bit
0x0F80       [1]    PORTA
0x0F80       [0]    CVREF_bit
0x0F80       [0]    LVDIN_bit
0x0F80       [0]    VREFP_bit
0x0F80       [0]    CLKI_bit
0x0F80       [0]    VREFN_bit
0x0F80       [0]    NOT_SS_bit
0x0F80       [0]    RA7_bit
0x0F80       [0]    RA0_bit
0x0F80       [0]    RA6_bit
0x0F80       [0]    AN2_bit
0x0F80       [0]    AN4_bit
0x0F80       [0]    T0CKI_bit
0x0F80       [0]    RA4_bit
0x0F80       [0]    RA2_bit
0x0F80       [0]    RA3_bit
0x0F80       [0]    RA5_bit
0x0F80       [0]    RA1_bit
0x0F80       [0]    AN3_bit
0x0F80       [0]    OSC2_bit
0x0F80       [0]    AN1_bit
0x0F80       [0]    SS_bit
0x0F80       [0]    CLKO_bit
0x0F80       [0]    AN0_bit
0x0F81       [0]    AN11_bit
0x0F81       [0]    INT0_bit
0x0F81       [0]    RB7_bit
0x0F81       [0]    AN9_bit
0x0F81       [0]    INT1_bit
0x0F81       [0]    RB0_bit
0x0F81       [0]    PGM_bit
0x0F81       [1]    PORTB
0x0F81       [0]    PGC_bit
0x0F81       [0]    PGD_bit
0x0F81       [0]    RB6_bit
0x0F81       [0]    AN12_bit
0x0F81       [0]    AN8_bit
0x0F81       [0]    KBI3_bit
0x0F81       [0]    RB3_bit
0x0F81       [0]    RB1_bit
0x0F81       [0]    RB2_bit
0x0F81       [0]    AN10_bit
0x0F81       [0]    KBI2_bit
0x0F81       [0]    CCP2_PORTB_bit
0x0F81       [0]    RB5_bit
0x0F81       [0]    INT2_bit
0x0F81       [0]    KBI0_bit
0x0F81       [0]    KBI1_bit
0x0F81       [0]    RB4_bit
0x0F82       [0]    INT
0x0F82       [0]    T13CKI_bit
0x0F82       [0]    RC1_bit
0x0F82       [0]    RC3_bit
0x0F82       [0]    RC2_bit
0x0F82       [0]    TX_bit
0x0F82       [0]    SDO_bit
0x0F82       [0]    RX__bit
0x0F82       [0]    RC0_bit
0x0F82       [0]    CCP2_PORTC_bit
0x0F82       [0]    RC7_bit
0x0F82       [0]    RC6_bit
0x0F82       [0]    T1CKI_bit
0x0F82       [0]    CK_bit
0x0F82       [0]    SCL_bit
0x0F82       [0]    RC4_bit
0x0F82       [0]    SDA_bit
0x0F82       [0]    RC5_bit
0x0F82       [0]    CCP1_bit
0x0F82       [0]    SCK_bit
0x0F82       [0]    T1OSO_bit
0x0F82       [0]    T1OSI_bit
0x0F82       [0]    SDI_bit
0x0F82       [1]    PORTC
0x0F83       [0]    PSP6_bit
0x0F83       [0]    PSP7_bit
0x0F83       [0]    P1B_bit
0x0F83       [0]    P1C_bit
0x0F83       [0]    P1D_bit
0x0F83       [0]    PSP5_bit
0x0F83       [0]    PSP1_bit
0x0F83       [0]    PSP0_bit
0x0F83       [0]    LCD_D5
0x0F83       [0]    PSP4_bit
0x0F83       [0]    PSP3_bit
0x0F83       [0]    PSP2_bit
0x0F83       [0]    RD7_bit
0x0F83       [0]    RD3_bit
0x0F83       [0]    RD2_bit
0x0F83       [0]    RD5_bit
0x0F83       [0]    RD6_bit
0x0F83       [0]    RD4_bit
0x0F83       [0]    LCD_D6
0x0F83       [0]    LCD_D4
0x0F83       [1]    PORTD
0x0F83       [0]    RD0_bit
0x0F83       [0]    LCD_D7
0x0F83       [0]    RD1_bit
0x0F84       [1]    PORTE
0x0F84       [0]    LCD_RS
0x0F84       [0]    RE1_bit
0x0F84       [0]    AN5_bit
0x0F84       [0]    RE0_bit
0x0F84       [0]    LCD_EN
0x0F84       [0]    AN7_bit
0x0F84       [0]    RE3_bit
0x0F84       [0]    AN6_bit
0x0F84       [0]    RE2_bit
0x0F84       [0]    RD_bit
0x0F84       [0]    MCLR_bit
0x0F84       [0]    CS_bit
0x0F84       [0]    WR_bit
0x0F84       [0]    NOT_RD_bit
0x0F84       [0]    VPP_bit
0x0F84       [0]    NOT_MCLR_bit
0x0F84       [0]    NOT_WR_bit
0x0F84       [0]    NOT_CS_bit
0x0F89       [0]    LATA2_bit
0x0F89       [0]    LATA3_bit
0x0F89       [0]    LATA6_bit
0x0F89       [0]    LATA7_bit
0x0F89       [0]    LATA4_bit
0x0F89       [0]    LATA5_bit
0x0F89       [1]    LATA
0x0F89       [0]    LATA0_bit
0x0F89       [0]    LATA1_bit
0x0F8A       [0]    LATB6_bit
0x0F8A       [0]    LATB7_bit
0x0F8A       [1]    LATB
0x0F8A       [0]    LATB5_bit
0x0F8A       [0]    LATB1_bit
0x0F8A       [0]    LATB0_bit
0x0F8A       [0]    LATB2_bit
0x0F8A       [0]    LATB4_bit
0x0F8A       [0]    LATB3_bit
0x0F8B       [0]    RST
0x0F8B       [0]    LATC7_bit
0x0F8B       [1]    LATC
0x0F8B       [0]    WAKE
0x0F8B       [0]    LATC1_bit
0x0F8B       [0]    LATC2_bit
0x0F8B       [0]    CS2
0x0F8B       [0]    LATC0_bit
0x0F8B       [0]    LATC5_bit
0x0F8B       [0]    LATC6_bit
0x0F8B       [0]    LATC3_bit
0x0F8B       [0]    LATC4_bit
0x0F8C       [0]    LATD6_bit
0x0F8C       [0]    LATD7_bit
0x0F8C       [1]    LATD
0x0F8C       [0]    LATD3_bit
0x0F8C       [0]    LATD2_bit
0x0F8C       [0]    LATD0_bit
0x0F8C       [0]    LATD1_bit
0x0F8C       [0]    LATD4_bit
0x0F8C       [0]    LATD5_bit
0x0F8D       [0]    LATE1_bit
0x0F8D       [0]    LATE2_bit
0x0F8D       [0]    LATE0_bit
0x0F8D       [1]    LATE
0x0F92       [0]    TRISA2_bit
0x0F92       [0]    TRISA3_bit
0x0F92       [0]    TRISA0_bit
0x0F92       [0]    TRISA1_bit
0x0F92       [0]    TRISA4_bit
0x0F92       [0]    TRISA7_bit
0x0F92       [1]    TRISA
0x0F92       [0]    TRISA5_bit
0x0F92       [0]    TRISA6_bit
0x0F93       [0]    TRISB2_bit
0x0F93       [0]    TRISB0_bit
0x0F93       [0]    TRISB6_bit
0x0F93       [0]    TRISB5_bit
0x0F93       [0]    TRISB3_bit
0x0F93       [0]    TRISB4_bit
0x0F93       [0]    TRISB7_bit
0x0F93       [1]    TRISB
0x0F93       [0]    TRISB1_bit
0x0F94       [0]    CS2_Direction
0x0F94       [0]    INT_Direction
0x0F94       [0]    TRISC3_bit
0x0F94       [0]    RST_Direction
0x0F94       [0]    TRISC4_bit
0x0F94       [0]    TRISC5_bit
0x0F94       [0]    TRISC7_bit
0x0F94       [0]    TRISC1_bit
0x0F94       [1]    TRISC
0x0F94       [0]    WAKE_Direction
0x0F94       [0]    TRISC0_bit
0x0F94       [0]    TRISC2_bit
0x0F94       [0]    TRISC6_bit
0x0F95       [0]    TRISD0_bit
0x0F95       [0]    TRISD6_bit
0x0F95       [0]    LCD_D4_Direction
0x0F95       [0]    TRISD4_bit
0x0F95       [0]    TRISD3_bit
0x0F95       [0]    TRISD5_bit
0x0F95       [1]    TRISD
0x0F95       [0]    TRISD7_bit
0x0F95       [0]    TRISD1_bit
0x0F95       [0]    LCD_D6_Direction
0x0F95       [0]    LCD_D5_Direction
0x0F95       [0]    LCD_D7_Direction
0x0F95       [0]    TRISD2_bit
0x0F96       [0]    OBF_bit
0x0F96       [0]    IBF_bit
0x0F96       [0]    TRISE0_bit
0x0F96       [0]    TRISE1_bit
0x0F96       [0]    OBF_TRISE_bit
0x0F96       [0]    IBOV_TRISE_bit
0x0F96       [0]    LCD_RS_Direction
0x0F96       [1]    TRISE
0x0F96       [0]    IBF_TRISE_bit
0x0F96       [0]    LCD_EN_Direction
0x0F96       [0]    PSPMODE_bit
0x0F96       [0]    IBOV_bit
0x0F96       [0]    TRISE2_bit
0x0F96       [0]    PSPMODE_TRISE_bit
0x0F9B       [0]    PLLEN_bit
0x0F9B       [0]    INTSRC_bit
0x0F9B       [1]    OSCTUNE
0x0F9B       [0]    TUN1_bit
0x0F9B       [0]    TUN3_bit
0x0F9B       [0]    TUN0_bit
0x0F9B       [0]    TUN4_bit
0x0F9B       [0]    TUN2_bit
0x0F9D       [0]    RCIE_bit
0x0F9D       [0]    TXIE_bit
0x0F9D       [0]    PSPIE_bit
0x0F9D       [0]    ADIE_bit
0x0F9D       [0]    TMR2IE_bit
0x0F9D       [0]    TMR1IE_bit
0x0F9D       [1]    PIE1
0x0F9D       [0]    SSPIE_bit
0x0F9D       [0]    CCP1IE_bit
0x0F9E       [0]    SSPIF_bit
0x0F9E       [1]    PIR1
0x0F9E       [0]    TXIF_bit
0x0F9E       [0]    TMR1IF_bit
0x0F9E       [0]    TMR2IF_bit
0x0F9E       [0]    CCP1IF_bit
0x0F9E       [0]    ADIF_bit
0x0F9E       [0]    RCIF_bit
0x0F9E       [0]    PSPIF_bit
0x0F9F       [0]    TMR1IP_bit
0x0F9F       [0]    CCP1IP_bit
0x0F9F       [0]    TMR2IP_bit
0x0F9F       [0]    SSPIP_bit
0x0F9F       [0]    TXIP_bit
0x0F9F       [0]    PSPIP_bit
0x0F9F       [1]    IPR1
0x0F9F       [0]    ADIP_bit
0x0F9F       [0]    RCIP_bit
0x0FA0       [0]    OSCFIE_bit
0x0FA0       [0]    LVDIE_bit
0x0FA0       [0]    CMIE_bit
0x0FA0       [0]    EEIE_bit
0x0FA0       [0]    BCLIE_bit
0x0FA0       [0]    HLVDIE_bit
0x0FA0       [0]    CCP2IE_bit
0x0FA0       [1]    PIE2
0x0FA0       [0]    TMR3IE_bit
0x0FA1       [0]    OSCFIF_bit
0x0FA1       [0]    CMIF_bit
0x0FA1       [1]    PIR2
0x0FA1       [0]    LVDIF_bit
0x0FA1       [0]    EEIF_bit
0x0FA1       [0]    TMR3IF_bit
0x0FA1       [0]    CCP2IF_bit
0x0FA1       [0]    BCLIF_bit
0x0FA1       [0]    HLVDIF_bit
0x0FA2       [0]    BCLIP_bit
0x0FA2       [1]    IPR2
0x0FA2       [0]    LVDIP_bit
0x0FA2       [0]    HLVDIP_bit
0x0FA2       [0]    OSCFIP_bit
0x0FA2       [0]    CCP2IP_bit
0x0FA2       [0]    TMR3IP_bit
0x0FA2       [0]    EEIP_bit
0x0FA2       [0]    CMIP_bit
0x0FA6       [0]    WRERR_bit
0x0FA6       [0]    CFGS_bit
0x0FA6       [0]    WREN_bit
0x0FA6       [0]    FREE_bit
0x0FA6       [0]    WR_EECON1_bit
0x0FA6       [0]    RD_EECON1_bit
0x0FA6       [0]    EEPGD_bit
0x0FA6       [1]    EECON1
0x0FA7       [1]    EECON2
0x0FA8       [1]    EEDATA
0x0FA9       [1]    EEADR
0x0FAB       [0]    CREN_bit
0x0FAB       [0]    SREN_bit
0x0FAB       [0]    RX9_bit
0x0FAB       [1]    RCSTA
0x0FAB       [0]    ADDEN_bit
0x0FAB       [0]    SPEN_bit
0x0FAB       [0]    FERR_bit
0x0FAB       [0]    ADEN_bit
0x0FAB       [0]    OERR_bit
0x0FAB       [0]    RX9D_bit
0x0FAC       [0]    TX9_bit
0x0FAC       [0]    SENDB_bit
0x0FAC       [0]    TX9D_bit
0x0FAC       [0]    BRGH_bit
0x0FAC       [0]    CSRC_bit
0x0FAC       [0]    TRMT_bit
0x0FAC       [0]    SYNC_bit
0x0FAC       [1]    TXSTA
0x0FAC       [0]    TXEN_bit
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB1       [0]    T3CCP2_bit
0x0FB1       [0]    TMR3ON_bit
0x0FB1       [0]    T3SYNC_bit
0x0FB1       [0]    NOT_T3SYNC_bit
0x0FB1       [0]    T3CKPS0_bit
0x0FB1       [1]    T3CON
0x0FB1       [0]    T3CKPS1_bit
0x0FB1       [0]    RD16_bit
0x0FB1       [0]    TMR3CS_bit
0x0FB1       [0]    T3CCP1_bit
0x0FB2       [1]    TMR3L
0x0FB3       [1]    TMR3H
0x0FB4       [0]    C1OUT_bit
0x0FB4       [0]    C2OUT_bit
0x0FB4       [0]    CM2_bit
0x0FB4       [0]    CM0_bit
0x0FB4       [0]    CM1_bit
0x0FB4       [0]    C1INV_bit
0x0FB4       [1]    CMCON
0x0FB4       [0]    C2INV_bit
0x0FB4       [0]    CIS_bit
0x0FB5       [1]    CVRCON
0x0FB5       [0]    CVR2_bit
0x0FB5       [0]    CVREN_bit
0x0FB5       [0]    CVR0_bit
0x0FB5       [0]    CVR1_bit
0x0FB5       [0]    CVRSS_bit
0x0FB5       [0]    CVRR_bit
0x0FB5       [0]    CVR3_bit
0x0FB5       [0]    CVROE_bit
0x0FB6       [0]    ECCPASE_bit
0x0FB6       [0]    ECCPAS2_bit
0x0FB6       [0]    ECCPAS1_bit
0x0FB6       [1]    ECCP1AS
0x0FB6       [0]    PSSBD1_bit
0x0FB6       [0]    PSSBD0_bit
0x0FB6       [0]    PSSAC0_bit
0x0FB6       [0]    ECCPAS0_bit
0x0FB6       [0]    PSSAC1_bit
0x0FB7       [1]    PWM1CON
0x0FB7       [0]    PDC5_bit
0x0FB7       [0]    PDC4_bit
0x0FB7       [0]    PRSEN_bit
0x0FB7       [0]    PDC6_bit
0x0FB7       [0]    PDC1_bit
0x0FB7       [0]    PDC0_bit
0x0FB7       [0]    PDC3_bit
0x0FB7       [0]    PDC2_bit
0x0FB8       [0]    RXDTP_bit
0x0FB8       [0]    TXCKP_bit
0x0FB8       [0]    RCMT_bit
0x0FB8       [1]    BAUDCTL
0x0FB8       [1]    BAUDCON
0x0FB8       [0]    ABDOVF_bit
0x0FB8       [0]    ABDEN_bit
0x0FB8       [0]    WUE_bit
0x0FB8       [0]    BRG16_bit
0x0FB8       [0]    RCIDL_bit
0x0FB8       [0]    SCKP_bit
0x0FBA       [0]    CCP2Y_bit
0x0FBA       [0]    CCP2X_bit
0x0FBA       [1]    CCP2CON
0x0FBA       [0]    DC2B1_bit
0x0FBA       [0]    CCP2M1_bit
0x0FBA       [0]    CCP2M2_bit
0x0FBA       [0]    CCP2M0_bit
0x0FBA       [0]    DC2B0_bit
0x0FBA       [0]    CCP2M3_bit
0x0FBB       [1]    CCPR2
0x0FBB       [1]    CCPR2L
0x0FBC       [1]    CCPR2H
0x0FBD       [0]    CCP1X_bit
0x0FBD       [1]    CCP1CON
0x0FBD       [0]    CCP1Y_bit
0x0FBD       [0]    DC1B0_bit
0x0FBD       [0]    DC1B1_bit
0x0FBD       [0]    P1M0_bit
0x0FBD       [0]    CCP1M3_bit
0x0FBD       [0]    CCP1M0_bit
0x0FBD       [0]    CCP1M1_bit
0x0FBD       [0]    CCP1M2_bit
0x0FBD       [0]    P1M1_bit
0x0FBE       [1]    CCPR1
0x0FBE       [1]    CCPR1L
0x0FBF       [1]    CCPR1H
0x0FC0       [0]    ADCS0_bit
0x0FC0       [1]    ADCON2
0x0FC0       [0]    ACQT1_bit
0x0FC0       [0]    ACQT2_bit
0x0FC0       [0]    ADFM_bit
0x0FC0       [0]    ADCS1_bit
0x0FC0       [0]    ADCS2_bit
0x0FC0       [0]    ACQT0_bit
0x0FC1       [1]    ADCON1
0x0FC1       [0]    PCFG2_bit
0x0FC1       [0]    PCFG1_bit
0x0FC1       [0]    PCFG0_bit
0x0FC1       [0]    VCFG1_bit
0x0FC1       [0]    VCFG0_bit
0x0FC1       [0]    PCFG3_bit
0x0FC2       [0]    ADON_bit
0x0FC2       [0]    GO_bit
0x0FC2       [0]    NOT_DONE_bit
0x0FC2       [0]    DONE_bit
0x0FC2       [0]    CHS0_bit
0x0FC2       [0]    CHS3_bit
0x0FC2       [0]    CHS2_bit
0x0FC2       [0]    CHS1_bit
0x0FC2       [1]    ADCON0
0x0FC2       [0]    GO_DONE_bit
0x0FC3       [1]    ADRESL
0x0FC3       [1]    ADRES
0x0FC4       [1]    ADRESH
0x0FC5       [0]    RCEN_bit
0x0FC5       [0]    ACKEN_bit
0x0FC5       [0]    ACKDT_bit
0x0FC5       [0]    PEN_bit
0x0FC5       [0]    RSEN_bit
0x0FC5       [0]    SEN_bit
0x0FC5       [1]    SSPCON2
0x0FC5       [0]    ACKSTAT_bit
0x0FC5       [0]    GCEN_bit
0x0FC6       [0]    SSPM3_bit
0x0FC6       [0]    CKP_bit
0x0FC6       [0]    SSPM2_bit
0x0FC6       [0]    SSPM0_bit
0x0FC6       [0]    SSPM1_bit
0x0FC6       [0]    WCOL_bit
0x0FC6       [1]    SSPCON1
0x0FC6       [0]    SSPEN_bit
0x0FC6       [0]    SSPOV_bit
0x0FC7       [1]    SSPSTAT
0x0FC7       [0]    CKE_bit
0x0FC7       [0]    NOT_WRITE_bit
0x0FC7       [0]    SMP_bit
0x0FC7       [0]    D_A_bit
0x0FC7       [0]    BF_bit
0x0FC7       [0]    UA_bit
0x0FC7       [0]    R_bit
0x0FC7       [0]    D_bit
0x0FC7       [0]    P_bit
0x0FC7       [0]    S_bit
0x0FC7       [0]    R_W_bit
0x0FC7       [0]    NOT_ADDRESS_bit
0x0FC7       [0]    NOT_W_bit
0x0FC7       [0]    NOT_A_bit
0x0FC8       [1]    SSPADD
0x0FC9       [1]    SSPBUF
0x0FCA       [0]    T2OUTPS1_bit
0x0FCA       [0]    T2CKPS0_bit
0x0FCA       [0]    T2CKPS1_bit
0x0FCA       [0]    TMR2ON_bit
0x0FCA       [0]    T2OUTPS0_bit
0x0FCA       [0]    T2OUTPS2_bit
0x0FCA       [1]    T2CON
0x0FCA       [0]    T2OUTPS3_bit
0x0FCB       [1]    PR2
0x0FCC       [1]    TMR2
0x0FCD       [1]    T1CON
0x0FCD       [0]    T1SYNC_bit
0x0FCD       [0]    T1OSCEN_bit
0x0FCD       [0]    TMR1ON_bit
0x0FCD       [0]    TMR1CS_bit
0x0FCD       [0]    T1CKPS0_bit
0x0FCD       [0]    RD16_T1CON_bit
0x0FCD       [0]    NOT_T1SYNC_bit
0x0FCD       [0]    T1CKPS1_bit
0x0FCD       [0]    T1RUN_bit
0x0FCE       [1]    TMR1L
0x0FCF       [1]    TMR1H
0x0FD0       [0]    IPEN_bit
0x0FD0       [0]    SBOREN_bit
0x0FD0       [0]    NOT_POR_bit
0x0FD0       [0]    NOT_BOR_bit
0x0FD0       [0]    RI_bit
0x0FD0       [0]    POR_bit
0x0FD0       [0]    BOR_bit
0x0FD0       [0]    TO__bit
0x0FD0       [0]    PD_bit
0x0FD0       [0]    NOT_RI_bit
0x0FD0       [1]    RCON
0x0FD0       [0]    NOT_PD_bit
0x0FD0       [0]    NOT_TO_bit
0x0FD1       [1]    WDTCON
0x0FD1       [0]    SWDTE_bit
0x0FD1       [0]    SWDTEN_bit
0x0FD2       [1]    LVDCON
0x0FD2       [1]    HLVDCON
0x0FD2       [0]    LVV0_bit
0x0FD2       [0]    IRVST_bit
0x0FD2       [0]    LVV2_bit
0x0FD2       [0]    LVV1_bit
0x0FD2       [0]    LVDEN_bit
0x0FD2       [0]    LVDL1_bit
0x0FD2       [0]    LVDL0_bit
0x0FD2       [0]    LVDL3_bit
0x0FD2       [0]    LVDL2_bit
0x0FD2       [0]    HLVDEN_bit
0x0FD2       [0]    HLVDL3_bit
0x0FD2       [0]    IVRST_bit
0x0FD2       [0]    VDIRMAG_bit
0x0FD2       [0]    HLVDL2_bit
0x0FD2       [0]    BGST_bit
0x0FD2       [0]    LVV3_bit
0x0FD2       [0]    HLVDL1_bit
0x0FD2       [0]    HLVDL0_bit
0x0FD3       [1]    OSCCON
0x0FD3       [0]    OSTS_bit
0x0FD3       [0]    IRCF0_bit
0x0FD3       [0]    SCS1_bit
0x0FD3       [0]    IOFS_bit
0x0FD3       [0]    IDLEN_bit
0x0FD3       [0]    FLTS_bit
0x0FD3       [0]    IRCF1_bit
0x0FD3       [0]    IRCF2_bit
0x0FD3       [0]    SCS0_bit
0x0FD5       [0]    T0CS_bit
0x0FD5       [0]    T0SE_bit
0x0FD5       [1]    T0CON
0x0FD5       [0]    T0PS0_bit
0x0FD5       [0]    PSA_bit
0x0FD5       [0]    T08BIT_bit
0x0FD5       [0]    TMR0ON_bit
0x0FD5       [0]    T0PS2_bit
0x0FD5       [0]    T0PS1_bit
0x0FD6       [1]    TMR0L
0x0FD7       [1]    TMR0H
0x0FD8       [0]    N_bit
0x0FD8       [0]    C_bit
0x0FD8       [1]    STATUS
0x0FD8       [0]    DC_bit
0x0FD8       [0]    Z_bit
0x0FD8       [0]    OV_bit
0x0FD9       [2]    FSR2
0x0FD9       [2]    FSR2PTR
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDB       [1]    PLUSW2
0x0FDC       [1]    PREINC2
0x0FDD       [1]    POSTDEC2
0x0FDE       [1]    POSTINC2
0x0FDF       [1]    INDF2
0x0FE0       [1]    BSR
0x0FE1       [2]    FSR1
0x0FE1       [2]    FSR1PTR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE3       [1]    PLUSW1
0x0FE4       [1]    PREINC1
0x0FE5       [1]    POSTDEC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [2]    FSR0
0x0FE9       [2]    FSR0PTR
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEB       [1]    PLUSW0
0x0FEC       [1]    PREINC0
0x0FED       [1]    POSTDEC0
0x0FEE       [1]    POSTINC0
0x0FEF       [1]    INDF0
0x0FF0       [1]    INTCON3
0x0FF0       [0]    INT1IE_bit
0x0FF0       [0]    INT2IF_bit
0x0FF0       [0]    INT1IF_bit
0x0FF0       [0]    INT2IP_bit
0x0FF0       [0]    INT1IP_bit
0x0FF0       [0]    INT2IE_bit
0x0FF0       [0]    INT1E_bit
0x0FF0       [0]    INT2F_bit
0x0FF0       [0]    INT1F_bit
0x0FF0       [0]    INT2P_bit
0x0FF0       [0]    INT1P_bit
0x0FF0       [0]    INT2E_bit
0x0FF1       [0]    INTEDG1_bit
0x0FF1       [0]    INTEDG2_bit
0x0FF1       [0]    RBPU_bit
0x0FF1       [0]    INTEDG0_bit
0x0FF1       [0]    TMR0IP_bit
0x0FF1       [0]    RBIP_bit
0x0FF1       [1]    INTCON2
0x0FF1       [0]    NOT_RBPU_bit
0x0FF2       [0]    INT0IE_bit
0x0FF2       [0]    T0IF_bit
0x0FF2       [0]    INT0IF_bit
0x0FF2       [0]    T0IE_bit
0x0FF2       [1]    INTCON
0x0FF2       [0]    GIEH_bit
0x0FF2       [0]    GIEL_bit
0x0FF2       [0]    GIE_bit
0x0FF2       [0]    TMR0IF_bit
0x0FF2       [0]    INT0F_bit
0x0FF2       [0]    RBIF_bit
0x0FF2       [0]    RBIE_bit
0x0FF2       [0]    PEIE_bit
0x0FF2       [0]    TMR0IE_bit
0x0FF2       [0]    INT0E_bit
0x0FF3       [1]    PROD
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTR
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [0]    ACSS_bit
0x0FF8       [0]    TBLPTRU4_bit
0x0FF8       [0]    TBLPTRU3_bit
0x0FF8       [0]    TBLPTRU1_bit
0x0FF8       [0]    TBLPTRU0_bit
0x0FF8       [1]    TBLPTRU
0x0FF8       [0]    TBLPTRU2_bit
0x0FF9       [1]    PC
0x0FF9       [1]    PCL
0x0FFA       [1]    PCLATH
0x0FFB       [0]    PCU0_bit
0x0FFB       [1]    PCLATU
0x0FFB       [0]    PCU4_bit
0x0FFB       [0]    PCU2_bit
0x0FFB       [0]    PCU1_bit
0x0FFB       [0]    PCU3_bit
0x0FFC       [0]    SP3_bit
0x0FFC       [0]    SP4_bit
0x0FFC       [0]    STKUNF_bit
0x0FFC       [0]    STKOVF_bit
0x0FFC       [0]    STKFUL_bit
0x0FFC       [0]    SP0_bit
0x0FFC       [1]    STKPTR
0x0FFC       [0]    SP2_bit
0x0FFC       [0]    SP1_bit
0x0FFD       [1]    TOSL
0x0FFD       [1]    TOS
0x0FFE       [1]    TOSH
0x0FFF       [1]    TOSU
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0C20      [12]    ?ICS?lstr2_Receptor_term2
0x0C2C      [12]    ?ICS?lstr1_Receptor_term2
//** Label List: ** 
//----------------------------------------------
  L_read_RX_FIFO0
  L_read_RX_FIFO1
  L_read_RX_FIFO2
  L_read_RX_FIFO3
  L_read_RX_FIFO4
  L_write_TX_normal_FIFO5
  L_write_TX_normal_FIFO6
  L_write_TX_normal_FIFO7
  L_pin_reset8
  L_pin_reset9
  L_RF_reset10
  L_set_channel11
  L_set_channel12
  L_set_channel13
  L_set_channel14
  L_set_channel15
  L_set_channel16
  L_set_channel17
  L_set_channel18
  L_set_channel19
  L_set_channel20
  L_set_channel21
  L_set_channel22
  L_set_channel23
  L_set_channel24
  L_set_channel25
  L_set_channel26
  L_set_channel27
  L_set_channel28
  L_set_channel29
  L_set_channel30
  L_set_channel31
  L_set_CCA_mode32
  L_set_CCA_mode33
  L_set_CCA_mode34
  L_set_CCA_mode35
  L_set_CCA_mode36
  L_set_RSSI_mode37
  L_set_RSSI_mode38
  L_set_RSSI_mode39
  L_set_RSSI_mode40
  L_set_reception_mode41
  L_set_reception_mode42
  L_set_reception_mode43
  L_set_reception_mode44
  L_set_reception_mode45
  L_set_frame_format_filter46
  L_set_frame_format_filter47
  L_set_frame_format_filter48
  L_set_frame_format_filter49
  L_set_frame_format_filter50
  L_set_frame_format_filter51
  L_set_long_address52
  L_set_long_address53
  L_set_long_address54
  L_pin_wake55
  L_set_TX_power56
  L_set_TX_power57
  L_set_TX_power58
  L_Debounce_INT59
  L_Debounce_INT60
  L_Debounce_INT61
  L_Debounce_INT62
  L_Debounce_INT63
  L_Debounce_INT64
  L_Initialize65
  L_Initialize66
  L_Initialize67
  L_Initialize68
  L_Initialize69
  L_Initialize70
  L_main71
  L_main72
  L_main73
  L_main74
  L_main75
  L_main76
  L_main77
  L_main78
  L_main79
  L_main80
  L_main81
  L__set_channel82
  L__set_TX_power83
  L__main84
  _write_ZIGBEE_short
  _read_ZIGBEE_short
  _write_ZIGBEE_long
  L__write_ZIGBEE_long85
  L__write_ZIGBEE_long86
  L__write_ZIGBEE_long87
  L__write_ZIGBEE_long88
  _read_ZIGBEE_long
  L__read_ZIGBEE_long89
  L__read_ZIGBEE_long90
  L__read_ZIGBEE_long91
  L__read_ZIGBEE_long92
  _start_transmit
  _read_RX_FIFO
  L__read_RX_FIFO93
  L__read_RX_FIFO94
  L__read_RX_FIFO95
  _set_ACK
  _set_not_ACK
  _set_encrypt
  _set_not_encrypt
  _write_TX_normal_FIFO
  L__write_TX_normal_FIFO96
  _pin_reset
  _PWR_reset
  _BB_reset
  _MAC_reset
  _software_reset
  _RF_reset
  _enable_interrupt
  _set_channel
  _set_CCA_mode
  _set_RSSI_mode
  _nonbeacon_PAN_coordinator_device
  _nonbeacon_coordinator_device
  _nonbeacon_device
  _set_IFS_recomended
  _set_IFS_default
  _set_reception_mode
  _set_frame_format_filter
  _flush_RX_FIFO_pointer
  _set_short_address
  _set_long_address
  _set_PAN_ID
  _set_wake_from_pin
  _pin_wake
  _enable_PLL
  _disable_PLL
  _set_TX_power
  _init_ZIGBEE_basic
  _init_ZIGBEE_nonbeacon
  _Debounce_INT
  _Initialize
  _main
  L_Delay_1us0
  L_Delay_10us1
  L_Delay_22us2
  L_Delay_50us3
  L_Delay_80us4
  L_Delay_500us5
  L_Delay_5500us6
  L_Delay_8ms7
  L_Delay_100ms8
  L_Delay_10ms9
  L_Delay_1sec10
  L____Boot_Delay4k11
  L____Boot_Delay8k12
  L____Boot_Delay12k13
  L____Boot_Delay16k14
  L____Boot_Delay24k15
  L____Boot_Delay32k16
  L____Boot_Delay48k17
  L____Boot_Delay64k18
  L____Boot_Delay128k19
  L_Delay_Cyc20
  L_Delay_Cyc21
  L_VDelay_ms22
  L_VDelay_ms23
  L_VDelay_ms24
  _Get_Fosc_kHz
  _Delay_1us
  _Delay_10us
  _Delay_22us
  _Delay_50us
  _Delay_80us
  _Delay_500us
  _Delay_5500us
  _Delay_8ms
  _Delay_100ms
  _Delay_10ms
  _Delay_1sec
  ____Boot_Delay4k
  ____Boot_Delay8k
  ____Boot_Delay12k
  ____Boot_Delay16k
  ____Boot_Delay24k
  ____Boot_Delay32k
  ____Boot_Delay48k
  ____Boot_Delay64k
  ____Boot_Delay128k
  _Delay_Cyc
  _VDelay_ms
  L__VDelay_ms25
  L__VDelay_ms26
  L__VDelay_ms27
  L_Lcd_Cmd0
  L_Lcd_Cmd1
  L_Lcd_Out_CP2
  L_Lcd_Out_CP3
  L_Lcd_Chr4
  L_Lcd_Chr5
  L_Lcd_Chr6
  L_Lcd_Chr7
  L_Lcd_Chr8
  L_Lcd_Chr9
  L_Lcd_Chr10
  L_Lcd_Out11
  L_Lcd_Out12
  L_Lcd_Out13
  L_Lcd_Out14
  L_Lcd_Out15
  L_Lcd_Out16
  L_Lcd_Out17
  L_Lcd_Out18
  L_Lcd_Out19
  _Lcd_Cmd
  L__Lcd_Cmd20
  L__Lcd_Cmd21
  L__Lcd_Cmd22
  L__Lcd_Cmd23
  L__Lcd_Cmd24
  L__Lcd_Cmd25
  L__Lcd_Cmd26
  L__Lcd_Cmd27
  L__Lcd_Cmd28
  L__Lcd_Cmd29
  L__Lcd_Cmd30
  L__Lcd_Cmd31
  L__Lcd_Cmd32
  L__Lcd_Cmd33
  L__Lcd_Cmd34
  L__Lcd_Cmd35
  L__Lcd_Cmd36
  L__Lcd_Cmd37
  L__Lcd_Cmd38
  L__Lcd_Cmd39
  _Lcd_Chr_CP
  _Lcd_Out_CP
  _Lcd_Chr
  _Lcd_Init
  _Lcd_Out
  L_SPI1_Init_Advanced0
  L_SPI1_Init_Advanced1
  L_SPI1_Init_Advanced2
  L_SPI1_Init_Advanced3
  L_SPI1_Read4
  L_SPI1_Read5
  L_SPI1_Write6
  L_SPI1_Write7
  _SPI1_Init
  _SPI1_Init_Advanced
  _SPI1_Read
  _SPI1_Write
  _SPI_Set_Active
  _CC2D_Loop1
  _CC2DL_Loop1
  L_longjmp2
  ___CC2D
  ___CC2DW
  _____DoIFC
  _setjmp
  _longjmp
