

================================================================
== Vitis HLS Report for 'aes_invMain_Pipeline_invShiftRowLoop1'
================================================================
* Date:           Thu Apr 25 11:55:43 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_PM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.153 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- invShiftRowLoop1  |        2|        2|         1|          1|          5|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1"   --->   Operation 5 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num_assign_64 = alloca i32 1"   --->   Operation 6 'alloca' 'num_assign_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%num_assign_63 = alloca i32 1"   --->   Operation 7 'alloca' 'num_assign_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_116 = alloca i32 1"   --->   Operation 8 'alloca' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_load_27_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_load_27"   --->   Operation 9 'read' 'state_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_load_28_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_load_28"   --->   Operation 10 'read' 'state_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_load_29_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_load_29"   --->   Operation 11 'read' 'state_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_load_49_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %state_load_49"   --->   Operation 12 'read' 'state_load_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_load_49_read, i8 %tmp_116"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_load_29_read, i8 %num_assign_63"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_load_28_read, i8 %num_assign_64"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %state_load_27_read, i8 %tmp"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_8 = load i2 %i" [Downloads/aes_axis.cpp:577]   --->   Operation 19 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%num_assign_64_load = load i8 %num_assign_64"   --->   Operation 20 'load' 'num_assign_64_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%num_assign_63_load = load i8 %num_assign_63"   --->   Operation 21 'load' 'num_assign_63_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_116_load = load i8 %tmp_116"   --->   Operation 22 'load' 'tmp_116_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.95ns)   --->   "%icmp_ln577 = icmp_eq  i2 %i_8, i2 2" [Downloads/aes_axis.cpp:577]   --->   Operation 23 'icmp' 'icmp_ln577' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.56ns)   --->   "%i_9 = add i2 %i_8, i2 1" [Downloads/aes_axis.cpp:577]   --->   Operation 25 'add' 'i_9' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln577 = br i1 %icmp_ln577, void %for.inc.i.i.split, void %_Z11invShiftRowPhh.exit.i.exitStub" [Downloads/aes_axis.cpp:577]   --->   Operation 26 'br' 'br_ln577' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_127_load = load i8 %tmp" [Downloads/aes_axis.cpp:577]   --->   Operation 27 'load' 'tmp_127_load' <Predicate = (!icmp_ln577)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln581 = specpipeline void @_ssdm_op_SpecPipeline, i32 5, i32 0, i32 0, i32 0, void @empty_16" [Downloads/aes_axis.cpp:581]   --->   Operation 28 'specpipeline' 'specpipeline_ln581' <Predicate = (!icmp_ln577)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln577 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [Downloads/aes_axis.cpp:577]   --->   Operation 29 'specloopname' 'specloopname_ln577' <Predicate = (!icmp_ln577)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln577 = store i8 %tmp_127_load, i8 %tmp_116" [Downloads/aes_axis.cpp:577]   --->   Operation 30 'store' 'store_ln577' <Predicate = (!icmp_ln577)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln577 = store i8 %tmp_116_load, i8 %num_assign_63" [Downloads/aes_axis.cpp:577]   --->   Operation 31 'store' 'store_ln577' <Predicate = (!icmp_ln577)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln577 = store i8 %num_assign_63_load, i8 %num_assign_64" [Downloads/aes_axis.cpp:577]   --->   Operation 32 'store' 'store_ln577' <Predicate = (!icmp_ln577)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln577 = store i8 %num_assign_64_load, i8 %tmp" [Downloads/aes_axis.cpp:577]   --->   Operation 33 'store' 'store_ln577' <Predicate = (!icmp_ln577)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln577 = store i2 %i_9, i2 %i" [Downloads/aes_axis.cpp:577]   --->   Operation 34 'store' 'store_ln577' <Predicate = (!icmp_ln577)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln577 = br void %for.inc.i.i" [Downloads/aes_axis.cpp:577]   --->   Operation 35 'br' 'br_ln577' <Predicate = (!icmp_ln577)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_127_load5 = load i8 %tmp"   --->   Operation 36 'load' 'tmp_127_load5' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %num_assign_62_out, i8 %tmp_116_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %num_assign_63_out, i8 %num_assign_63_load"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %num_assign_64_out, i8 %num_assign_64_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %tmp_127_out, i8 %tmp_127_load5"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln577)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('tmp') [13]  (0 ns)
	'store' operation ('store_ln0') of variable 'state_load_49_read' on local variable 'tmp' [18]  (1.59 ns)

 <State 2>: 3.15ns
The critical path consists of the following:
	'load' operation ('i', Downloads/aes_axis.cpp:577) on local variable 'i' [25]  (0 ns)
	'add' operation ('i', Downloads/aes_axis.cpp:577) [31]  (1.56 ns)
	'store' operation ('store_ln577', Downloads/aes_axis.cpp:577) of variable 'i', Downloads/aes_axis.cpp:577 on local variable 'i' [41]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
