<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Strict//EN">
<html><head>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
  <meta name="keywords" content="">
  <meta name="Description" content="Saar Drimer">
  <meta http-equiv="keywords" content="">
  <meta http-equiv="Description" content="">
  <meta http-equiv="Content-Language" content="en-us">

  <link rel="stylesheet" type="text/css" href="aes.css">

  <title>Verilog AES source code</title>
</head>
<body>

<p></p><center><div class="main">

<p><strong>Verilog AES source code</strong>, by <a href="http://www.cl.cam.ac.uk/%7Esd410/">Saar Drimer</a>

</p><p>The source code available below is associated with the following documents:

</p><p>- Saar Drimer: "<a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-763.pdf">Security for volatile FPGAs</a>", PhD dissertation, 9/2009

</p><p>- Saar Drimer, Tim Guneysu and Christof Paar: DSPs, BRAMs and a 
pinch of logic: extended recipes for AES on FPGAs, ACM Transactions on 
Reconfigurable Technology and Systems, Issue 3, Volume 1, 3/2010

</p></div>

<div class="main2">

<p>Please see README.TXT for license information, and execution instructions:

</p><p>AES Verilog code version 1.0 (2009/08/12): <a href="http://www.saardrimer.com/sd410/aes2/aes_thesis_v1.0.zip">aes_thesis_v1.0.zip</a>

</p></div>

<center><span style="font-size:10px;text-align:center;">last edited 2009/12/08</span></center>



</center></body></html>
