# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/ec67/hdl" --include "../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/8713/hdl" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ipshared/21f7/perceptron.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_perceptron_0_0/sim/layer_0_perceptron_0_0.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_perceptron_0_1/sim/layer_0_perceptron_0_1.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_perceptron_0_2/sim/layer_0_perceptron_0_2.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ipshared/4c48/axi4_lite_register_module.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_axi4_lite_register_m_0_0/sim/layer_0_axi4_lite_register_m_0_0.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_xbar_0/sim/layer_0_xbar_0.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_axis_broadcaster_0_0/hdl/tdata_layer_0_axis_broadcaster_0_0.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_axis_broadcaster_0_0/hdl/tuser_layer_0_axis_broadcaster_0_0.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_axis_broadcaster_0_0/hdl/top_layer_0_axis_broadcaster_0_0.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_axis_broadcaster_0_0/sim/layer_0_axis_broadcaster_0_0.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ipshared/8115/image_loader_module.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_image_loader_module_0_0/sim/layer_0_image_loader_module_0_0.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/ip/layer_0_auto_pc_0/sim/layer_0_auto_pc_0.v" \
"../../../../8_26_2024_validating_on_zybo_v1.ip_user_files/bd/layer_0/sim/layer_0.v" \
"../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/hdl/layer_0_wrapper.v" \
"../../../../8_26_2024_validating_on_zybo_v1.srcs/sim_1/new/layer_0_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
