#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Oct 17 19:32:45 2016
# Process ID: 29899
# Log file: /afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.runs/impl_1/zynq_interrupt_system_wrapper.vdi
# Journal file: /afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zynq_interrupt_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0_board.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/zynq_interrupt_system_axi_gpio_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_gpio_0/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_processing_system7_0_50M_0/zynq_interrupt_system_rst_processing_system7_0_50M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_processing_system7_0_50M_0/zynq_interrupt_system_rst_processing_system7_0_50M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_processing_system7_0_50M'
Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_processing_system7_0_50M_0/zynq_interrupt_system_rst_processing_system7_0_50M_0.xdc] for cell 'zynq_interrupt_system_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_processing_system7_0_50M_0/zynq_interrupt_system_rst_processing_system7_0_50M_0.xdc] for cell 'zynq_interrupt_system_i/rst_processing_system7_0_50M'
Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_timer_0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_timer_0'
Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.srcs/constrs_1/imports/Source Code/oled_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1326.062 ; gain = 308.234 ; free physical = 6149 ; free virtual = 18736
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -78 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1347.094 ; gain = 12.027 ; free physical = 6143 ; free virtual = 18731
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 159f7bcdc

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1836.617 ; gain = 0.000 ; free physical = 5780 ; free virtual = 18383

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 42 cells.
Phase 2 Constant Propagation | Checksum: 1ecda5fb1

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.78 . Memory (MB): peak = 1836.617 ; gain = 0.000 ; free physical = 5779 ; free virtual = 18382

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 315 unconnected nets.
INFO: [Opt 31-11] Eliminated 211 unconnected cells.
Phase 3 Sweep | Checksum: 198dc5fa9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1836.617 ; gain = 0.000 ; free physical = 5778 ; free virtual = 18381

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1836.617 ; gain = 0.000 ; free physical = 5778 ; free virtual = 18381
Ending Logic Optimization Task | Checksum: 198dc5fa9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1836.617 ; gain = 0.000 ; free physical = 5778 ; free virtual = 18381
Implement Debug Cores | Checksum: 158310a0c
Logic Optimization | Checksum: 158310a0c

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 198dc5fa9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1836.625 ; gain = 0.000 ; free physical = 5761 ; free virtual = 18368
Ending Power Optimization Task | Checksum: 198dc5fa9

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1836.625 ; gain = 0.008 ; free physical = 5761 ; free virtual = 18368
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1836.625 ; gain = 510.562 ; free physical = 5761 ; free virtual = 18368
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1868.633 ; gain = 0.000 ; free physical = 5754 ; free virtual = 18365
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.runs/impl_1/zynq_interrupt_system_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -78 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 14de13563

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1868.641 ; gain = 0.000 ; free physical = 5740 ; free virtual = 18352

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1868.641 ; gain = 0.000 ; free physical = 5740 ; free virtual = 18353
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1868.641 ; gain = 0.000 ; free physical = 5739 ; free virtual = 18353

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: f8f5317e

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1868.641 ; gain = 0.000 ; free physical = 5739 ; free virtual = 18353
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: f8f5317e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.656 ; gain = 48.016 ; free physical = 5731 ; free virtual = 18348

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: f8f5317e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.656 ; gain = 48.016 ; free physical = 5731 ; free virtual = 18348

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 6e6d32d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.656 ; gain = 48.016 ; free physical = 5731 ; free virtual = 18348
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 913a2722

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.656 ; gain = 48.016 ; free physical = 5731 ; free virtual = 18348

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1a1af29c5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1916.656 ; gain = 48.016 ; free physical = 5727 ; free virtual = 18345
Phase 2.2.1 Place Init Design | Checksum: 15d8043dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1937.648 ; gain = 69.008 ; free physical = 5715 ; free virtual = 18334
Phase 2.2 Build Placer Netlist Model | Checksum: 15d8043dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1937.648 ; gain = 69.008 ; free physical = 5715 ; free virtual = 18334

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 15d8043dc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1937.648 ; gain = 69.008 ; free physical = 5715 ; free virtual = 18334
Phase 2.3 Constrain Clocks/Macros | Checksum: 15d8043dc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1937.648 ; gain = 69.008 ; free physical = 5715 ; free virtual = 18334
Phase 2 Placer Initialization | Checksum: 15d8043dc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1937.648 ; gain = 69.008 ; free physical = 5715 ; free virtual = 18334

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 199ebe56c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5695 ; free virtual = 18316

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 199ebe56c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5695 ; free virtual = 18316

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 2159449dd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5694 ; free virtual = 18316

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2685509d9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5694 ; free virtual = 18316

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 2685509d9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5694 ; free virtual = 18316

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 29d9c6da1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5694 ; free virtual = 18316

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 25c081fe6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5694 ; free virtual = 18316

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 21f98f76a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 21f98f76a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 21f98f76a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 21f98f76a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313
Phase 4.6 Small Shape Detail Placement | Checksum: 21f98f76a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 21f98f76a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313
Phase 4 Detail Placement | Checksum: 21f98f76a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 111913284

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 111913284

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.795. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1530290e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313
Phase 5.2.2 Post Placement Optimization | Checksum: 1530290e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313
Phase 5.2 Post Commit Optimization | Checksum: 1530290e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1530290e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1530290e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1530290e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313
Phase 5.5 Placer Reporting | Checksum: 1530290e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 173df8f59

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5690 ; free virtual = 18313
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 173df8f59

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313
Ending Placer Task | Checksum: 1059f0e51

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1985.672 ; gain = 117.031 ; free physical = 5691 ; free virtual = 18313
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1985.672 ; gain = 0.000 ; free physical = 5672 ; free virtual = 18314
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1985.672 ; gain = 0.000 ; free physical = 5682 ; free virtual = 18308
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1985.672 ; gain = 0.000 ; free physical = 5682 ; free virtual = 18308
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1985.672 ; gain = 0.000 ; free physical = 5681 ; free virtual = 18308
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -78 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11ac35ffa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2015.316 ; gain = 29.645 ; free physical = 5576 ; free virtual = 18203

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11ac35ffa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2015.316 ; gain = 29.645 ; free physical = 5574 ; free virtual = 18202

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 11ac35ffa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2025.305 ; gain = 39.633 ; free physical = 5543 ; free virtual = 18173
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: e08120be

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5514 ; free virtual = 18144
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.973  | TNS=0.000  | WHS=-0.191 | THS=-37.340|

Phase 2 Router Initialization | Checksum: d5f8430d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5514 ; free virtual = 18144

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 161deefe5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5514 ; free virtual = 18144

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 676
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 15b99df46

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.225  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15c911646

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 293387c67

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.225  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 5007021e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143
Phase 4 Rip-up And Reroute | Checksum: 5007021e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: eb9e8223

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.239  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: eb9e8223

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: eb9e8223

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143
Phase 5 Delay and Skew Optimization | Checksum: eb9e8223

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 5360f881

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.239  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 132b0c89f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.17459 %
  Global Horizontal Routing Utilization  = 1.39385 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 140b53d54

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 140b53d54

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ae6f8e41

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.239  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ae6f8e41

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 2054.359 ; gain = 68.688 ; free physical = 5512 ; free virtual = 18143
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2054.359 ; gain = 0.000 ; free physical = 5491 ; free virtual = 18143
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.runs/impl_1/zynq_interrupt_system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -78 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zynq_interrupt_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/afs/ece.cmu.edu/usr/ryanovsk/Downloads/lab7/lab4.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Oct 17 19:34:31 2016. For additional details about this file, please refer to the WebTalk help file at /afs/ece/support/xilinx/xilinx.release/Vivado/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2319.793 ; gain = 209.379 ; free physical = 4998 ; free virtual = 17653
INFO: [Common 17-206] Exiting Vivado at Mon Oct 17 19:34:32 2016...
