#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar 17 17:08:25 2019
# Process ID: 18628
# Current directory: C:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.runs/impl_1
# Command line: vivado.exe -log long_puf_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source long_puf_wrapper.tcl -notrace
# Log file: C:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.runs/impl_1/long_puf_wrapper.vdi
# Journal file: C:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source long_puf_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/mayunk/desktop/ece268/long_puf/long_puf.srcs/sources_1/imports/ucsd-ece268-puf'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mayunk/Desktop/CSE237C/final_project/mdk/orca_swirq/riscvonpynq/orca/lmb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mayunk/long_puf_axi/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top long_puf_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.srcs/sources_1/bd/long_puf/ip/long_puf_long_puf_0_0/long_puf_long_puf_0_0.dcp' for cell 'long_puf_i/long_puf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.srcs/sources_1/bd/long_puf/ip/long_puf_long_puf_axi_interface_0_1/long_puf_long_puf_axi_interface_0_1.dcp' for cell 'long_puf_i/long_puf_axi_interface_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.srcs/sources_1/bd/long_puf/ip/long_puf_processing_system7_0_0/long_puf_processing_system7_0_0.dcp' for cell 'long_puf_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.srcs/sources_1/bd/long_puf/ip/long_puf_rst_ps7_0_50M_0/long_puf_rst_ps7_0_50M_0.dcp' for cell 'long_puf_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.srcs/sources_1/bd/long_puf/ip/long_puf_auto_pc_0/long_puf_auto_pc_0.dcp' for cell 'long_puf_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.srcs/sources_1/bd/long_puf/ip/long_puf_processing_system7_0_0/long_puf_processing_system7_0_0.xdc] for cell 'long_puf_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.srcs/sources_1/bd/long_puf/ip/long_puf_processing_system7_0_0/long_puf_processing_system7_0_0.xdc] for cell 'long_puf_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.srcs/sources_1/bd/long_puf/ip/long_puf_rst_ps7_0_50M_0/long_puf_rst_ps7_0_50M_0_board.xdc] for cell 'long_puf_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.srcs/sources_1/bd/long_puf/ip/long_puf_rst_ps7_0_50M_0/long_puf_rst_ps7_0_50M_0_board.xdc] for cell 'long_puf_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.srcs/sources_1/bd/long_puf/ip/long_puf_rst_ps7_0_50M_0/long_puf_rst_ps7_0_50M_0.xdc] for cell 'long_puf_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.srcs/sources_1/bd/long_puf/ip/long_puf_rst_ps7_0_50M_0/long_puf_rst_ps7_0_50M_0.xdc] for cell 'long_puf_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.srcs/constrs_1/imports/ucsd-ece268-puf/constraints.xdc]
Finished Parsing XDC File [C:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.srcs/constrs_1/imports/ucsd-ece268-puf/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 694.090 ; gain = 381.379
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.516 . Memory (MB): peak = 702.488 ; gain = 8.398
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17f53b596

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1187.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 20f7c1c68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1187.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d75beb15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.576 . Memory (MB): peak = 1187.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 319 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d75beb15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.653 . Memory (MB): peak = 1187.484 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d75beb15

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.772 . Memory (MB): peak = 1187.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1187.484 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1943730d1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.927 . Memory (MB): peak = 1187.484 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 216880c0e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1187.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1187.484 ; gain = 493.395
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1187.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.runs/impl_1/long_puf_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file long_puf_wrapper_drc_opted.rpt -pb long_puf_wrapper_drc_opted.pb -rpx long_puf_wrapper_drc_opted.rpx
Command: report_drc -file long_puf_wrapper_drc_opted.rpt -pb long_puf_wrapper_drc_opted.pb -rpx long_puf_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.runs/impl_1/long_puf_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1191.324 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 129c5ce16

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1191.324 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1202.516 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'long_puf_i/long_puf_0/inst/top4/Tune/Coarse[0].PC/Coarse' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	long_puf_i/long_puf_0/inst/arbiter4 {FDRE}
WARNING: [Place 30-568] A LUT 'long_puf_i/long_puf_0/inst/top5/Tune/Coarse[0].PC/Coarse' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	long_puf_i/long_puf_0/inst/arbiter5 {FDRE}
WARNING: [Place 30-568] A LUT 'long_puf_i/long_puf_0/inst/top6/Tune/Coarse[0].PC/Coarse' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	long_puf_i/long_puf_0/inst/arbiter6 {FDRE}
WARNING: [Place 30-568] A LUT 'long_puf_i/long_puf_0/inst/top7/Tune/Coarse[0].PC/Coarse' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	long_puf_i/long_puf_0/inst/arbiter7 {FDRE}
WARNING: [Place 30-568] A LUT 'long_puf_i/long_puf_0/inst/top0/Tune/Coarse[0].PC/Coarse' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	long_puf_i/long_puf_0/inst/arbiter0 {FDRE}
WARNING: [Place 30-568] A LUT 'long_puf_i/long_puf_0/inst/top1/Tune/Coarse[0].PC/Coarse' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	long_puf_i/long_puf_0/inst/arbiter1 {FDRE}
WARNING: [Place 30-568] A LUT 'long_puf_i/long_puf_0/inst/top2/Tune/Coarse[0].PC/Coarse' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	long_puf_i/long_puf_0/inst/arbiter2 {FDRE}
WARNING: [Place 30-568] A LUT 'long_puf_i/long_puf_0/inst/top3/Tune/Coarse[0].PC/Coarse' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	long_puf_i/long_puf_0/inst/arbiter3 {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9c4764a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1203.344 ; gain = 12.020

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 134690d2f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1215.582 ; gain = 24.258

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 134690d2f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1215.582 ; gain = 24.258
Phase 1 Placer Initialization | Checksum: 134690d2f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1215.582 ; gain = 24.258

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 278a39c7f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1215.582 ; gain = 24.258

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 278a39c7f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1215.582 ; gain = 24.258

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dbf1f334

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1215.582 ; gain = 24.258

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15352d1d7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1215.582 ; gain = 24.258

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15352d1d7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1215.582 ; gain = 24.258

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14497e031

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1215.582 ; gain = 24.258

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 241236c8d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1215.582 ; gain = 24.258

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 241236c8d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1215.582 ; gain = 24.258
Phase 3 Detail Placement | Checksum: 241236c8d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1215.582 ; gain = 24.258

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c3f12b29

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c3f12b29

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1224.652 ; gain = 33.328
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.573. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 278b54c54

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1224.652 ; gain = 33.328
Phase 4.1 Post Commit Optimization | Checksum: 278b54c54

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1224.652 ; gain = 33.328

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 278b54c54

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1224.652 ; gain = 33.328

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 278b54c54

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1224.652 ; gain = 33.328

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 29663c635

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1224.652 ; gain = 33.328
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29663c635

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1224.652 ; gain = 33.328
Ending Placer Task | Checksum: 1c09fb547

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1224.652 ; gain = 33.328
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1224.652 ; gain = 33.328
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1224.965 ; gain = 0.313
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.runs/impl_1/long_puf_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file long_puf_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1227.488 ; gain = 2.523
INFO: [runtcl-4] Executing : report_utilization -file long_puf_wrapper_utilization_placed.rpt -pb long_puf_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1227.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file long_puf_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1227.488 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: fe6f6708 ConstDB: 0 ShapeSum: c2304e3f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f9777931

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1368.055 ; gain = 139.879
Post Restoration Checksum: NetGraph: a6f6d412 NumContArr: 5280a51f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f9777931

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1368.055 ; gain = 139.879

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f9777931

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1375.660 ; gain = 147.484

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f9777931

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1375.660 ; gain = 147.484
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12105463b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.477 ; gain = 169.301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.475 | TNS=0.000  | WHS=-0.149 | THS=-12.269|

Phase 2 Router Initialization | Checksum: 14801517e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1402.477 ; gain = 174.301

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d8d9197a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1402.477 ; gain = 174.301

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.092 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 156ed1744

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1402.477 ; gain = 174.301

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.092 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1824dcf51

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1402.477 ; gain = 174.301
Phase 4 Rip-up And Reroute | Checksum: 1824dcf51

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1402.477 ; gain = 174.301

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1824dcf51

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1402.477 ; gain = 174.301

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1824dcf51

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1402.477 ; gain = 174.301
Phase 5 Delay and Skew Optimization | Checksum: 1824dcf51

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1402.477 ; gain = 174.301

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 257727b45

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1402.477 ; gain = 174.301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.106 | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2570878be

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1402.477 ; gain = 174.301
Phase 6 Post Hold Fix | Checksum: 2570878be

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1402.477 ; gain = 174.301

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.378741 %
  Global Horizontal Routing Utilization  = 0.381846 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b65a8580

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1402.477 ; gain = 174.301

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b65a8580

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1402.477 ; gain = 174.301

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1991a64a7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1402.477 ; gain = 174.301

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.106 | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1991a64a7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1402.477 ; gain = 174.301
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1402.477 ; gain = 174.301

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.477 ; gain = 174.988
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 1402.477 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.runs/impl_1/long_puf_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file long_puf_wrapper_drc_routed.rpt -pb long_puf_wrapper_drc_routed.pb -rpx long_puf_wrapper_drc_routed.rpx
Command: report_drc -file long_puf_wrapper_drc_routed.rpt -pb long_puf_wrapper_drc_routed.pb -rpx long_puf_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.runs/impl_1/long_puf_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file long_puf_wrapper_methodology_drc_routed.rpt -pb long_puf_wrapper_methodology_drc_routed.pb -rpx long_puf_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file long_puf_wrapper_methodology_drc_routed.rpt -pb long_puf_wrapper_methodology_drc_routed.pb -rpx long_puf_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.runs/impl_1/long_puf_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file long_puf_wrapper_power_routed.rpt -pb long_puf_wrapper_power_summary_routed.pb -rpx long_puf_wrapper_power_routed.rpx
Command: report_power -file long_puf_wrapper_power_routed.rpt -pb long_puf_wrapper_power_summary_routed.pb -rpx long_puf_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file long_puf_wrapper_route_status.rpt -pb long_puf_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file long_puf_wrapper_timing_summary_routed.rpt -rpx long_puf_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file long_puf_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file long_puf_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force long_puf_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP long_puf_i/long_puf_0/inst/in0 input long_puf_i/long_puf_0/inst/in0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP long_puf_i/long_puf_0/inst/in0 input long_puf_i/long_puf_0/inst/in0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP long_puf_i/long_puf_0/inst/in0__0 input long_puf_i/long_puf_0/inst/in0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP long_puf_i/long_puf_0/inst/in0__0 input long_puf_i/long_puf_0/inst/in0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP long_puf_i/long_puf_0/inst/in0 output long_puf_i/long_puf_0/inst/in0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP long_puf_i/long_puf_0/inst/in0__0 output long_puf_i/long_puf_0/inst/in0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP long_puf_i/long_puf_0/inst/in0 multiplier stage long_puf_i/long_puf_0/inst/in0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP long_puf_i/long_puf_0/inst/in0__0 multiplier stage long_puf_i/long_puf_0/inst/in0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net long_puf_i/long_puf_0/inst/top0/Tune/Coarse[0].PC/out is a gated clock net sourced by a combinational pin long_puf_i/long_puf_0/inst/top0/Tune/Coarse[0].PC/Coarse/O, cell long_puf_i/long_puf_0/inst/top0/Tune/Coarse[0].PC/Coarse. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net long_puf_i/long_puf_0/inst/top1/Tune/Coarse[0].PC/out is a gated clock net sourced by a combinational pin long_puf_i/long_puf_0/inst/top1/Tune/Coarse[0].PC/Coarse/O, cell long_puf_i/long_puf_0/inst/top1/Tune/Coarse[0].PC/Coarse. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net long_puf_i/long_puf_0/inst/top2/Tune/Coarse[0].PC/out is a gated clock net sourced by a combinational pin long_puf_i/long_puf_0/inst/top2/Tune/Coarse[0].PC/Coarse/O, cell long_puf_i/long_puf_0/inst/top2/Tune/Coarse[0].PC/Coarse. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net long_puf_i/long_puf_0/inst/top3/Tune/Coarse[0].PC/out is a gated clock net sourced by a combinational pin long_puf_i/long_puf_0/inst/top3/Tune/Coarse[0].PC/Coarse/O, cell long_puf_i/long_puf_0/inst/top3/Tune/Coarse[0].PC/Coarse. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net long_puf_i/long_puf_0/inst/top4/Tune/Coarse[0].PC/out is a gated clock net sourced by a combinational pin long_puf_i/long_puf_0/inst/top4/Tune/Coarse[0].PC/Coarse/O, cell long_puf_i/long_puf_0/inst/top4/Tune/Coarse[0].PC/Coarse. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net long_puf_i/long_puf_0/inst/top5/Tune/Coarse[0].PC/out is a gated clock net sourced by a combinational pin long_puf_i/long_puf_0/inst/top5/Tune/Coarse[0].PC/Coarse/O, cell long_puf_i/long_puf_0/inst/top5/Tune/Coarse[0].PC/Coarse. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net long_puf_i/long_puf_0/inst/top6/Tune/Coarse[0].PC/out is a gated clock net sourced by a combinational pin long_puf_i/long_puf_0/inst/top6/Tune/Coarse[0].PC/Coarse/O, cell long_puf_i/long_puf_0/inst/top6/Tune/Coarse[0].PC/Coarse. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net long_puf_i/long_puf_0/inst/top7/Tune/Coarse[0].PC/out is a gated clock net sourced by a combinational pin long_puf_i/long_puf_0/inst/top7/Tune/Coarse[0].PC/Coarse/O, cell long_puf_i/long_puf_0/inst/top7/Tune/Coarse[0].PC/Coarse. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT long_puf_i/long_puf_0/inst/top0/Tune/Coarse[0].PC/Coarse is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    long_puf_i/long_puf_0/inst/arbiter0 {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT long_puf_i/long_puf_0/inst/top1/Tune/Coarse[0].PC/Coarse is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    long_puf_i/long_puf_0/inst/arbiter1 {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT long_puf_i/long_puf_0/inst/top2/Tune/Coarse[0].PC/Coarse is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    long_puf_i/long_puf_0/inst/arbiter2 {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT long_puf_i/long_puf_0/inst/top3/Tune/Coarse[0].PC/Coarse is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    long_puf_i/long_puf_0/inst/arbiter3 {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT long_puf_i/long_puf_0/inst/top4/Tune/Coarse[0].PC/Coarse is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    long_puf_i/long_puf_0/inst/arbiter4 {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT long_puf_i/long_puf_0/inst/top5/Tune/Coarse[0].PC/Coarse is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    long_puf_i/long_puf_0/inst/arbiter5 {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT long_puf_i/long_puf_0/inst/top6/Tune/Coarse[0].PC/Coarse is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    long_puf_i/long_puf_0/inst/arbiter6 {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT long_puf_i/long_puf_0/inst/top7/Tune/Coarse[0].PC/Coarse is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    long_puf_i/long_puf_0/inst/arbiter7 {FDRE}
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./long_puf_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:41 . Memory (MB): peak = 1849.211 ; gain = 430.645
INFO: [Common 17-206] Exiting Vivado at Sun Mar 17 17:10:46 2019...
