# Unit 5: Basic Computer Design and Control

## ğŸ“‹ Unit Overview

This unit covers the design of a basic computer system, including instruction formats, the instruction cycle, control unit design, and interrupt handling. We'll explore how the CPU fetches, decodes, and executes instructions using a simplified computer model.

---

## ğŸ¯ Unit Objectives

After completing this unit, you will be able to:
- Understand instruction formats and addressing modes
- Explain the instruction cycle (fetch-decode-execute)
- Design timing and control circuits
- Understand hardwired vs microprogrammed control
- Explain interrupt handling mechanisms

---

## ğŸ“š Chapters in This Unit

| # | Chapter | Topics Covered |
|---|---------|----------------|
| 1 | [Instruction Codes and Formats](01-instruction-codes-formats.md) | Instruction structure, operation codes, addressing modes |
| 2 | [Computer Registers and Memory](02-computer-registers-memory.md) | Register set, memory organization, data paths |
| 3 | [Instruction Cycle](03-instruction-cycle.md) | Fetch, decode, execute, timing diagrams |
| 4 | [Control Unit Design](04-control-unit-design.md) | Hardwired control, control signals, state machines |
| 5 | [Interrupt Handling](05-interrupt-handling.md) | Interrupt types, priority, handling mechanisms |

---

## ğŸ”‘ Key Concepts Map

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    BASIC COMPUTER ORGANIZATION                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚                        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                              â”‚
â”‚                        â”‚   INSTRUCTION   â”‚                              â”‚
â”‚                        â”‚     FORMAT      â”‚                              â”‚
â”‚                        â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜                              â”‚
â”‚                                 â”‚                                        â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”‚
â”‚              â”‚                  â”‚                  â”‚                    â”‚
â”‚              â–¼                  â–¼                  â–¼                    â”‚
â”‚       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚
â”‚       â”‚  Opcode  â”‚       â”‚ Address  â”‚       â”‚ Operand  â”‚               â”‚
â”‚       â”‚  Field   â”‚       â”‚   Mode   â”‚       â”‚  Field   â”‚               â”‚
â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â”‚
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                    INSTRUCTION CYCLE                             â”‚   â”‚
â”‚   â”‚                                                                  â”‚   â”‚
â”‚   â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚   â”‚
â”‚   â”‚    â”‚ FETCH â”‚â”€â”€â”€â–ºâ”‚ DECODE â”‚â”€â”€â”€â–ºâ”‚ EXECUTE â”‚â”€â”€â”€â–ºâ”‚ WRITE BACK   â”‚   â”‚   â”‚
â”‚   â”‚    â””â”€â”€â”€â”¬â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚   â”‚
â”‚   â”‚        â”‚                                              â”‚          â”‚   â”‚
â”‚   â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚   â”‚
â”‚   â”‚                        (Repeat)                                  â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                    CONTROL UNIT                                  â”‚   â”‚
â”‚   â”‚                                                                  â”‚   â”‚
â”‚   â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚   â”‚
â”‚   â”‚         â”‚                                         â”‚             â”‚   â”‚
â”‚   â”‚    â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”                          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”      â”‚   â”‚
â”‚   â”‚    â”‚ HARDWIREDâ”‚                          â”‚MICROPROGRAMMEDâ”‚      â”‚   â”‚
â”‚   â”‚    â”‚ CONTROL  â”‚                          â”‚   CONTROL     â”‚      â”‚   â”‚
â”‚   â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚   â”‚
â”‚   â”‚    â€¢ Fixed logic                          â€¢ Control memory      â”‚   â”‚
â”‚   â”‚    â€¢ Fast                                 â€¢ Flexible             â”‚   â”‚
â”‚   â”‚    â€¢ Complex design                       â€¢ Easier to modify    â”‚   â”‚
â”‚   â”‚                                                                  â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ Basic Computer Registers

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    REGISTER SET OF BASIC COMPUTER                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚   Register â”‚  Bits  â”‚  Function                                   â”‚ â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
â”‚   â”‚   DR       â”‚  16    â”‚  Data Register - holds memory operand       â”‚ â”‚
â”‚   â”‚   AR       â”‚  12    â”‚  Address Register - holds memory address    â”‚ â”‚
â”‚   â”‚   AC       â”‚  16    â”‚  Accumulator - main computation register    â”‚ â”‚
â”‚   â”‚   IR       â”‚  16    â”‚  Instruction Register - holds instruction   â”‚ â”‚
â”‚   â”‚   PC       â”‚  12    â”‚  Program Counter - next instruction addr    â”‚ â”‚
â”‚   â”‚   TR       â”‚  16    â”‚  Temporary Register - temporary storage     â”‚ â”‚
â”‚   â”‚   INPR     â”‚   8    â”‚  Input Register - receives input data       â”‚ â”‚
â”‚   â”‚   OUTR     â”‚   8    â”‚  Output Register - holds output data        â”‚ â”‚
â”‚   â”‚   SC       â”‚   4    â”‚  Sequence Counter - timing sequences        â”‚ â”‚
â”‚   â”‚   E        â”‚   1    â”‚  Extended AC bit (for overflow/carry)       â”‚ â”‚
â”‚   â”‚   I        â”‚   1    â”‚  Indirect addressing flag                   â”‚ â”‚
â”‚   â”‚   S        â”‚   1    â”‚  Start/Stop flip-flop                       â”‚ â”‚
â”‚   â”‚   R        â”‚   1    â”‚  Interrupt Request flag                     â”‚ â”‚
â”‚   â”‚   IEN      â”‚   1    â”‚  Interrupt Enable flag                      â”‚ â”‚
â”‚   â”‚   FGI      â”‚   1    â”‚  Input Flag - input ready                   â”‚ â”‚
â”‚   â”‚   FGO      â”‚   1    â”‚  Output Flag - output ready                 â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”„ Instruction Cycle Overview

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    INSTRUCTION CYCLE PHASES                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                          â”‚
â”‚   Tâ‚€: AR â† PC                  (Transfer PC to AR)                      â”‚
â”‚   Tâ‚: IR â† M[AR], PC â† PC+1    (Fetch instruction, increment PC)        â”‚
â”‚   Tâ‚‚: Decode, AR â† IR(0-11)    (Decode opcode, prepare address)         â”‚
â”‚   Tâ‚ƒ: Execute                  (Different for each instruction)         â”‚
â”‚                                                                          â”‚
â”‚   Timing Diagram:                                                        â”‚
â”‚                                                                          â”‚
â”‚   CLK â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”  â”Œâ”€â”€â”                           â”‚
â”‚        â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€â”˜  â””â”€â”€                          â”‚
â”‚                                                                          â”‚
â”‚   SC   â”‚ Tâ‚€ â”‚ Tâ‚ â”‚ Tâ‚‚ â”‚ Tâ‚ƒ â”‚ Tâ‚„ â”‚ Tâ‚… â”‚ ...                             â”‚
â”‚        â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤                                  â”‚
â”‚        â”‚    â”‚    â”‚    â”‚    â”‚    â”‚    â”‚                                  â”‚
â”‚        â”‚    â”‚    â”‚    â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€ Execute phase                â”‚
â”‚        â”‚    â”‚    â”‚                        (varies by instruction)       â”‚
â”‚        â”‚    â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Decode                        â”‚
â”‚        â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Fetch                         â”‚
â”‚        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ Address setup                 â”‚
â”‚                                                                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“– Prerequisites

Before studying this unit, you should be familiar with:
- Register Transfer Language (Unit 4)
- Microoperations (Arithmetic, Logic, Shift)
- Basic logic design and flip-flops
- Memory organization concepts

---

## ğŸ§­ Navigation

| Previous Unit | Course Home | Next Unit |
|---------------|-------------|-----------|
| [Unit 4: Register Transfer and Microoperations](../04-Register-Transfer-Microoperations/README.md) | [Course Home](../README.md) | [Unit 6: CPU Organization](../06-CPU-Organization/README.md) |

---

[â† Previous Unit](../04-Register-Transfer-Microoperations/README.md) | [Course Home](../README.md) | [Next Unit â†’](../06-CPU-Organization/README.md)
