# MIPS Processor

## A. Snapshot
### 1. Readme.txt content (see sec. 8)
### 2. All RTL Simulation you pass (see Appendix II for example)
- Baseline RTL
![](https://i.imgur.com/6BH1n04.png)
- FPU RTL
### 3. All Gate-level Simulation you pass


- Baseline Gate-level
- FPU Gate-level

### 4. Timing report
- Baseline Timing
- FPU Timing
### 5. Area report
- Baseline Area:
- FPU Area: 333858
![](https://i.imgur.com/jWP46RO.png)

## B. Your baseline A\*T value calculated from numbers in the snapshot
## C. Please describe how you design this circuit and what difficulties you encountered when working on this exercise.
## D. Work distribution
## E. (optional) how you improve your A\*T value.
