// Seed: 351253392
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output supply0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input supply0 id_7
    , id_30,
    input tri0 id_8
    , id_31,
    input wire id_9,
    output wor id_10,
    input wire id_11,
    output wand id_12,
    output tri0 id_13,
    output tri1 id_14,
    input tri id_15,
    input supply1 id_16,
    input tri id_17
    , id_32,
    output wand id_18,
    input tri1 id_19,
    output supply1 id_20,
    input wand id_21,
    input uwire id_22,
    input supply0 id_23,
    input uwire id_24,
    output tri1 id_25,
    output wire id_26,
    output tri0 id_27,
    input uwire id_28
);
  wire id_33;
  wire id_34 = id_32;
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1,
    output wor  id_2,
    input  tri0 id_3,
    output tri  id_4,
    input  wor  id_5
);
  assign id_1 = id_0;
  module_0(
      id_3,
      id_4,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3,
      id_5,
      id_3,
      id_5,
      id_4,
      id_0,
      id_1,
      id_1,
      id_4,
      id_0,
      id_0,
      id_3,
      id_2,
      id_3,
      id_4,
      id_3,
      id_0,
      id_5,
      id_5,
      id_4,
      id_1,
      id_4,
      id_0
  );
endmodule
