

================================================================
== Vivado HLS Report for 'lstm_tail_02_1'
================================================================
* Date:           Mon Aug 30 19:39:40 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.570 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+
        |                              |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |           Instance           |    Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_hard_tanh_2_fu_1861  |hard_tanh_2  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +------------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|     24|        0|     280|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        0|     416|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     144|    -|
|Register             |        -|      -|     1633|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|     24|     1633|     840|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |   ~0   |  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------+---------+-------+---+-----+-----+
    |           Instance           |    Module   | BRAM_18K| DSP48E| FF| LUT | URAM|
    +------------------------------+-------------+---------+-------+---+-----+-----+
    |call_ret_hard_tanh_2_fu_1861  |hard_tanh_2  |        0|      0|  0|  416|    0|
    +------------------------------+-------------+---------+-------+---+-----+-----+
    |Total                         |             |        0|      0|  0|  416|    0|
    +------------------------------+-------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_10_fu_365_p2  |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_11_fu_355_p2  |     *    |      1|  0|   4|          16|          12|
    |mul_ln1118_12_fu_351_p2  |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_13_fu_360_p2  |     *    |      1|  0|   4|          16|          12|
    |mul_ln1118_14_fu_352_p2  |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_15_fu_362_p2  |     *    |      1|  0|   4|          16|          12|
    |mul_ln1118_16_fu_371_p2  |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_17_fu_366_p2  |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_18_fu_370_p2  |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_19_fu_353_p2  |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_1_fu_349_p2   |     *    |      1|  0|   4|          16|          12|
    |mul_ln1118_20_fu_367_p2  |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_21_fu_359_p2  |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_22_fu_363_p2  |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_23_fu_356_p2  |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_2_fu_357_p2   |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_3_fu_354_p2   |     *    |      1|  0|   4|          16|          12|
    |mul_ln1118_4_fu_361_p2   |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_5_fu_368_p2   |     *    |      1|  0|   4|          16|          12|
    |mul_ln1118_6_fu_358_p2   |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_7_fu_364_p2   |     *    |      1|  0|   4|          16|          12|
    |mul_ln1118_8_fu_348_p2   |     *    |      1|  0|   4|          16|          16|
    |mul_ln1118_9_fu_350_p2   |     *    |      1|  0|   4|          16|          12|
    |mul_ln1118_fu_369_p2     |     *    |      1|  0|   4|          16|          16|
    |add_ln703_56_fu_2198_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_57_fu_2203_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_58_fu_2208_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_59_fu_2213_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_60_fu_2218_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_61_fu_2223_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_62_fu_2228_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_fu_2193_p2     |     +    |      0|  0|  23|          16|          16|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |     24|  0| 280|         512|         480|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_return_0   |   9|          2|   16|         32|
    |ap_return_1   |   9|          2|   16|         32|
    |ap_return_10  |   9|          2|   16|         32|
    |ap_return_11  |   9|          2|   16|         32|
    |ap_return_12  |   9|          2|   16|         32|
    |ap_return_13  |   9|          2|   16|         32|
    |ap_return_14  |   9|          2|   16|         32|
    |ap_return_15  |   9|          2|   16|         32|
    |ap_return_2   |   9|          2|   16|         32|
    |ap_return_3   |   9|          2|   16|         32|
    |ap_return_4   |   9|          2|   16|         32|
    |ap_return_5   |   9|          2|   16|         32|
    |ap_return_6   |   9|          2|   16|         32|
    |ap_return_7   |   9|          2|   16|         32|
    |ap_return_8   |   9|          2|   16|         32|
    |ap_return_9   |   9|          2|   16|         32|
    +--------------+----+-----------+-----+-----------+
    |Total         | 144|         32|  256|        512|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln703_56_reg_2622                     |  16|   0|   16|          0|
    |add_ln703_57_reg_2627                     |  16|   0|   16|          0|
    |add_ln703_58_reg_2632                     |  16|   0|   16|          0|
    |add_ln703_59_reg_2637                     |  16|   0|   16|          0|
    |add_ln703_60_reg_2642                     |  16|   0|   16|          0|
    |add_ln703_61_reg_2647                     |  16|   0|   16|          0|
    |add_ln703_62_reg_2652                     |  16|   0|   16|          0|
    |add_ln703_reg_2617                        |  16|   0|   16|          0|
    |ap_ce_reg                                 |   1|   0|    1|          0|
    |ap_return_0_int_reg                       |  16|   0|   16|          0|
    |ap_return_10_int_reg                      |  16|   0|   16|          0|
    |ap_return_11_int_reg                      |  16|   0|   16|          0|
    |ap_return_12_int_reg                      |  16|   0|   16|          0|
    |ap_return_13_int_reg                      |  16|   0|   16|          0|
    |ap_return_14_int_reg                      |  16|   0|   16|          0|
    |ap_return_15_int_reg                      |  16|   0|   16|          0|
    |ap_return_1_int_reg                       |  16|   0|   16|          0|
    |ap_return_2_int_reg                       |  16|   0|   16|          0|
    |ap_return_3_int_reg                       |  16|   0|   16|          0|
    |ap_return_4_int_reg                       |  16|   0|   16|          0|
    |ap_return_5_int_reg                       |  16|   0|   16|          0|
    |ap_return_6_int_reg                       |  16|   0|   16|          0|
    |ap_return_7_int_reg                       |  16|   0|   16|          0|
    |ap_return_8_int_reg                       |  16|   0|   16|          0|
    |ap_return_9_int_reg                       |  16|   0|   16|          0|
    |c_cur_activ_1_reg_2662                    |  16|   0|   16|          0|
    |c_cur_activ_2_reg_2667                    |  16|   0|   16|          0|
    |c_cur_activ_3_reg_2672                    |  16|   0|   16|          0|
    |c_cur_activ_4_reg_2677                    |  16|   0|   16|          0|
    |c_cur_activ_5_reg_2682                    |  16|   0|   16|          0|
    |c_cur_activ_6_reg_2687                    |  16|   0|   16|          0|
    |c_cur_activ_7_reg_2692                    |  16|   0|   16|          0|
    |c_cur_activ_reg_2657                      |  16|   0|   16|          0|
    |c_pre_0_V_read_int_reg                    |  16|   0|   16|          0|
    |c_pre_1_V_read_int_reg                    |  16|   0|   16|          0|
    |c_pre_2_V_read_int_reg                    |  16|   0|   16|          0|
    |c_pre_3_V_read_int_reg                    |  16|   0|   16|          0|
    |c_pre_4_V_read_int_reg                    |  16|   0|   16|          0|
    |c_pre_5_V_read_int_reg                    |  16|   0|   16|          0|
    |c_pre_6_V_read_int_reg                    |  16|   0|   16|          0|
    |c_pre_7_V_read_int_reg                    |  16|   0|   16|          0|
    |gate_f_0_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_f_1_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_f_2_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_f_3_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_f_4_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_f_5_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_f_6_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_f_7_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_g_0_V_read_int_reg                   |  12|   0|   12|          0|
    |gate_g_1_V_read_int_reg                   |  12|   0|   12|          0|
    |gate_g_2_V_read_int_reg                   |  12|   0|   12|          0|
    |gate_g_3_V_read_int_reg                   |  12|   0|   12|          0|
    |gate_g_4_V_read_int_reg                   |  12|   0|   12|          0|
    |gate_g_5_V_read_int_reg                   |  12|   0|   12|          0|
    |gate_g_6_V_read_int_reg                   |  12|   0|   12|          0|
    |gate_g_7_V_read_int_reg                   |  12|   0|   12|          0|
    |gate_i_0_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_i_1_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_i_2_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_i_3_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_i_4_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_i_5_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_i_6_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_i_7_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_o_0_V_read_1_reg_2532                |  16|   0|   16|          0|
    |gate_o_0_V_read_1_reg_2532_pp0_iter1_reg  |  16|   0|   16|          0|
    |gate_o_0_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_o_1_V_read_1_reg_2527                |  16|   0|   16|          0|
    |gate_o_1_V_read_1_reg_2527_pp0_iter1_reg  |  16|   0|   16|          0|
    |gate_o_1_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_o_2_V_read_1_reg_2522                |  16|   0|   16|          0|
    |gate_o_2_V_read_1_reg_2522_pp0_iter1_reg  |  16|   0|   16|          0|
    |gate_o_2_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_o_3_V_read_1_reg_2517                |  16|   0|   16|          0|
    |gate_o_3_V_read_1_reg_2517_pp0_iter1_reg  |  16|   0|   16|          0|
    |gate_o_3_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_o_4_V_read_1_reg_2512                |  16|   0|   16|          0|
    |gate_o_4_V_read_1_reg_2512_pp0_iter1_reg  |  16|   0|   16|          0|
    |gate_o_4_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_o_5_V_read_1_reg_2507                |  16|   0|   16|          0|
    |gate_o_5_V_read_1_reg_2507_pp0_iter1_reg  |  16|   0|   16|          0|
    |gate_o_5_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_o_6_V_read_1_reg_2502                |  16|   0|   16|          0|
    |gate_o_6_V_read_1_reg_2502_pp0_iter1_reg  |  16|   0|   16|          0|
    |gate_o_6_V_read_int_reg                   |  16|   0|   16|          0|
    |gate_o_7_V_read_1_reg_2497                |  16|   0|   16|          0|
    |gate_o_7_V_read_1_reg_2497_pp0_iter1_reg  |  16|   0|   16|          0|
    |gate_o_7_V_read_int_reg                   |  16|   0|   16|          0|
    |trunc_ln708_10_reg_2592                   |  16|   0|   16|          0|
    |trunc_ln708_11_reg_2597                   |  16|   0|   16|          0|
    |trunc_ln708_12_reg_2602                   |  16|   0|   16|          0|
    |trunc_ln708_13_reg_2607                   |  16|   0|   16|          0|
    |trunc_ln708_14_reg_2612                   |  16|   0|   16|          0|
    |trunc_ln708_1_reg_2547                    |  16|   0|   16|          0|
    |trunc_ln708_2_reg_2552                    |  16|   0|   16|          0|
    |trunc_ln708_3_reg_2557                    |  16|   0|   16|          0|
    |trunc_ln708_4_reg_2562                    |  16|   0|   16|          0|
    |trunc_ln708_5_reg_2567                    |  16|   0|   16|          0|
    |trunc_ln708_6_reg_2572                    |  16|   0|   16|          0|
    |trunc_ln708_7_reg_2577                    |  16|   0|   16|          0|
    |trunc_ln708_8_reg_2582                    |  16|   0|   16|          0|
    |trunc_ln708_9_reg_2587                    |  16|   0|   16|          0|
    |trunc_ln708_s_reg_2542                    |  16|   0|   16|          0|
    |trunc_ln_reg_2537                         |  16|   0|   16|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1633|   0| 1633|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_0      | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_1      | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_2      | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_3      | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_4      | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_5      | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_6      | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_7      | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_8      | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_9      | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_10     | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_11     | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_12     | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_13     | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_14     | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_return_15     | out |   16| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|ap_ce            |  in |    1| ap_ctrl_hs |  lstm_tail_02.1 | return value |
|gate_i_0_V_read  |  in |   16|   ap_none  | gate_i_0_V_read |    scalar    |
|gate_i_1_V_read  |  in |   16|   ap_none  | gate_i_1_V_read |    scalar    |
|gate_i_2_V_read  |  in |   16|   ap_none  | gate_i_2_V_read |    scalar    |
|gate_i_3_V_read  |  in |   16|   ap_none  | gate_i_3_V_read |    scalar    |
|gate_i_4_V_read  |  in |   16|   ap_none  | gate_i_4_V_read |    scalar    |
|gate_i_5_V_read  |  in |   16|   ap_none  | gate_i_5_V_read |    scalar    |
|gate_i_6_V_read  |  in |   16|   ap_none  | gate_i_6_V_read |    scalar    |
|gate_i_7_V_read  |  in |   16|   ap_none  | gate_i_7_V_read |    scalar    |
|gate_f_0_V_read  |  in |   16|   ap_none  | gate_f_0_V_read |    scalar    |
|gate_f_1_V_read  |  in |   16|   ap_none  | gate_f_1_V_read |    scalar    |
|gate_f_2_V_read  |  in |   16|   ap_none  | gate_f_2_V_read |    scalar    |
|gate_f_3_V_read  |  in |   16|   ap_none  | gate_f_3_V_read |    scalar    |
|gate_f_4_V_read  |  in |   16|   ap_none  | gate_f_4_V_read |    scalar    |
|gate_f_5_V_read  |  in |   16|   ap_none  | gate_f_5_V_read |    scalar    |
|gate_f_6_V_read  |  in |   16|   ap_none  | gate_f_6_V_read |    scalar    |
|gate_f_7_V_read  |  in |   16|   ap_none  | gate_f_7_V_read |    scalar    |
|gate_g_0_V_read  |  in |   12|   ap_none  | gate_g_0_V_read |    scalar    |
|gate_g_1_V_read  |  in |   12|   ap_none  | gate_g_1_V_read |    scalar    |
|gate_g_2_V_read  |  in |   12|   ap_none  | gate_g_2_V_read |    scalar    |
|gate_g_3_V_read  |  in |   12|   ap_none  | gate_g_3_V_read |    scalar    |
|gate_g_4_V_read  |  in |   12|   ap_none  | gate_g_4_V_read |    scalar    |
|gate_g_5_V_read  |  in |   12|   ap_none  | gate_g_5_V_read |    scalar    |
|gate_g_6_V_read  |  in |   12|   ap_none  | gate_g_6_V_read |    scalar    |
|gate_g_7_V_read  |  in |   12|   ap_none  | gate_g_7_V_read |    scalar    |
|gate_o_0_V_read  |  in |   16|   ap_none  | gate_o_0_V_read |    scalar    |
|gate_o_1_V_read  |  in |   16|   ap_none  | gate_o_1_V_read |    scalar    |
|gate_o_2_V_read  |  in |   16|   ap_none  | gate_o_2_V_read |    scalar    |
|gate_o_3_V_read  |  in |   16|   ap_none  | gate_o_3_V_read |    scalar    |
|gate_o_4_V_read  |  in |   16|   ap_none  | gate_o_4_V_read |    scalar    |
|gate_o_5_V_read  |  in |   16|   ap_none  | gate_o_5_V_read |    scalar    |
|gate_o_6_V_read  |  in |   16|   ap_none  | gate_o_6_V_read |    scalar    |
|gate_o_7_V_read  |  in |   16|   ap_none  | gate_o_7_V_read |    scalar    |
|c_pre_0_V_read   |  in |   16|   ap_none  |  c_pre_0_V_read |    scalar    |
|c_pre_1_V_read   |  in |   16|   ap_none  |  c_pre_1_V_read |    scalar    |
|c_pre_2_V_read   |  in |   16|   ap_none  |  c_pre_2_V_read |    scalar    |
|c_pre_3_V_read   |  in |   16|   ap_none  |  c_pre_3_V_read |    scalar    |
|c_pre_4_V_read   |  in |   16|   ap_none  |  c_pre_4_V_read |    scalar    |
|c_pre_5_V_read   |  in |   16|   ap_none  |  c_pre_5_V_read |    scalar    |
|c_pre_6_V_read   |  in |   16|   ap_none  |  c_pre_6_V_read |    scalar    |
|c_pre_7_V_read   |  in |   16|   ap_none  |  c_pre_7_V_read |    scalar    |
+-----------------+-----+-----+------------+-----------------+--------------+

