// Seed: 664893829
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  integer id_7;
  assign id_5 = 1;
  wire id_8;
  assign id_7 = id_2;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    output uwire id_2
);
  wire id_4;
  assign id_2 = id_1;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
  always @(id_4) release id_2;
endmodule
