Timing Violation Report Min Delay Analysis

SmartTime Version 2025.2
Microchip Technology Inc. - Microchip Libero Software Release 2025.2 (Version 2025.2.0.14)
Date: Thu Jan 15 12:57:36 2026


Design: BaseDesign
Family: PolarFireSoC
Die: MPFS095T
Package: FCSG325
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_lt,fast_hv_lt,slow_lv_ht


Path 1
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[1]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_2[1]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            2.121
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            2.098
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 3
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[5]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[5]:D
  Delay (ns):              0.150
  Slack (ns):              0.075
  Arrival (ns):            2.100
  Required (ns):           2.025
  Operating Conditions: fast_hv_lt

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            2.101
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:D
  Delay (ns):              0.152
  Slack (ns):              0.078
  Arrival (ns):            2.102
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 6
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[2]:D
  Delay (ns):              0.154
  Slack (ns):              0.080
  Arrival (ns):            2.116
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 7
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_synch[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_resp_fifo/rd_gray_ptr_in_write[0]:D
  Delay (ns):              0.156
  Slack (ns):              0.080
  Arrival (ns):            2.097
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 8
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/genblk1.rst_synch_reg[0]:D
  Delay (ns):              0.156
  Slack (ns):              0.080
  Arrival (ns):            2.097
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 9
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_0[0]:D
  Delay (ns):              0.154
  Slack (ns):              0.081
  Arrival (ns):            2.097
  Required (ns):           2.016
  Operating Conditions: fast_hv_lt

Path 10
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_synch[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/debug_req_fifo/rd_gray_ptr_in_write[0]:D
  Delay (ns):              0.155
  Slack (ns):              0.082
  Arrival (ns):            3.663
  Required (ns):           3.581
  Operating Conditions: fast_hv_lt

Path 11
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[1]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[1]:D
  Delay (ns):              0.159
  Slack (ns):              0.082
  Arrival (ns):            2.129
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 12
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D
  Delay (ns):              0.157
  Slack (ns):              0.083
  Arrival (ns):            2.100
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 13
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[4].gpin2[4]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[4].gpin3[4]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            2.127
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 14
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            2.109
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 15
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:D
  Delay (ns):              0.159
  Slack (ns):              0.085
  Arrival (ns):            2.109
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 16
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:D
  Delay (ns):              0.160
  Slack (ns):              0.086
  Arrival (ns):            2.110
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 17
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13[0]:D
  Delay (ns):              0.160
  Slack (ns):              0.086
  Arrival (ns):            2.110
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 18
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_0[0]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS_1[0]:D
  Delay (ns):              0.161
  Slack (ns):              0.087
  Arrival (ns):            2.129
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 19
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:D
  Delay (ns):              0.162
  Slack (ns):              0.088
  Arrival (ns):            2.112
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 20
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[5].gpin1[5]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[5].gpin2[5]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.131
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 21
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:D
  Delay (ns):              0.163
  Slack (ns):              0.089
  Arrival (ns):            2.112
  Required (ns):           2.023
  Operating Conditions: fast_hv_lt

Path 22
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[10]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[10]:D
  Delay (ns):              0.239
  Slack (ns):              0.090
  Arrival (ns):            2.180
  Required (ns):           2.090
  Operating Conditions: fast_hv_lt

Path 23
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D
  Delay (ns):              0.164
  Slack (ns):              0.090
  Arrival (ns):            2.107
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 24
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D
  Delay (ns):              0.165
  Slack (ns):              0.091
  Arrival (ns):            2.108
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 25
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_0[0]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr_1[0]:D
  Delay (ns):              0.172
  Slack (ns):              0.099
  Arrival (ns):            2.103
  Required (ns):           2.004
  Operating Conditions: fast_hv_lt

Path 26
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[4]:SLn
  Delay (ns):              0.222
  Slack (ns):              0.107
  Arrival (ns):            2.180
  Required (ns):           2.073
  Operating Conditions: fast_hv_lt

Path 27
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[0]:SLn
  Delay (ns):              0.222
  Slack (ns):              0.107
  Arrival (ns):            2.180
  Required (ns):           2.073
  Operating Conditions: fast_hv_lt

Path 28
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[1]:SLn
  Delay (ns):              0.222
  Slack (ns):              0.108
  Arrival (ns):            2.180
  Required (ns):           2.072
  Operating Conditions: fast_hv_lt

Path 29
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D
  Delay (ns):              0.204
  Slack (ns):              0.110
  Arrival (ns):            2.166
  Required (ns):           2.056
  Operating Conditions: fast_hv_lt

Path 30
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/cmderr_ff[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/abstractcs_cmderr[1]:D
  Delay (ns):              0.186
  Slack (ns):              0.112
  Arrival (ns):            2.148
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 31
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[7]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[7]:D
  Delay (ns):              0.263
  Slack (ns):              0.118
  Arrival (ns):            2.219
  Required (ns):           2.101
  Operating Conditions: fast_hv_lt

Path 32
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[9]:D
  Delay (ns):              0.272
  Slack (ns):              0.118
  Arrival (ns):            3.561
  Required (ns):           3.443
  Operating Conditions: fast_hv_lt

Path 33
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[5]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[5]:D
  Delay (ns):              0.194
  Slack (ns):              0.120
  Arrival (ns):            2.159
  Required (ns):           2.039
  Operating Conditions: fast_hv_lt

Path 34
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:D
  Delay (ns):              0.194
  Slack (ns):              0.120
  Arrival (ns):            2.143
  Required (ns):           2.023
  Operating Conditions: fast_hv_lt

Path 35
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D
  Delay (ns):              0.194
  Slack (ns):              0.121
  Arrival (ns):            2.138
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 36
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[19]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[19]:D
  Delay (ns):              0.265
  Slack (ns):              0.122
  Arrival (ns):            2.221
  Required (ns):           2.099
  Operating Conditions: fast_hv_lt

Path 37
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[31]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[30]:D
  Delay (ns):              0.198
  Slack (ns):              0.122
  Arrival (ns):            3.500
  Required (ns):           3.378
  Operating Conditions: fast_hv_lt

Path 38
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D
  Delay (ns):              0.197
  Slack (ns):              0.122
  Arrival (ns):            2.140
  Required (ns):           2.018
  Operating Conditions: fast_hv_lt

Path 39
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6[0]:D
  Delay (ns):              0.196
  Slack (ns):              0.122
  Arrival (ns):            2.146
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 40
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3[0]:D
  Delay (ns):              0.195
  Slack (ns):              0.122
  Arrival (ns):            2.145
  Required (ns):           2.023
  Operating Conditions: fast_hv_lt

Path 41
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[4]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[3]:D
  Delay (ns):              0.199
  Slack (ns):              0.123
  Arrival (ns):            3.514
  Required (ns):           3.391
  Operating Conditions: fast_hv_lt

Path 42
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[1]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[0]:D
  Delay (ns):              0.198
  Slack (ns):              0.123
  Arrival (ns):            3.513
  Required (ns):           3.390
  Operating Conditions: fast_hv_lt

Path 43
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_m_env_call_ex:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_m_env_call_retr:D
  Delay (ns):              0.197
  Slack (ns):              0.124
  Arrival (ns):            2.153
  Required (ns):           2.029
  Operating Conditions: fast_hv_lt

Path 44
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[31]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[31]:D
  Delay (ns):              0.273
  Slack (ns):              0.124
  Arrival (ns):            2.229
  Required (ns):           2.105
  Operating Conditions: fast_hv_lt

Path 45
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[9]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[8]:D
  Delay (ns):              0.199
  Slack (ns):              0.124
  Arrival (ns):            3.524
  Required (ns):           3.400
  Operating Conditions: fast_hv_lt

Path 46
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[4].gpin3[4]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[4].APB_32.edge_pos[4]:D
  Delay (ns):              0.198
  Slack (ns):              0.124
  Arrival (ns):            2.166
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 47
  From: CoreTimer_C1_0/CoreTimer_C1_0/Load[12]:CLK
  To:   CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[12]:D
  Delay (ns):              0.198
  Slack (ns):              0.124
  Arrival (ns):            2.155
  Required (ns):           2.031
  Operating Conditions: fast_hv_lt

Path 48
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9[0]:D
  Delay (ns):              0.198
  Slack (ns):              0.124
  Arrival (ns):            2.148
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 49
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[21]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[20]:D
  Delay (ns):              0.204
  Slack (ns):              0.126
  Arrival (ns):            2.153
  Required (ns):           2.027
  Operating Conditions: fast_hv_lt

Path 50
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_i_access_misalign_error_ex:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/ex_retr_pipe_i_access_misalign_error_retr:D
  Delay (ns):              0.212
  Slack (ns):              0.126
  Arrival (ns):            2.171
  Required (ns):           2.045
  Operating Conditions: fast_hv_lt

Path 51
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[5]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[5]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.162
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 52
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[5]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[4]:D
  Delay (ns):              0.201
  Slack (ns):              0.126
  Arrival (ns):            3.526
  Required (ns):           3.400
  Operating Conditions: fast_hv_lt

Path 53
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[22]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[21]:D
  Delay (ns):              0.202
  Slack (ns):              0.126
  Arrival (ns):            3.504
  Required (ns):           3.378
  Operating Conditions: fast_hv_lt

Path 54
  From: MIV_ESS_C0_0/CoreUARTapb_0/controlReg2[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/iPRDATA[0]:D
  Delay (ns):              0.200
  Slack (ns):              0.126
  Arrival (ns):            2.168
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 55
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[39]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[38]:D
  Delay (ns):              0.202
  Slack (ns):              0.127
  Arrival (ns):            3.497
  Required (ns):           3.370
  Operating Conditions: fast_hv_lt

Path 56
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[35]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[34]:D
  Delay (ns):              0.202
  Slack (ns):              0.127
  Arrival (ns):            3.497
  Required (ns):           3.370
  Operating Conditions: fast_hv_lt

Path 57
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[2]:D
  Delay (ns):              0.203
  Slack (ns):              0.128
  Arrival (ns):            3.518
  Required (ns):           3.390
  Operating Conditions: fast_hv_lt

Path 58
  From: CoreTimer_C1_0/CoreTimer_C1_0/Load[25]:CLK
  To:   CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[25]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.159
  Required (ns):           2.031
  Operating Conditions: fast_hv_lt

Path 59
  From: CoreTimer_C1_0/CoreTimer_C1_0/Count[24]:CLK
  To:   CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[24]:D
  Delay (ns):              0.202
  Slack (ns):              0.128
  Arrival (ns):            2.175
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 60
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[19]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[18]:D
  Delay (ns):              0.206
  Slack (ns):              0.129
  Arrival (ns):            2.156
  Required (ns):           2.027
  Operating Conditions: fast_hv_lt

Path 61
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[1]:D
  Delay (ns):              0.205
  Slack (ns):              0.129
  Arrival (ns):            3.520
  Required (ns):           3.391
  Operating Conditions: fast_hv_lt

Path 62
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[27]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[26]:D
  Delay (ns):              0.205
  Slack (ns):              0.129
  Arrival (ns):            3.499
  Required (ns):           3.370
  Operating Conditions: fast_hv_lt

Path 63
  From: CoreTimer_C1_0/CoreTimer_C1_0/CountIsZeroReg:CLK
  To:   CoreTimer_C1_0/CoreTimer_C1_0/RawTimInt:D
  Delay (ns):              0.203
  Slack (ns):              0.129
  Arrival (ns):            2.171
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 64
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[8]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[7]:D
  Delay (ns):              0.204
  Slack (ns):              0.130
  Arrival (ns):            2.149
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 65
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_ackhavereset:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmstatus_allany_havereset:D
  Delay (ns):              0.207
  Slack (ns):              0.130
  Arrival (ns):            2.171
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 66
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[9]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[8]:D
  Delay (ns):              0.205
  Slack (ns):              0.131
  Arrival (ns):            2.150
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 67
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[2]:D
  Delay (ns):              0.205
  Slack (ns):              0.131
  Arrival (ns):            2.150
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 68
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[8]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[8]:D
  Delay (ns):              0.206
  Slack (ns):              0.131
  Arrival (ns):            2.178
  Required (ns):           2.047
  Operating Conditions: fast_hv_lt

Path 69
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[9]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[9]:D
  Delay (ns):              0.205
  Slack (ns):              0.131
  Arrival (ns):            2.159
  Required (ns):           2.028
  Operating Conditions: fast_hv_lt

Path 70
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[11]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[11]:D
  Delay (ns):              0.205
  Slack (ns):              0.131
  Arrival (ns):            2.159
  Required (ns):           2.028
  Operating Conditions: fast_hv_lt

Path 71
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[25]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[24]:D
  Delay (ns):              0.207
  Slack (ns):              0.131
  Arrival (ns):            3.501
  Required (ns):           3.370
  Operating Conditions: fast_hv_lt

Path 72
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[36]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[35]:D
  Delay (ns):              0.206
  Slack (ns):              0.131
  Arrival (ns):            3.501
  Required (ns):           3.370
  Operating Conditions: fast_hv_lt

Path 73
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[21]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[20]:D
  Delay (ns):              0.207
  Slack (ns):              0.131
  Arrival (ns):            3.509
  Required (ns):           3.378
  Operating Conditions: fast_hv_lt

Path 74
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[17]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[16]:D
  Delay (ns):              0.207
  Slack (ns):              0.131
  Arrival (ns):            3.509
  Required (ns):           3.378
  Operating Conditions: fast_hv_lt

Path 75
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:D
  Delay (ns):              0.204
  Slack (ns):              0.131
  Arrival (ns):            2.163
  Required (ns):           2.032
  Operating Conditions: fast_hv_lt

Path 76
  From: MIV_ESS_C0_0/CoreUARTapb_0/controlReg2[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_byte[7]:D
  Delay (ns):              0.205
  Slack (ns):              0.131
  Arrival (ns):            2.173
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 77
  From: MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[4].gpin1[4]:CLK
  To:   MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[4].gpin2[4]:D
  Delay (ns):              0.205
  Slack (ns):              0.131
  Arrival (ns):            2.173
  Required (ns):           2.042
  Operating Conditions: fast_hv_lt

Path 78
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[15]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[14]:D
  Delay (ns):              0.209
  Slack (ns):              0.132
  Arrival (ns):            2.159
  Required (ns):           2.027
  Operating Conditions: fast_hv_lt

Path 79
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/data_0_reg[9]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[9]:D
  Delay (ns):              0.270
  Slack (ns):              0.132
  Arrival (ns):            2.226
  Required (ns):           2.094
  Operating Conditions: fast_hv_lt

Path 80
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[7]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[7]:D
  Delay (ns):              0.206
  Slack (ns):              0.132
  Arrival (ns):            2.160
  Required (ns):           2.028
  Operating Conditions: fast_hv_lt

Path 81
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_2[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_1[0]:D
  Delay (ns):              0.206
  Slack (ns):              0.132
  Arrival (ns):            2.149
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 82
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_Z[3]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_Z[3]:D
  Delay (ns):              0.200
  Slack (ns):              0.132
  Arrival (ns):            2.148
  Required (ns):           2.016
  Operating Conditions: fast_hv_lt

Path 83
  From: CoreTimer_C1_0/CoreTimer_C1_0/Count[6]:CLK
  To:   CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[6]:D
  Delay (ns):              0.239
  Slack (ns):              0.132
  Arrival (ns):            2.211
  Required (ns):           2.079
  Operating Conditions: fast_hv_lt

Path 84
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/prescale_counter[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/miv_rv32_debug_sba_0/timeout:D
  Delay (ns):              0.207
  Slack (ns):              0.133
  Arrival (ns):            2.159
  Required (ns):           2.026
  Operating Conditions: fast_hv_lt

Path 85
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_ndmreset:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/havereset_skip_pwrup:D
  Delay (ns):              0.210
  Slack (ns):              0.133
  Arrival (ns):            2.174
  Required (ns):           2.041
  Operating Conditions: fast_hv_lt

Path 86
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr[1]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr[3]:D
  Delay (ns):              0.207
  Slack (ns):              0.133
  Arrival (ns):            2.148
  Required (ns):           2.015
  Operating Conditions: fast_hv_lt

Path 87
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr[0]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock:D
  Delay (ns):              0.207
  Slack (ns):              0.133
  Arrival (ns):            2.148
  Required (ns):           2.015
  Operating Conditions: fast_hv_lt

Path 88
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:CLK
  To:   CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11[0]:D
  Delay (ns):              0.207
  Slack (ns):              0.133
  Arrival (ns):            2.157
  Required (ns):           2.024
  Operating Conditions: fast_hv_lt

Path 89
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/dmcontrol_dmactive:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[5]:SLn
  Delay (ns):              0.267
  Slack (ns):              0.134
  Arrival (ns):            2.225
  Required (ns):           2.091
  Operating Conditions: fast_hv_lt

Path 90
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[2]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[2]:D
  Delay (ns):              0.208
  Slack (ns):              0.134
  Arrival (ns):            2.170
  Required (ns):           2.036
  Operating Conditions: fast_hv_lt

Path 91
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/command_reg[10]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_csr_addr[10]:D
  Delay (ns):              0.208
  Slack (ns):              0.134
  Arrival (ns):            2.162
  Required (ns):           2.028
  Operating Conditions: fast_hv_lt

Path 92
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[16]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[15]:D
  Delay (ns):              0.210
  Slack (ns):              0.134
  Arrival (ns):            3.503
  Required (ns):           3.369
  Operating Conditions: fast_hv_lt

Path 93
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[32]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[31]:D
  Delay (ns):              0.242
  Slack (ns):              0.134
  Arrival (ns):            3.567
  Required (ns):           3.433
  Operating Conditions: fast_hv_lt

Path 94
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset:D
  Delay (ns):              0.202
  Slack (ns):              0.134
  Arrival (ns):            3.495
  Required (ns):           3.361
  Operating Conditions: fast_hv_lt

Path 95
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.apb_st[3]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/gen_apb_byte_shim.penable:D
  Delay (ns):              0.207
  Slack (ns):              0.134
  Arrival (ns):            2.153
  Required (ns):           2.019
  Operating Conditions: fast_hv_lt

Path 96
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[56]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/div_divisor[55]:D
  Delay (ns):              0.209
  Slack (ns):              0.135
  Arrival (ns):            2.155
  Required (ns):           2.020
  Operating Conditions: fast_hv_lt

Path 97
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/miv_rv32_debug_du_0/debug_op_wr_data[30]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_exu_0/exu_result_reg_int[30]:D
  Delay (ns):              0.209
  Slack (ns):              0.135
  Arrival (ns):            2.169
  Required (ns):           2.034
  Operating Conditions: fast_hv_lt

Path 98
  From: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[18]:CLK
  To:   MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[17]:D
  Delay (ns):              0.211
  Slack (ns):              0.135
  Arrival (ns):            3.513
  Required (ns):           3.378
  Operating Conditions: fast_hv_lt

Path 99
  From: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK
  To:   MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D
  Delay (ns):              0.209
  Slack (ns):              0.135
  Arrival (ns):            2.152
  Required (ns):           2.017
  Operating Conditions: fast_hv_lt

Path 100
  From: CoreTimer_C1_0/CoreTimer_C1_0/Count[30]:CLK
  To:   CoreTimer_C1_0/CoreTimer_C1_0/iPRDATA[30]:D
  Delay (ns):              0.246
  Slack (ns):              0.136
  Arrival (ns):            2.219
  Required (ns):           2.083
  Operating Conditions: fast_hv_lt

