# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 12.1 Build 177 11/07/2012 SJ Full Version
# Date created = 14:22:33  April 10, 2014
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ADC_TESTING_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY ADC_TESTING
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:22:33  APRIL 10, 2014"
set_global_assignment -name LAST_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name VHDL_FILE ADC_TESTING.vhd
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_AE23 -to LEDS[0]
set_location_assignment PIN_AF23 -to LEDS[1]
set_location_assignment PIN_AB21 -to LEDS[2]
set_location_assignment PIN_AC22 -to LEDS[3]
set_location_assignment PIN_AD22 -to LEDS[4]
set_location_assignment PIN_AD23 -to LEDS[5]
set_location_assignment PIN_AD21 -to LEDS[6]
set_location_assignment PIN_AC21 -to LEDS[7]
set_location_assignment PIN_AA14 -to LEDS[8]
set_location_assignment PIN_Y13 -to LEDS[9]
set_location_assignment PIN_AA13 -to LEDS[10]
set_location_assignment PIN_AC14 -to LEDS[11]
set_location_assignment PIN_D13 -to CLK_27
set_global_assignment -name CDF_FILE output_files/Chain5.cdf
set_location_assignment PIN_D25 -to S_CLK
set_location_assignment PIN_J22 -to CS
set_location_assignment PIN_E26 -to DATA
set_location_assignment PIN_K26 -to CS_test
set_location_assignment PIN_M22 -to DATA_test
set_location_assignment PIN_K25 -to S_CLK_test
set_location_assignment PIN_G26 -to pause
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top