Line number: 
[162, 168]
Comment: 
This block defines a synchronous resettable register. On a negative edge of the reset signal `reset_n`, it initializes to 11927; on a positive edge of `clk`, it updates to `writedata` if `period_l_wr_strobe` is high.