Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Apr 11 16:09:32 2022
| Host         : DESKTOP-620LK0K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       27          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/divizor_ceas_0/inst/counter_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/divizor_ceas_0/inst/counter_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/numarator_59_0/inst/carry_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.919        0.000                      0                   27        0.183        0.000                      0                   27        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        16.919        0.000                      0                   27        0.183        0.000                      0                   27        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.919ns  (required time - arrival time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 1.578ns (52.188%)  route 1.446ns (47.812%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 24.025 - 20.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          3.080     4.561    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.017 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/Q
                         net (fo=15, routed)          1.446     6.463    design_1_i/divizor_ceas_0/inst/out[0]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.137 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.585 r  design_1_i/divizor_ceas_0/inst/counter_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.585    design_1_i/divizor_ceas_0/inst/counter_reg[26]_i_2_n_6
    SLICE_X1Y111         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.614    24.025    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y111         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[25]/C
                         clock pessimism              0.453    24.478    
                         clock uncertainty           -0.035    24.442    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.062    24.504    design_1_i/divizor_ceas_0/inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         24.504    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 16.919    

Slack (MET) :             16.945ns  (required time - arrival time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 1.464ns (50.314%)  route 1.446ns (49.686%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 23.916 - 20.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          3.080     4.561    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.017 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/Q
                         net (fo=15, routed)          1.446     6.463    design_1_i/divizor_ceas_0/inst/out[0]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.137 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.471 r  design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.471    design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_6
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.505    23.916    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[21]/C
                         clock pessimism              0.474    24.390    
                         clock uncertainty           -0.035    24.354    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)        0.062    24.416    design_1_i/divizor_ceas_0/inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         24.416    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 16.945    

Slack (MET) :             16.966ns  (required time - arrival time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 1.443ns (49.953%)  route 1.446ns (50.047%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 23.916 - 20.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          3.080     4.561    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.017 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/Q
                         net (fo=15, routed)          1.446     6.463    design_1_i/divizor_ceas_0/inst/out[0]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.137 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.450 r  design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.450    design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_4
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.505    23.916    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[23]/C
                         clock pessimism              0.474    24.390    
                         clock uncertainty           -0.035    24.354    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)        0.062    24.416    design_1_i/divizor_ceas_0/inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         24.416    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                 16.966    

Slack (MET) :             17.014ns  (required time - arrival time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 1.483ns (50.637%)  route 1.446ns (49.363%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 24.025 - 20.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          3.080     4.561    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.017 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/Q
                         net (fo=15, routed)          1.446     6.463    design_1_i/divizor_ceas_0/inst/out[0]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.137 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.490 r  design_1_i/divizor_ceas_0/inst/counter_reg[26]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.490    design_1_i/divizor_ceas_0/inst/counter_reg[26]_i_2_n_5
    SLICE_X1Y111         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.614    24.025    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y111         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[26]/C
                         clock pessimism              0.453    24.478    
                         clock uncertainty           -0.035    24.442    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.062    24.504    design_1_i/divizor_ceas_0/inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         24.504    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                 17.014    

Slack (MET) :             17.030ns  (required time - arrival time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 1.467ns (50.366%)  route 1.446ns (49.634%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 24.025 - 20.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          3.080     4.561    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.017 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/Q
                         net (fo=15, routed)          1.446     6.463    design_1_i/divizor_ceas_0/inst/out[0]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.137 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.251 r  design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.251    design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.474 r  design_1_i/divizor_ceas_0/inst/counter_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.474    design_1_i/divizor_ceas_0/inst/counter_reg[26]_i_2_n_7
    SLICE_X1Y111         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.614    24.025    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y111         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[24]/C
                         clock pessimism              0.453    24.478    
                         clock uncertainty           -0.035    24.442    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.062    24.504    design_1_i/divizor_ceas_0/inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         24.504    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                 17.030    

Slack (MET) :             17.040ns  (required time - arrival time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 1.369ns (48.637%)  route 1.446ns (51.363%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 23.916 - 20.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          3.080     4.561    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.017 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/Q
                         net (fo=15, routed)          1.446     6.463    design_1_i/divizor_ceas_0/inst/out[0]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.137 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.376 r  design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.376    design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_5
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.505    23.916    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[22]/C
                         clock pessimism              0.474    24.390    
                         clock uncertainty           -0.035    24.354    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)        0.062    24.416    design_1_i/divizor_ceas_0/inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         24.416    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                 17.040    

Slack (MET) :             17.056ns  (required time - arrival time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 1.353ns (48.344%)  route 1.446ns (51.656%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns = ( 23.916 - 20.000 ) 
    Source Clock Delay      (SCD):    4.561ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          3.080     4.561    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456     5.017 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/Q
                         net (fo=15, routed)          1.446     6.463    design_1_i/divizor_ceas_0/inst/out[0]
    SLICE_X1Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.137 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.137    design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.360 r  design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.360    design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_7
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.505    23.916    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[20]/C
                         clock pessimism              0.474    24.390    
                         clock uncertainty           -0.035    24.354    
    SLICE_X1Y110         FDRE (Setup_fdre_C_D)        0.062    24.416    design_1_i/divizor_ceas_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         24.416    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                 17.056    

Slack (MET) :             17.195ns  (required time - arrival time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 1.674ns (67.495%)  route 0.806ns (32.505%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 23.787 - 20.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          3.057     4.539    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y105         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     4.995 f  design_1_i/divizor_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           0.806     5.801    design_1_i/divizor_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y105         LUT1 (Prop_lut1_I0_O)        0.124     5.925 r  design_1_i/divizor_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.925    design_1_i/divizor_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.457 r  design_1_i/divizor_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.457    design_1_i/divizor_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.571 r  design_1_i/divizor_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.571    design_1_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.685 r  design_1_i/divizor_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    design_1_i/divizor_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.019 r  design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.019    design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_6
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.376    23.787    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[13]/C
                         clock pessimism              0.401    24.188    
                         clock uncertainty           -0.035    24.152    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.062    24.214    design_1_i/divizor_ceas_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         24.214    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                 17.195    

Slack (MET) :             17.216ns  (required time - arrival time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.653ns (67.218%)  route 0.806ns (32.782%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 23.787 - 20.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          3.057     4.539    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y105         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     4.995 f  design_1_i/divizor_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           0.806     5.801    design_1_i/divizor_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y105         LUT1 (Prop_lut1_I0_O)        0.124     5.925 r  design_1_i/divizor_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.925    design_1_i/divizor_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.457 r  design_1_i/divizor_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.457    design_1_i/divizor_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.571 r  design_1_i/divizor_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.571    design_1_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.685 r  design_1_i/divizor_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    design_1_i/divizor_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.998 r  design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.998    design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_4
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.376    23.787    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[15]/C
                         clock pessimism              0.401    24.188    
                         clock uncertainty           -0.035    24.152    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.062    24.214    design_1_i/divizor_ceas_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         24.214    
                         arrival time                          -6.998    
  -------------------------------------------------------------------
                         slack                                 17.216    

Slack (MET) :             17.290ns  (required time - arrival time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 1.579ns (66.201%)  route 0.806ns (33.799%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 23.787 - 20.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          3.057     4.539    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y105         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.456     4.995 f  design_1_i/divizor_ceas_0/inst/counter_reg[0]/Q
                         net (fo=1, routed)           0.806     5.801    design_1_i/divizor_ceas_0/inst/counter_reg_n_0_[0]
    SLICE_X1Y105         LUT1 (Prop_lut1_I0_O)        0.124     5.925 r  design_1_i/divizor_ceas_0/inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.925    design_1_i/divizor_ceas_0/inst/counter[0]_i_2_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.457 r  design_1_i/divizor_ceas_0/inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.457    design_1_i/divizor_ceas_0/inst/counter_reg[0]_i_1_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.571 r  design_1_i/divizor_ceas_0/inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.571    design_1_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.685 r  design_1_i/divizor_ceas_0/inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.685    design_1_i/divizor_ceas_0/inst/counter_reg[8]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.924 r  design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.924    design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_5
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000    20.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.376    23.787    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[14]/C
                         clock pessimism              0.401    24.188    
                         clock uncertainty           -0.035    24.152    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.062    24.214    design_1_i/divizor_ceas_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         24.214    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                 17.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.355ns (76.645%)  route 0.108ns (23.355%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.195     1.444    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  design_1_i/divizor_ceas_0/inst/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.694    design_1_i/divizor_ceas_0/inst/counter_reg_n_0_[15]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.854 r  design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.854    design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.908 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_7
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.538     1.975    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[16]/C
                         clock pessimism             -0.356     1.619    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.105     1.724    design_1_i/divizor_ceas_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.366ns (77.187%)  route 0.108ns (22.813%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.195     1.444    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  design_1_i/divizor_ceas_0/inst/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.694    design_1_i/divizor_ceas_0/inst/counter_reg_n_0_[15]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.854 r  design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.854    design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.919 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_5
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.538     1.975    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[18]/C
                         clock pessimism             -0.356     1.619    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.105     1.724    design_1_i/divizor_ceas_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.330%)  route 0.108ns (21.670%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.195     1.444    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  design_1_i/divizor_ceas_0/inst/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.694    design_1_i/divizor_ceas_0/inst/counter_reg_n_0_[15]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.854 r  design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.854    design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.944 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.944    design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_6
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.538     1.975    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
                         clock pessimism             -0.356     1.619    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.105     1.724    design_1_i/divizor_ceas_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.391ns (78.330%)  route 0.108ns (21.670%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.195     1.444    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  design_1_i/divizor_ceas_0/inst/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.694    design_1_i/divizor_ceas_0/inst/counter_reg_n_0_[15]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.854 r  design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.854    design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.944 r  design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    design_1_i/divizor_ceas_0/inst/counter_reg[17]_i_1_n_4
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.538     1.975    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y109         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[19]/C
                         clock pessimism             -0.356     1.619    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.105     1.724    design_1_i/divizor_ceas_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.243     1.492    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  design_1_i/divizor_ceas_0/inst/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.742    design_1_i/divizor_ceas_0/inst/counter_reg_n_0_[7]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  design_1_i/divizor_ceas_0/inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    design_1_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_4
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.442     1.879    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[7]/C
                         clock pessimism             -0.387     1.492    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.105     1.597    design_1_i/divizor_ceas_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.195     1.444    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  design_1_i/divizor_ceas_0/inst/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.694    design_1_i/divizor_ceas_0/inst/counter_reg_n_0_[15]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_4
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.384     1.821    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[15]/C
                         clock pessimism             -0.377     1.444    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.105     1.549    design_1_i/divizor_ceas_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.265     1.515    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  design_1_i/divizor_ceas_0/inst/counter_reg[20]/Q
                         net (fo=1, routed)           0.105     1.761    design_1_i/divizor_ceas_0/inst/counter_reg_n_0_[20]
    SLICE_X1Y110         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    design_1_i/divizor_ceas_0/inst/counter_reg[20]_i_1_n_7
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.464     1.901    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[20]/C
                         clock pessimism             -0.387     1.515    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    design_1_i/divizor_ceas_0/inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.243     1.492    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  design_1_i/divizor_ceas_0/inst/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.739    design_1_i/divizor_ceas_0/inst/counter_reg_n_0_[4]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.854 r  design_1_i/divizor_ceas_0/inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.854    design_1_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_7
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.442     1.879    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[4]/C
                         clock pessimism             -0.387     1.492    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.105     1.597    design_1_i/divizor_ceas_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.195     1.444    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  design_1_i/divizor_ceas_0/inst/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.691    design_1_i/divizor_ceas_0/inst/counter_reg_n_0_[12]
    SLICE_X1Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    design_1_i/divizor_ceas_0/inst/counter_reg[12]_i_1_n_7
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.384     1.821    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[12]/C
                         clock pessimism             -0.377     1.444    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.105     1.549    design_1_i/divizor_ceas_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.243     1.492    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  design_1_i/divizor_ceas_0/inst/counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.743    design_1_i/divizor_ceas_0/inst/counter_reg_n_0_[6]
    SLICE_X1Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  design_1_i/divizor_ceas_0/inst/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    design_1_i/divizor_ceas_0/inst/counter_reg[4]_i_1_n_5
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.442     1.879    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[6]/C
                         clock pessimism             -0.387     1.492    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.105     1.597    design_1_i/divizor_ceas_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk_in_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y105  design_1_i/divizor_ceas_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y107  design_1_i/divizor_ceas_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y107  design_1_i/divizor_ceas_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y108  design_1_i/divizor_ceas_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y108  design_1_i/divizor_ceas_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y108  design_1_i/divizor_ceas_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y108  design_1_i/divizor_ceas_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y109  design_1_i/divizor_ceas_0/inst/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y109  design_1_i/divizor_ceas_0/inst/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y109  design_1_i/divizor_ceas_0/inst/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y105  design_1_i/divizor_ceas_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y105  design_1_i/divizor_ceas_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y107  design_1_i/divizor_ceas_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y107  design_1_i/divizor_ceas_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y107  design_1_i/divizor_ceas_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y107  design_1_i/divizor_ceas_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y108  design_1_i/divizor_ceas_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y108  design_1_i/divizor_ceas_0/inst/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y108  design_1_i/divizor_ceas_0/inst/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X1Y108  design_1_i/divizor_ceas_0/inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  design_1_i/divizor_ceas_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y105  design_1_i/divizor_ceas_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107  design_1_i/divizor_ceas_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107  design_1_i/divizor_ceas_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107  design_1_i/divizor_ceas_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y107  design_1_i/divizor_ceas_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108  design_1_i/divizor_ceas_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108  design_1_i/divizor_ceas_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108  design_1_i/divizor_ceas_0/inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108  design_1_i/divizor_ceas_0/inst/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/afisare_7seg_0/inst/An_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.390ns  (logic 4.030ns (54.536%)  route 3.360ns (45.464%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  design_1_i/afisare_7seg_0/inst/An_reg[2]/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/afisare_7seg_0/inst/An_reg[2]/Q
                         net (fo=1, routed)           3.360     3.816    An_0_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.390 r  An_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.390    An_0[2]
    T9                                                                r  An_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/afisare_7seg_0/inst/Seg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.369ns  (logic 4.011ns (54.440%)  route 3.357ns (45.560%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  design_1_i/afisare_7seg_0/inst/Seg_reg[1]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/afisare_7seg_0/inst/Seg_reg[1]/Q
                         net (fo=1, routed)           3.357     3.813    Seg_0_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.369 r  Seg_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.369    Seg_0[1]
    R10                                                               r  Seg_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/afisare_7seg_0/inst/Seg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.360ns  (logic 4.033ns (54.799%)  route 3.327ns (45.201%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  design_1_i/afisare_7seg_0/inst/Seg_reg[0]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/afisare_7seg_0/inst/Seg_reg[0]/Q
                         net (fo=1, routed)           3.327     3.783    Seg_0_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.360 r  Seg_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.360    Seg_0[0]
    T10                                                               r  Seg_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/afisare_7seg_0/inst/Seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 4.017ns (57.924%)  route 2.918ns (42.076%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  design_1_i/afisare_7seg_0/inst/Seg_reg[5]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/afisare_7seg_0/inst/Seg_reg[5]/Q
                         net (fo=1, routed)           2.918     3.374    Seg_0_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.934 r  Seg_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.934    Seg_0[5]
    T11                                                               r  Seg_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/afisare_7seg_0/inst/Seg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.490ns  (logic 4.128ns (63.597%)  route 2.363ns (36.403%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  design_1_i/afisare_7seg_0/inst/Seg_reg[4]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/afisare_7seg_0/inst/Seg_reg[4]/Q
                         net (fo=1, routed)           2.363     2.782    Seg_0_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.709     6.490 r  Seg_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.490    Seg_0[4]
    P15                                                               r  Seg_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/afisare_7seg_0/inst/Seg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.307ns  (logic 4.006ns (63.521%)  route 2.301ns (36.479%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  design_1_i/afisare_7seg_0/inst/Seg_reg[3]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/afisare_7seg_0/inst/Seg_reg[3]/Q
                         net (fo=1, routed)           2.301     2.757    Seg_0_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     6.307 r  Seg_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.307    Seg_0[3]
    K13                                                               r  Seg_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/afisare_7seg_0/inst/An_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            An_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 4.146ns (66.713%)  route 2.069ns (33.287%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  design_1_i/afisare_7seg_0/inst/An_reg[3]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/afisare_7seg_0/inst/An_reg[3]/Q
                         net (fo=1, routed)           2.069     2.488    An_0_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.727     6.215 r  An_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.215    An_0[3]
    J14                                                               r  An_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/afisare_7seg_0/inst/DP_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 3.995ns (65.898%)  route 2.067ns (34.102%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE                         0.000     0.000 r  design_1_i/afisare_7seg_0/inst/DP_reg/C
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/afisare_7seg_0/inst/DP_reg/Q
                         net (fo=1, routed)           2.067     2.523    DP_0_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.539     6.062 r  DP_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.062    DP_0
    H15                                                               r  DP_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/afisare_7seg_0/inst/Seg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.855ns  (logic 4.128ns (70.510%)  route 1.727ns (29.490%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  design_1_i/afisare_7seg_0/inst/Seg_reg[6]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/afisare_7seg_0/inst/Seg_reg[6]/Q
                         net (fo=1, routed)           1.727     2.146    Seg_0_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.709     5.855 r  Seg_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.855    Seg_0[6]
    L18                                                               r  Seg_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/afisare_7seg_0/inst/Seg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Seg_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.815ns  (logic 4.087ns (70.285%)  route 1.728ns (29.715%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  design_1_i/afisare_7seg_0/inst/Seg_reg[2]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/afisare_7seg_0/inst/Seg_reg[2]/Q
                         net (fo=1, routed)           1.728     2.147    Seg_0_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.668     5.815 r  Seg_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.815    Seg_0[2]
    K16                                                               r  Seg_0[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/numarator_59_0/inst/carry_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/numarator_59_0/inst/carry_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE                         0.000     0.000 r  design_1_i/numarator_59_0/inst/carry_out_reg/C
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/numarator_59_0/inst/carry_out_reg/Q
                         net (fo=7, routed)           0.168     0.309    design_1_i/numarator_59_0/inst/carry_out
    SLICE_X1Y96          LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  design_1_i/numarator_59_0/inst/carry_out_i_1/O
                         net (fo=1, routed)           0.000     0.354    design_1_i/numarator_59_0/inst/carry_out_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  design_1_i/numarator_59_0/inst/carry_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/numarator_59_1/inst/valoare_bin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.596%)  route 0.182ns (49.404%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/Q
                         net (fo=10, routed)          0.182     0.323    design_1_i/numarator_59_1/inst/valoare_bin[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I1_O)        0.045     0.368 r  design_1_i/numarator_59_1/inst/valoare_bin[5]_i_3/O
                         net (fo=1, routed)           0.000     0.368    design_1_i/numarator_59_1/inst/p_0_in[5]
    SLICE_X3Y96          FDRE                                         r  design_1_i/numarator_59_1/inst/valoare_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/numarator_59_1/inst/valoare_bin_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/Q
                         net (fo=10, routed)          0.203     0.344    design_1_i/numarator_59_1/inst/valoare_bin[1]
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.042     0.386 r  design_1_i/numarator_59_1/inst/valoare_bin[2]_i_1/O
                         net (fo=1, routed)           0.000     0.386    design_1_i/numarator_59_1/inst/p_0_in[2]
    SLICE_X3Y96          FDRE                                         r  design_1_i/numarator_59_1/inst/valoare_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/numarator_59_0/inst/valoare_bin_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/numarator_59_0/inst/valoare_bin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.227ns (58.785%)  route 0.159ns (41.214%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  design_1_i/numarator_59_0/inst/valoare_bin_reg[4]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/numarator_59_0/inst/valoare_bin_reg[4]/Q
                         net (fo=9, routed)           0.159     0.287    design_1_i/numarator_59_0/inst/valoare_bin[4]
    SLICE_X1Y94          LUT6 (Prop_lut6_I4_O)        0.099     0.386 r  design_1_i/numarator_59_0/inst/valoare_bin[5]_i_3/O
                         net (fo=1, routed)           0.000     0.386    design_1_i/numarator_59_0/inst/p_0_in[5]
    SLICE_X1Y94          FDRE                                         r  design_1_i/numarator_59_0/inst/valoare_bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/Q
                         net (fo=10, routed)          0.203     0.344    design_1_i/numarator_59_1/inst/valoare_bin[1]
    SLICE_X3Y96          LUT2 (Prop_lut2_I1_O)        0.045     0.389 r  design_1_i/numarator_59_1/inst/valoare_bin[1]_i_1/O
                         net (fo=1, routed)           0.000     0.389    design_1_i/numarator_59_1/inst/p_0_in[1]
    SLICE_X3Y96          FDRE                                         r  design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/numarator_59_1/inst/valoare_bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.184ns (47.352%)  route 0.205ns (52.648%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/Q
                         net (fo=10, routed)          0.205     0.346    design_1_i/numarator_59_1/inst/valoare_bin[1]
    SLICE_X3Y96          LUT5 (Prop_lut5_I2_O)        0.043     0.389 r  design_1_i/numarator_59_1/inst/valoare_bin[4]_i_1/O
                         net (fo=1, routed)           0.000     0.389    design_1_i/numarator_59_1/inst/p_0_in[4]
    SLICE_X3Y96          FDRE                                         r  design_1_i/numarator_59_1/inst/valoare_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/numarator_59_0/inst/valoare_bin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/numarator_59_0/inst/valoare_bin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.768%)  route 0.203ns (52.232%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  design_1_i/numarator_59_0/inst/valoare_bin_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/numarator_59_0/inst/valoare_bin_reg[0]/Q
                         net (fo=8, routed)           0.203     0.344    design_1_i/numarator_59_0/inst/valoare_bin[0]
    SLICE_X1Y92          LUT4 (Prop_lut4_I1_O)        0.045     0.389 r  design_1_i/numarator_59_0/inst/valoare_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     0.389    design_1_i/numarator_59_0/inst/p_0_in[3]
    SLICE_X1Y92          FDRE                                         r  design_1_i/numarator_59_0/inst/valoare_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/numarator_59_1/inst/valoare_bin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.621%)  route 0.205ns (52.379%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/numarator_59_1/inst/valoare_bin_reg[1]/Q
                         net (fo=10, routed)          0.205     0.346    design_1_i/numarator_59_1/inst/valoare_bin[1]
    SLICE_X3Y96          LUT4 (Prop_lut4_I0_O)        0.045     0.391 r  design_1_i/numarator_59_1/inst/valoare_bin[3]_i_1/O
                         net (fo=1, routed)           0.000     0.391    design_1_i/numarator_59_1/inst/p_0_in[3]
    SLICE_X3Y96          FDRE                                         r  design_1_i/numarator_59_1/inst/valoare_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/numarator_59_0/inst/valoare_bin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/numarator_59_0/inst/valoare_bin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.189ns (48.167%)  route 0.203ns (51.833%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  design_1_i/numarator_59_0/inst/valoare_bin_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/numarator_59_0/inst/valoare_bin_reg[0]/Q
                         net (fo=8, routed)           0.203     0.344    design_1_i/numarator_59_0/inst/valoare_bin[0]
    SLICE_X1Y92          LUT5 (Prop_lut5_I1_O)        0.048     0.392 r  design_1_i/numarator_59_0/inst/valoare_bin[4]_i_1/O
                         net (fo=1, routed)           0.000     0.392    design_1_i/numarator_59_0/inst/p_0_in[4]
    SLICE_X1Y92          FDRE                                         r  design_1_i/numarator_59_0/inst/valoare_bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/numarator_59_0/inst/valoare_bin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/numarator_59_0/inst/valoare_bin_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.186ns (46.020%)  route 0.218ns (53.980%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  design_1_i/numarator_59_0/inst/valoare_bin_reg[0]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/numarator_59_0/inst/valoare_bin_reg[0]/Q
                         net (fo=8, routed)           0.218     0.359    design_1_i/numarator_59_0/inst/valoare_bin[0]
    SLICE_X1Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.404 r  design_1_i/numarator_59_0/inst/valoare_bin[0]_i_1/O
                         net (fo=1, routed)           0.000     0.404    design_1_i/numarator_59_0/inst/p_0_in[0]
    SLICE_X1Y94          FDRE                                         r  design_1_i/numarator_59_0/inst/valoare_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            clk_out_led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 3.976ns (58.725%)  route 2.795ns (41.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          3.062     4.544    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y111         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.456     5.000 r  design_1_i/divizor_ceas_0/inst/counter_reg[26]/Q
                         net (fo=9, routed)           2.795     7.794    clk_out_led_0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.315 r  clk_out_led_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.315    clk_out_led_0
    H17                                                               r  clk_out_led_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/divizor_ceas_0/inst/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            clk_out_led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.362ns (62.346%)  route 0.823ns (37.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.311     1.561    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y111         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  design_1_i/divizor_ceas_0/inst/counter_reg[26]/Q
                         net (fo=9, routed)           0.823     2.524    clk_out_led_0_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.746 r  clk_out_led_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.746    clk_out_led_0
    H17                                                               r  clk_out_led_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 1.604ns (29.535%)  route 3.826ns (70.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=39, routed)          2.720     4.199    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.124     4.323 r  design_1_i/divizor_ceas_0/inst/counter[26]_i_1/O
                         net (fo=27, routed)          1.106     5.429    design_1_i/divizor_ceas_0/inst/clear
    SLICE_X1Y111         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.614     4.025    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y111         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[24]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 1.604ns (29.535%)  route 3.826ns (70.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=39, routed)          2.720     4.199    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.124     4.323 r  design_1_i/divizor_ceas_0/inst/counter[26]_i_1/O
                         net (fo=27, routed)          1.106     5.429    design_1_i/divizor_ceas_0/inst/clear
    SLICE_X1Y111         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.614     4.025    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y111         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[25]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.429ns  (logic 1.604ns (29.535%)  route 3.826ns (70.465%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=39, routed)          2.720     4.199    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.124     4.323 r  design_1_i/divizor_ceas_0/inst/counter[26]_i_1/O
                         net (fo=27, routed)          1.106     5.429    design_1_i/divizor_ceas_0/inst/clear
    SLICE_X1Y111         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.614     4.025    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y111         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[26]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.291ns  (logic 1.604ns (30.308%)  route 3.687ns (69.692%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=39, routed)          2.720     4.199    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.124     4.323 r  design_1_i/divizor_ceas_0/inst/counter[26]_i_1/O
                         net (fo=27, routed)          0.968     5.291    design_1_i/divizor_ceas_0/inst/clear
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.505     3.916    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[20]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.291ns  (logic 1.604ns (30.308%)  route 3.687ns (69.692%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=39, routed)          2.720     4.199    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.124     4.323 r  design_1_i/divizor_ceas_0/inst/counter[26]_i_1/O
                         net (fo=27, routed)          0.968     5.291    design_1_i/divizor_ceas_0/inst/clear
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.505     3.916    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[21]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.291ns  (logic 1.604ns (30.308%)  route 3.687ns (69.692%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=39, routed)          2.720     4.199    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.124     4.323 r  design_1_i/divizor_ceas_0/inst/counter[26]_i_1/O
                         net (fo=27, routed)          0.968     5.291    design_1_i/divizor_ceas_0/inst/clear
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.505     3.916    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[22]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.291ns  (logic 1.604ns (30.308%)  route 3.687ns (69.692%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=39, routed)          2.720     4.199    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.124     4.323 r  design_1_i/divizor_ceas_0/inst/counter[26]_i_1/O
                         net (fo=27, routed)          0.968     5.291    design_1_i/divizor_ceas_0/inst/clear
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.505     3.916    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y110         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[23]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.280ns  (logic 1.604ns (30.371%)  route 3.676ns (69.629%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=39, routed)          2.720     4.199    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.124     4.323 r  design_1_i/divizor_ceas_0/inst/counter[26]_i_1/O
                         net (fo=27, routed)          0.957     5.280    design_1_i/divizor_ceas_0/inst/clear
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.376     3.787    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.280ns  (logic 1.604ns (30.371%)  route 3.676ns (69.629%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=39, routed)          2.720     4.199    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.124     4.323 r  design_1_i/divizor_ceas_0/inst/counter[26]_i_1/O
                         net (fo=27, routed)          0.957     5.280    design_1_i/divizor_ceas_0/inst/clear
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.376     3.787    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[13]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.280ns  (logic 1.604ns (30.371%)  route 3.676ns (69.629%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  reset_0_IBUF_inst/O
                         net (fo=39, routed)          2.720     4.199    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X0Y111         LUT1 (Prop_lut1_I0_O)        0.124     4.323 r  design_1_i/divizor_ceas_0/inst/counter[26]_i_1/O
                         net (fo=27, routed)          0.957     5.280    design_1_i/divizor_ceas_0/inst/clear
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          2.376     3.787    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y108         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.247ns (24.782%)  route 0.751ns (75.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=39, routed)          0.751     0.998    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X1Y105         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.515     1.953    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y105         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.247ns (24.782%)  route 0.751ns (75.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=39, routed)          0.751     0.998    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X1Y105         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.515     1.953    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y105         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.247ns (24.782%)  route 0.751ns (75.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=39, routed)          0.751     0.998    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X1Y105         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.515     1.953    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y105         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.247ns (24.782%)  route 0.751ns (75.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=39, routed)          0.751     0.998    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X1Y105         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.515     1.953    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y105         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.247ns (23.691%)  route 0.797ns (76.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=39, routed)          0.797     1.044    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.442     1.879    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.247ns (23.691%)  route 0.797ns (76.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=39, routed)          0.797     1.044    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.442     1.879    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.247ns (23.691%)  route 0.797ns (76.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=39, routed)          0.797     1.044    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.442     1.879    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.247ns (23.691%)  route 0.797ns (76.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=39, routed)          0.797     1.044    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.442     1.879    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y106         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.247ns (22.150%)  route 0.870ns (77.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=39, routed)          0.870     1.117    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X1Y107         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.457     1.895    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            design_1_i/divizor_ceas_0/inst/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.247ns (22.150%)  route 0.870ns (77.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  reset_0_IBUF_inst/O
                         net (fo=39, routed)          0.870     1.117    design_1_i/divizor_ceas_0/inst/reset
    SLICE_X1Y107         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_in_0
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_0_IBUF_inst/O
                         net (fo=27, routed)          1.457     1.895    design_1_i/divizor_ceas_0/inst/clk_in
    SLICE_X1Y107         FDRE                                         r  design_1_i/divizor_ceas_0/inst/counter_reg[11]/C





