{"vcs1":{"timestamp_begin":1682368919.548204098, "rt":0.47, "ut":0.23, "st":0.11}}
{"vcselab":{"timestamp_begin":1682368920.081059684, "rt":0.46, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1682368920.593797430, "rt":0.24, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682368919.214059391}
{"VCS_COMP_START_TIME": 1682368919.214059391}
{"VCS_COMP_END_TIME": 1682368920.900927386}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338332}}
{"stitch_vcselab": {"peak_mem": 238984}}
