<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>DRAMSimII: Class Members - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li class="current"><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="functions.html"><span>All</span></a></li>
      <li><a href="functions_func.html"><span>Functions</span></a></li>
      <li class="current"><a href="functions_vars.html"><span>Variables</span></a></li>
      <li><a href="functions_type.html"><span>Typedefs</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="#index_a"><span>a</span></a></li>
      <li><a href="#index_b"><span>b</span></a></li>
      <li><a href="#index_c"><span>c</span></a></li>
      <li><a href="#index_d"><span>d</span></a></li>
      <li><a href="#index_e"><span>e</span></a></li>
      <li><a href="#index_f"><span>f</span></a></li>
      <li><a href="#index_h"><span>h</span></a></li>
      <li><a href="#index_i"><span>i</span></a></li>
      <li><a href="#index_l"><span>l</span></a></li>
      <li><a href="#index_m"><span>m</span></a></li>
      <li><a href="#index_n"><span>n</span></a></li>
      <li><a href="#index_o"><span>o</span></a></li>
      <li><a href="#index_p"><span>p</span></a></li>
      <li><a href="#index_r"><span>r</span></a></li>
      <li><a href="#index_s"><span>s</span></a></li>
      <li><a href="#index_t"><span>t</span></a></li>
      <li><a href="#index_v"><span>v</span></a></li>
      <li><a href="#index_w"><span>w</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
&nbsp;
<p>
<h3><a class="anchor" name="index_a">- a -</a></h3><ul>
<li>activated
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#3446e366c59cb3e21c6d411a612750ba">DRAMsimII::Bank</a>
<li>address
: <a class="el" href="class_d_r_a_msim_i_i_1_1_event.html#6aa0830ccf3c9f103bc6dfaab1919562">DRAMsimII::Event</a>
<li>addressMappingScheme
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#8f870a7876ed19743f37d80a44f0fd39">DRAMsimII::SystemConfiguration</a>
<li>algorithm
: <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#7f2e8a1335a2864117117145ae6d0aef">DRAMsimII::Channel</a>
<li>arrivalThreshold
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#568a842c71aabd7c59ff440277989fa0">DRAMsimII::InputStream</a>
<li>arrivalTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_event.html#5eae270c205a02b2fb28d11ab84a6ed9">DRAMsimII::Event</a>
<li>autoPrecharge
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#3dd04fddc806ef679c1c4bc8279eb043">DRAMsimII::SystemConfiguration</a>
<li>averageInterarrivalCycleCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#50ab206ccc66b560f4181d4c33e3c6d2">DRAMsimII::InputStream</a>
</ul>
<h3><a class="anchor" name="index_b">- b -</a></h3><ul>
<li>bank
: <a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#ec81009e3aa060a1f81a686dead86b3d">DRAMsimII::Address</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#f1ecef74d5e6a979ab3fef7fafca907e">DRAMsimII::Rank</a>
<li>bankCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#2f553342c595248f67602f541bae62f9">DRAMsimII::SystemConfiguration</a>
<li>bankLocality
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#32e8784fa538cf246cdd3bda6c4d595c">DRAMsimII::InputStream</a>
<li>banksPrecharged
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#86ddad92c9314e053da64c8d9ae89f46">DRAMsimII::Rank</a>
</ul>
<h3><a class="anchor" name="index_c">- c -</a></h3><ul>
<li>cachelineSize
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#3892be18e60da949ed702bc22b6ae8a9">DRAMsimII::SystemConfiguration</a>
<li>cachelinesPerRow
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#d6dd64e93af4a789af60a737c606c4e7">DRAMsimII::SystemConfiguration</a>
<li>CASCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#9e2f81ec167624aa605ebc364d4e1fc2">DRAMsimII::Bank</a>
<li>CASLength
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#884e8a2f3771a545733a308dde5dd13f">DRAMsimII::Rank</a>
<li>CASWCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#55f29a529b11815fceb24a8f3649360a">DRAMsimII::Bank</a>
<li>CASWLength
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#b86c1fae4862cef50536b50b5cc3723f">DRAMsimII::Rank</a>
<li>channel
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system.html#632b89a30258d92a11c83d922fdcc3f9">DRAMsimII::System</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#8fb5de009ae35aa5eb9ad6e8d80195b8">DRAMsimII::Address</a>
<li>channelCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#412130db785c220ed1d2c43310e19364">DRAMsimII::SystemConfiguration</a>
<li>channelID
: <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#4fdc981bf6ca993921be2e394d852efa">DRAMsimII::Channel</a>
<li>channelLocality
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#9fdc332fc5d5e387f533f680315c2373">DRAMsimII::InputStream</a>
<li>column
: <a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#68b6537f0906082c17eb906f4dbf1a4b">DRAMsimII::Address</a>
<li>columnCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#40ffc8cdfcd378bf864d648113f6b4b3">DRAMsimII::SystemConfiguration</a>
<li>columnSize
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#1fb6f3d7c6efdcbd25bbdf35f71204f9">DRAMsimII::SystemConfiguration</a>
<li>commandDelay
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#1ec6d208e02f0ade52b96d93b5466032">DRAMsimII::Statistics</a>
<li>commandExecution
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#1596aadebaa1b1e96feae72667c2418b">DRAMsimII::Statistics</a>
<li>commandOrderingAlgorithm
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#86c48c5a61c66a2529da7ee18cfbdcf4">DRAMsimII::SystemConfiguration</a>
<li>commandTurnaround
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#1f2af45759558de62899aa4ed150fbb8">DRAMsimII::Statistics</a>
<li>commandType
: <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html#d9c96c151b429f1a6ae4f4f1f0bb6976">DRAMsimII::Command</a>
<li>completionQueue
: <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#5a9f23f6e438d9f6f54832de6fe12a41">DRAMsimII::Channel</a>
<li>completionTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_event.html#2a6e865d555bcde6264e8726edc95b38">DRAMsimII::Event</a>
<li>configType
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#2bc2412d43c18091191c64267a6b1a78">DRAMsimII::SystemConfiguration</a>
<li>cpuRatio
: <a class="el" href="class_m5dram_system.html#2fbee1e022242e218e235df762bcd82a">M5dramSystem</a>
<li>cpuToMemoryRatio
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#032d85a4a44d5160f9c7f7411f242307">DRAMsimII::InputStream</a>
</ul>
<h3><a class="anchor" name="index_d">- d -</a></h3><ul>
<li>datarate
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#d883c4bc92b6a4f3750d1fde61e6c3c7">DRAMsimII::SystemConfiguration</a>
<li>dbReporting
: <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#686a09d238007aac28ad7f790c5489a4">DRAMsimII::Channel</a>
<li>decodeTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html#38069cc0a59d1b13b7f2cfced6ab0d48">DRAMsimII::Transaction</a>
<li>DMperDRAM
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#f07db4e9251712740e5ce45fc42b2b70">DRAMsimII::PowerConfig</a>
<li>DQperDRAM
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#2174e4e69551a1930410d70558c0c44b">DRAMsimII::PowerConfig</a>
<li>DQperRank
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ede0f7bd140d8a07bcbc4febe85ae562">DRAMsimII::PowerConfig</a>
<li>DQSperDRAM
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#28ce2cb174daaa866b33cfdcde290666">DRAMsimII::PowerConfig</a>
<li>ds
: <a class="el" href="class_m5dram_system.html#ce32ccab57bc7bb099862cb701cc6a34">M5dramSystem</a>
</ul>
<h3><a class="anchor" name="index_e">- e -</a></h3><ul>
<li>enqueueTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_event.html#55cd17fa82ce4031824037df59dc50d3">DRAMsimII::Event</a>
<li>epoch
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#5016c31730e2cd299c3673bc3dac8f22">DRAMsimII::SystemConfiguration</a>
<li>eventNumber
: <a class="el" href="class_d_r_a_msim_i_i_1_1_event.html#f0e7432b3d710910145e5f9b96edd365">DRAMsimII::Event</a>
</ul>
<h3><a class="anchor" name="index_f">- f -</a></h3><ul>
<li>freeCommandPool
: <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html#c78f5b2f70f8ab738d7e45d7474837ff">DRAMsimII::Command</a>
<li>freeTransactionPool
: <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html#a607d2000268ce016d2f83eeb19e4c64">DRAMsimII::Transaction</a>
<li>frequency
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#9944b877a3e2d3cf25f45cc8f4553c1b">DRAMsimII::PowerConfig</a>
<li>frequencyScaleFactor
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#784453494232856e7c97702cd9b5441d">DRAMsimII::PowerConfig</a>
</ul>
<h3><a class="anchor" name="index_h">- h -</a></h3><ul>
<li>historyQueue
: <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#0316918c3cf772173ef9aed25b23fba2">DRAMsimII::Channel</a>
<li>hostTransaction
: <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html#97b111d32b69123034865baeceef2755">DRAMsimII::Command</a>
</ul>
<h3><a class="anchor" name="index_i">- i -</a></h3><ul>
<li>IDD0
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#cc6137300dd0ae8efc940bad4fd0a4dc">DRAMsimII::PowerConfig</a>
<li>IDD2N
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#de79496bd6882a0ef7e7a79b70c42fa6">DRAMsimII::PowerConfig</a>
<li>IDD2P
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#016237d8cbd57687e2be0a67f1cc9715">DRAMsimII::PowerConfig</a>
<li>IDD3N
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#289c455a142ad23e9e4784b7972cf7a9">DRAMsimII::PowerConfig</a>
<li>IDD3P
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#e1d400062bd5fd6e1d98901df2227a40">DRAMsimII::PowerConfig</a>
<li>IDD4R
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#bdcf36714e73cfedf89863e26dfafa71">DRAMsimII::PowerConfig</a>
<li>IDD4W
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#8e3826e185945cb6bd83929f0217aa65">DRAMsimII::PowerConfig</a>
<li>IDD5
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#06eb2db02c606eb3526a9093034baadf">DRAMsimII::PowerConfig</a>
<li>inputStream
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system.html#0d8ddaa538206fa276de9b13df216c92">DRAMsimII::System</a>
<li>inputType
: <a class="el" href="class_d_r_a_msim_i_i_1_1_simulation_parameters.html#bf498baf4e72e5c6a923556f5c71fd9f">DRAMsimII::SimulationParameters</a>
<li>interarrivalDistributionModel
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#e737c9eeccab11eaf2f7226ddba00c63">DRAMsimII::InputStream</a>
</ul>
<h3><a class="anchor" name="index_l">- l -</a></h3><ul>
<li>lastActivateTimes
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#4f99ad980186f688ca96c255b5c91942">DRAMsimII::Rank</a>
<li>lastBankID
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#0180a5d1ab8f4ba541caa7409ab5b533">DRAMsimII::Rank</a>
<li>lastCalculation
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ad82df9d7f34c709410708e028b72192">DRAMsimII::PowerConfig</a>
<li>lastCASLength
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#83398f833decb4c62bc2217370d5ba0b">DRAMsimII::Bank</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#1e62f84cb1dfb615c3609112b5bb4222">DRAMsimII::Rank</a>
<li>lastCASTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#9638ce1c0abbed003ee7e015cf719654">DRAMsimII::Bank</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#ca702047caedeece756f58cd22bcf643">DRAMsimII::Rank</a>
<li>lastCASWLength
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#13671b3b1796ca5b2caa0962173917bd">DRAMsimII::Bank</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#11af9792fcf7e48ec2df25c807e4708f">DRAMsimII::Rank</a>
<li>lastCASWTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#73c5d235d450948bc2dde4001a2f00d6">DRAMsimII::Bank</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#d25621bb78bc5740af9c467022ad5ff1">DRAMsimII::Rank</a>
<li>lastCommandIssueTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#84a76f41ec8743a1f2f6de0c624c4909">DRAMsimII::Channel</a>
<li>lastPortIndex
: <a class="el" href="class_m5dram_system.html#8dec460f8036d2885f730687e207624c">M5dramSystem</a>
<li>lastPrechargeAnyBankTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#23d9e3d09a3e91d61836dee2e03417d9">DRAMsimII::Rank</a>
<li>lastPrechargeTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#cfa7062dc21939cca1cd738f9067dd02">DRAMsimII::Bank</a>
<li>lastRankID
: <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#a89a74aa19440e96596fc48ce1bc6578">DRAMsimII::Channel</a>
<li>lastRASTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#ae46b468fcd2d6357a3cfb3345752393">DRAMsimII::Bank</a>
<li>lastRefreshAllTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#4299d3f96a7f39ee60a53179d923f236">DRAMsimII::Bank</a>
<li>lastRefreshTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#05e72bce7fb26f398aeb9e6f0a0c5976">DRAMsimII::Channel</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#578cb670379069e5da1d4c6adfb8b9a2">DRAMsimII::Rank</a>
<li>length
: <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html#c1361b967fa7530dd8d3ef02dca9b30f">DRAMsimII::Command</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html#b902d44749de4defc083b7538e05182a">DRAMsimII::Transaction</a>
</ul>
<h3><a class="anchor" name="index_m">- m -</a></h3><ul>
<li>mostRecentChannel
: <a class="el" href="class_m5dram_system.html#8f2613214d10b04b640bc26db979484b">M5dramSystem</a>
</ul>
<h3><a class="anchor" name="index_n">- n -</a></h3><ul>
<li>needRetry
: <a class="el" href="class_m5dram_system.html#b1c16d57a7d7a3a07c8c0250be821432">M5dramSystem</a>
<li>nextStats
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system.html#fa5484a46e6c8e2555f1b8381448f736">DRAMsimII::System</a>
</ul>
<h3><a class="anchor" name="index_o">- o -</a></h3><ul>
<li>openRowID
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#40240127116ab430e809ed300949511e">DRAMsimII::Bank</a>
<li>originalTransaction
: <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html#7ca48ffef86da91fa3acfe4dda88f922">DRAMsimII::Transaction</a>
<li>otherLastCASLength
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#581c24fba006c13b3acf0ed056cf1914">DRAMsimII::Rank</a>
<li>otherLastCASTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#793b3e2860f080b65859b8c64722182a">DRAMsimII::Rank</a>
<li>otherLastCASWLength
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#126e34b8d0835a4fe61c2236fa2a3f2c">DRAMsimII::Rank</a>
<li>otherLastCASWTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#77dd4d8609b160c5ec6db3191a4d87d3">DRAMsimII::Rank</a>
</ul>
<h3><a class="anchor" name="index_p">- p -</a></h3><ul>
<li>PC
: <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html#dd2b21ea9158efc97524afce25996564">DRAMsimII::Transaction</a>
<li>pcOccurrence
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#426026c98c24e3cbd1b7f88987e23ea5">DRAMsimII::Statistics</a>
<li>PdqRD
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#edbe2735c82712b4c9d696e26c63248a">DRAMsimII::PowerConfig</a>
<li>PdqRDoth
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#233890c03767cf6f3604c9a0a6fcdb34">DRAMsimII::PowerConfig</a>
<li>PdqWR
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#39c42f04e2213ba93c87618fcf96ec11">DRAMsimII::PowerConfig</a>
<li>PdqWRoth
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#3543e7a134ab79e005d894f454afb1a5">DRAMsimII::PowerConfig</a>
<li>PdsACT
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ab22f1bf3026c8bec4c4b5a8c68664a5">DRAMsimII::PowerConfig</a>
<li>PdsACT_STBY
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#768cfebd0e75a627c43c214b11f61d1e">DRAMsimII::PowerConfig</a>
<li>PdsRD
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#63ee25ac031573e1dc14e1891a730831">DRAMsimII::PowerConfig</a>
<li>PdstermW
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#b76f5022b9c3fe231b4dd4cc740c5d01">DRAMsimII::PowerConfig</a>
<li>PdsWR
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#e067f41b7962d84291065d690185ed5f">DRAMsimII::PowerConfig</a>
<li>perBankQueue
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#6e2ca8ec2f63931e083a03f8143684a2">DRAMsimII::Bank</a>
<li>physicalAddress
: <a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#f7cf7b7589f609dfb103e684eaa801db">DRAMsimII::Address</a>
<li>ports
: <a class="el" href="class_m5dram_system.html#c74ac86e7c7390068a33e60dfb352427">M5dramSystem</a>
<li>postedCAS
: <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html#518cd39017a6c3d6dadeea6313c93f8f">DRAMsimII::Command</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#9ca31c762ad14165cb6217a710b34ad8">DRAMsimII::SystemConfiguration</a>
<li>powerModel
: <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#cbbcf58fdd8d251002465261d2a72873">DRAMsimII::Channel</a>
<li>prechargeTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#eb77e015a3b99f650532de70c07b2d93">DRAMsimII::Rank</a>
</ul>
<h3><a class="anchor" name="index_r">- r -</a></h3><ul>
<li>rank
: <a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#5da1fcbe9eb7e47322ff435b02e47a70">DRAMsimII::Address</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#d298e9b41a4bc083b4d20d1635c3e829">DRAMsimII::Channel</a>
<li>rankCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#c4ac59a449547cd27fa8ed069378e7b8">DRAMsimII::SystemConfiguration</a>
<li>rankID
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#ffbf67886f2bc55eaf601710c63f5152">DRAMsimII::Rank</a>
<li>rankLocality
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#e35ef6c1f6dc8114cd1f8e306ea777c8">DRAMsimII::InputStream</a>
<li>RASCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#338a21bc0828ef57cd2d9d4aa7c0ae90">DRAMsimII::Bank</a>
<li>readBytesTransferred
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#ce110a484a7a8e5e55111d08c4ed46b4">DRAMsimII::Statistics</a>
<li>readPercentage
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#37863b3a3f7a96f6a9a8b5c673677c4c">DRAMsimII::InputStream</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#7ab7f5c65f2e9221febeb4c9b0c2a9ac">DRAMsimII::SystemConfiguration</a>
<li>readWriteGrouping
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#a81278f33bba62be976d2cb202721645">DRAMsimII::SystemConfiguration</a>
<li>refreshCounter
: <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#6a0b2f52ccac1da1447e20b9cbae29a3">DRAMsimII::Channel</a>
<li>refreshPolicy
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#8f107a8becebbee1c6f792297cdc2020">DRAMsimII::SystemConfiguration</a>
<li>refreshTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#332e207779eaf2f92bfaf4826faf9ea8">DRAMsimII::SystemConfiguration</a>
<li>requestCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_simulation_parameters.html#348bf65bc4e540f16bec50b02f2bf39e">DRAMsimII::SimulationParameters</a>
<li>rngDistributionModel
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#8e535060eac21b385c56530f010413a6">DRAMsimII::InputStream</a>
<li>rngIntDistributionModel
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a1344a84d478d44279a777e820dcf9cb">DRAMsimII::InputStream</a>
<li>row
: <a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#c5b4121363ce1d2d5a88ff829d6ecc84">DRAMsimII::Address</a>
<li>rowBufferManagementPolicy
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#47741b7f154444248d9dc0dbd673684b">DRAMsimII::SystemConfiguration</a>
<li>rowCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#6b49c8001b6f9c65aeebcfca03404bd0">DRAMsimII::SystemConfiguration</a>
<li>rowHits
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#c50dbc84cfc2a6663628a452f8f12b55">DRAMsimII::Statistics</a>
<li>rowLocality
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#7e22f35612add8cca13d82dc6e19dafd">DRAMsimII::InputStream</a>
<li>rowMisses
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#285b5431967fd62a7d5aceaf65c148e8">DRAMsimII::Statistics</a>
<li>rowSize
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#2141e7d5594b88348cbec3eee17829d5">DRAMsimII::SystemConfiguration</a>
</ul>
<h3><a class="anchor" name="index_s">- s -</a></h3><ul>
<li>seniorityAgeLimit
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#96a8cb7630b038cb600e45851d2594b4">DRAMsimII::SystemConfiguration</a>
<li>sessionID
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#e184c864eb50362bf6fefdeb70fc9a1c">DRAMsimII::SystemConfiguration</a>
<li>shortBurstRatio
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#db181cfcc298b360c316c2398146f7e5">DRAMsimII::InputStream</a>
<li>simParameters
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system.html#f378cf9783fb71615226c48438af37fa">DRAMsimII::System</a>
<li>specFrequency
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#afee19ddcd408b4ee09462870aeb631f">DRAMsimII::PowerConfig</a>
<li>startTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_event.html#9f6b444813bf6568040678e0d8139d44">DRAMsimII::Event</a>
<li>statistics
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system.html#5c507dca818f43487519747691f56f4d">DRAMsimII::System</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#075b2f3a54ebade3af3e242806259200">DRAMsimII::Channel</a>
<li>systemConfig
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system.html#aae897c2a2842e8545068f4bc58e6994">DRAMsimII::System</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#c5133db93f637bbbd85872919e778297">DRAMsimII::Channel</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#1bec6d2f4dca9a84cd862f32f2ea77ef">DRAMsimII::InputStream</a>
</ul>
<h3><a class="anchor" name="index_t">- t -</a></h3><ul>
<li>t_al
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#f24fead42f8f704de507e20015049343">DRAMsimII::TimingSpecification</a>
<li>t_buffer_delay
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#31d7e2bb92cbfbac8e4d726b47b94a40">DRAMsimII::TimingSpecification</a>
<li>t_burst
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#ca29997bd86855187f0335282f9f030d">DRAMsimII::TimingSpecification</a>
<li>t_cas
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#86c477983b5afa89eef0b51b7ff4dec5">DRAMsimII::TimingSpecification</a>
<li>t_ccd
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#518f0be3ee5548d981d22a6c70f27c7d">DRAMsimII::TimingSpecification</a>
<li>t_cmd
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#4b9b487fe4b01b0eaab793b650beed5a">DRAMsimII::TimingSpecification</a>
<li>t_cwd
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#68acd8ce7e2b5077eaebf184290e5a67">DRAMsimII::TimingSpecification</a>
<li>t_faw
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#8ee5adc74cf0f2301dc7869108eda169">DRAMsimII::TimingSpecification</a>
<li>t_int_burst
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#6d72dcc4ce25b88cb647e7f9b63fad35">DRAMsimII::TimingSpecification</a>
<li>t_ost
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#e54f6727a9f82dc02dd193ecddf5c8cd">DRAMsimII::TimingSpecification</a>
<li>t_ras
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#f4f3f7f96d9be3b81092c999ababfb15">DRAMsimII::TimingSpecification</a>
<li>t_rc
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#45ae656450362b03c7e5fe2357eb74f6">DRAMsimII::TimingSpecification</a>
<li>t_rcd
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#9cc88f875b6b3f6debf4d31eed6b2b9b">DRAMsimII::TimingSpecification</a>
<li>t_refi
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#7c3fcb83affbf18fa739921d277178de">DRAMsimII::TimingSpecification</a>
<li>t_rfc
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#d9e93a1deeadfa60147a93c8553e991d">DRAMsimII::TimingSpecification</a>
<li>t_rp
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#7b4991ee22075889f88512d5b3c3e07e">DRAMsimII::TimingSpecification</a>
<li>t_rrd
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#e686c75e601392cb7bd0d7b38f680861">DRAMsimII::TimingSpecification</a>
<li>t_rtp
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#f7e7bf9631df259ab4353a9df4acba39">DRAMsimII::TimingSpecification</a>
<li>t_rtrs
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#f1987bd7569873f4ae6d7e848badab43">DRAMsimII::TimingSpecification</a>
<li>t_wr
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#145ae8d7a81753949886d4015a7a44de">DRAMsimII::TimingSpecification</a>
<li>t_wtr
: <a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#394dae9ddb5e304ff07d709c09c00e6a">DRAMsimII::TimingSpecification</a>
<li>tBurst
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#b73df1ca62af4b381ff848484bdfe3e8">DRAMsimII::PowerConfig</a>
<li>threadNum
: <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html#d7881887e5ad330b281f4a5a196a8822">DRAMsimII::Transaction</a>
<li>tickEvent
: <a class="el" href="class_m5dram_system.html#2c1df40ac4ba1b6ee79a89c36717e6b5">M5dramSystem</a>
<li>time
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system.html#d1d3bf27bb3180101b65a3cb1e37d28e">DRAMsimII::System</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#e9426aeb784a6a3fedcf59d8c689a254">DRAMsimII::Channel</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#11d607bf05a648e76d23935dab66fcb1">DRAMsimII::InputStream</a>
<li>timePerEpoch
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#abd9529bd4025a1902237221dd2a862b">DRAMsimII::Statistics</a>
<li>timing
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#35b1f0fa63f3f0f7d6fae2f1152ff24b">DRAMsimII::Rank</a>
<li>timingSpecification
: <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#05d8007116bcfff6b9fb6373543bf173">DRAMsimII::Channel</a>
<li>totalCASCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#17aa509630e5e07577b48763bb2106c3">DRAMsimII::Bank</a>
<li>totalCASWCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#97b466c58dcf79bf7aec3172e0c8d70e">DRAMsimII::Bank</a>
<li>totalPrechargeTime
: <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#ab3ff3515ed5cfef8ed24f76ac3ea274">DRAMsimII::Rank</a>
<li>totalRASCount
: <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html#a90b366a2a825ccf900f92f61ad212ea">DRAMsimII::Bank</a>
<li>transactionDecodeDelay
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#3609497783115f38154ec33ff31971fe">DRAMsimII::Statistics</a>
<li>transactionExecution
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#03a6acd250a74dd427eb7549872fc2fe">DRAMsimII::Statistics</a>
<li>transactionOrderingAlgorithm
: <a class="el" href="class_d_r_a_msim_i_i_1_1_system_configuration.html#2e2639a70d39978c115d08854824ec05">DRAMsimII::SystemConfiguration</a>
<li>transactionQueue
: <a class="el" href="class_d_r_a_msim_i_i_1_1_channel.html#eac2d37d1298f9bb4f1e34f50ee5e25d">DRAMsimII::Channel</a>
<li>tRAS
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#ddec05dcbe5506a9d1f0a321a7d0012c">DRAMsimII::PowerConfig</a>
<li>tRC
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#e88e1afa1b55d111239edab708195126">DRAMsimII::PowerConfig</a>
<li>type
: <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#c5a32f755985849b47a327fbb2fc1421">DRAMsimII::InputStream</a>
, <a class="el" href="class_d_r_a_msim_i_i_1_1_transaction.html#8d8b784a0f82bfc5fed936d335d2d786">DRAMsimII::Transaction</a>
</ul>
<h3><a class="anchor" name="index_v">- v -</a></h3><ul>
<li>VDD
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#2cdd07a9f2eeb3bf975bce1b771c6588">DRAMsimII::PowerConfig</a>
<li>VDDmax
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#6be7a891471dacc52988c6d2087c7621">DRAMsimII::PowerConfig</a>
<li>virtualAddress
: <a class="el" href="class_d_r_a_msim_i_i_1_1_address.html#c666d19c4bb12632573fd0088e96cce4">DRAMsimII::Address</a>
<li>voltageScaleFactor
: <a class="el" href="class_d_r_a_msim_i_i_1_1_power_config.html#028ace0968813398c392e28b8555e59c">DRAMsimII::PowerConfig</a>
</ul>
<h3><a class="anchor" name="index_w">- w -</a></h3><ul>
<li>WHCCOffset
: <a class="el" href="class_d_r_a_msim_i_i_1_1_algorithm.html#0fe8ae4a921a43f5a3077cc98d366541">DRAMsimII::Algorithm</a>
<li>workingSet
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#26af769e55f7dafc7d3fb8d159794855">DRAMsimII::Statistics</a>
<li>writeBytesTransferred
: <a class="el" href="class_d_r_a_msim_i_i_1_1_statistics.html#ffe711e7d5e593d2b6dc5b35ec7064ce">DRAMsimII::Statistics</a>
</ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Sat Jan 31 22:26:43 2009 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.8 </small></address>
</body>
</html>
