Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 15 23:25:03 2024
| Host         : GamdictZombie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_final_timing_summary_routed.rpt -pb top_final_timing_summary_routed.pb -rpx top_final_timing_summary_routed.rpx -warn_on_violation
| Design       : top_final
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (101)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: UART/CLK/clk_low_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: UART/DBNC2/U0/U2/Q_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: UART/DBNC2/U1/U0/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (101)
--------------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.106        0.000                      0                 5362        0.050        0.000                      0                 5362        4.500        0.000                       0                  3201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.106        0.000                      0                 5362        0.050        0.000                      0                 5362        4.500        0.000                       0                  3201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory_reg[23][2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.076ns (23.719%)  route 3.460ns (76.281%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.651ns = ( 10.651 - 5.000 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.228     3.710    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.834 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.556    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.652 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.633     6.285    MIPS/EX_MEM_REG/clk_mips_BUFG
    SLICE_X49Y98         FDCE                                         r  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.456     6.741 f  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/Q
                         net (fo=3, routed)           0.679     7.421    MIPS/EX_MEM_REG/Q[29]
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.545 f  MIPS/EX_MEM_REG/memory[0][31]_i_12/O
                         net (fo=2, routed)           0.426     7.971    MIPS/EX_MEM_REG/memory[0][31]_i_12_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.095 f  MIPS/EX_MEM_REG/memory[0][31]_i_9/O
                         net (fo=2, routed)           0.309     8.404    MIPS/EX_MEM_REG/memory[0][31]_i_9_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.528 f  MIPS/EX_MEM_REG/memory[9][31]_i_3/O
                         net (fo=3, routed)           0.832     9.360    MIPS/EX_MEM_REG/memory[9][31]_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     9.484 r  MIPS/EX_MEM_REG/memory[17][31]_i_3/O
                         net (fo=7, routed)           0.339     9.823    MIPS/EX_MEM_REG/memory[17][31]_i_3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.947 r  MIPS/EX_MEM_REG/memory[23][31]_i_1/O
                         net (fo=32, routed)          0.875    10.822    MIPS/DATA_MEM/memory_reg[23][31]_0[0]
    SLICE_X61Y92         FDCE                                         r  MIPS/DATA_MEM/memory_reg[23][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.903     8.314    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.100     8.414 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     9.054    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.505    10.651    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X61Y92         FDCE                                         r  MIPS/DATA_MEM/memory_reg[23][2]/C  (IS_INVERTED)
                         clock pessimism              0.515    11.165    
                         clock uncertainty           -0.035    11.130    
    SLICE_X61Y92         FDCE (Setup_fdce_C_CE)      -0.202    10.928    MIPS/DATA_MEM/memory_reg[23][2]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory_reg[20][1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.076ns (23.771%)  route 3.451ns (76.229%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 10.647 - 5.000 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.228     3.710    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.834 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.556    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.652 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.633     6.285    MIPS/EX_MEM_REG/clk_mips_BUFG
    SLICE_X49Y98         FDCE                                         r  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.456     6.741 f  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/Q
                         net (fo=3, routed)           0.679     7.421    MIPS/EX_MEM_REG/Q[29]
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.545 f  MIPS/EX_MEM_REG/memory[0][31]_i_12/O
                         net (fo=2, routed)           0.426     7.971    MIPS/EX_MEM_REG/memory[0][31]_i_12_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.095 f  MIPS/EX_MEM_REG/memory[0][31]_i_9/O
                         net (fo=2, routed)           0.309     8.404    MIPS/EX_MEM_REG/memory[0][31]_i_9_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.528 f  MIPS/EX_MEM_REG/memory[9][31]_i_3/O
                         net (fo=3, routed)           0.832     9.360    MIPS/EX_MEM_REG/memory[9][31]_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     9.484 r  MIPS/EX_MEM_REG/memory[17][31]_i_3/O
                         net (fo=7, routed)           0.487     9.971    MIPS/EX_MEM_REG/memory[17][31]_i_3_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.095 r  MIPS/EX_MEM_REG/memory[20][31]_i_1/O
                         net (fo=32, routed)          0.716    10.812    MIPS/DATA_MEM/memory_reg[20][31]_0[0]
    SLICE_X53Y93         FDCE                                         r  MIPS/DATA_MEM/memory_reg[20][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.903     8.314    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.100     8.414 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     9.054    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.501    10.647    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X53Y93         FDCE                                         r  MIPS/DATA_MEM/memory_reg[20][1]/C  (IS_INVERTED)
                         clock pessimism              0.515    11.161    
                         clock uncertainty           -0.035    11.126    
    SLICE_X53Y93         FDCE (Setup_fdce_C_CE)      -0.202    10.924    MIPS/DATA_MEM/memory_reg[20][1]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory_reg[20][22]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.076ns (23.771%)  route 3.451ns (76.229%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 10.647 - 5.000 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.228     3.710    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.834 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.556    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.652 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.633     6.285    MIPS/EX_MEM_REG/clk_mips_BUFG
    SLICE_X49Y98         FDCE                                         r  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.456     6.741 f  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/Q
                         net (fo=3, routed)           0.679     7.421    MIPS/EX_MEM_REG/Q[29]
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.545 f  MIPS/EX_MEM_REG/memory[0][31]_i_12/O
                         net (fo=2, routed)           0.426     7.971    MIPS/EX_MEM_REG/memory[0][31]_i_12_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.095 f  MIPS/EX_MEM_REG/memory[0][31]_i_9/O
                         net (fo=2, routed)           0.309     8.404    MIPS/EX_MEM_REG/memory[0][31]_i_9_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.528 f  MIPS/EX_MEM_REG/memory[9][31]_i_3/O
                         net (fo=3, routed)           0.832     9.360    MIPS/EX_MEM_REG/memory[9][31]_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     9.484 r  MIPS/EX_MEM_REG/memory[17][31]_i_3/O
                         net (fo=7, routed)           0.487     9.971    MIPS/EX_MEM_REG/memory[17][31]_i_3_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.095 r  MIPS/EX_MEM_REG/memory[20][31]_i_1/O
                         net (fo=32, routed)          0.716    10.812    MIPS/DATA_MEM/memory_reg[20][31]_0[0]
    SLICE_X53Y93         FDCE                                         r  MIPS/DATA_MEM/memory_reg[20][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.903     8.314    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.100     8.414 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     9.054    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.501    10.647    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X53Y93         FDCE                                         r  MIPS/DATA_MEM/memory_reg[20][22]/C  (IS_INVERTED)
                         clock pessimism              0.515    11.161    
                         clock uncertainty           -0.035    11.126    
    SLICE_X53Y93         FDCE (Setup_fdce_C_CE)      -0.202    10.924    MIPS/DATA_MEM/memory_reg[20][22]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory_reg[20][5]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 1.076ns (23.771%)  route 3.451ns (76.229%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 10.647 - 5.000 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.228     3.710    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.834 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.556    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.652 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.633     6.285    MIPS/EX_MEM_REG/clk_mips_BUFG
    SLICE_X49Y98         FDCE                                         r  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.456     6.741 f  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/Q
                         net (fo=3, routed)           0.679     7.421    MIPS/EX_MEM_REG/Q[29]
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.545 f  MIPS/EX_MEM_REG/memory[0][31]_i_12/O
                         net (fo=2, routed)           0.426     7.971    MIPS/EX_MEM_REG/memory[0][31]_i_12_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.095 f  MIPS/EX_MEM_REG/memory[0][31]_i_9/O
                         net (fo=2, routed)           0.309     8.404    MIPS/EX_MEM_REG/memory[0][31]_i_9_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.528 f  MIPS/EX_MEM_REG/memory[9][31]_i_3/O
                         net (fo=3, routed)           0.832     9.360    MIPS/EX_MEM_REG/memory[9][31]_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     9.484 r  MIPS/EX_MEM_REG/memory[17][31]_i_3/O
                         net (fo=7, routed)           0.487     9.971    MIPS/EX_MEM_REG/memory[17][31]_i_3_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.095 r  MIPS/EX_MEM_REG/memory[20][31]_i_1/O
                         net (fo=32, routed)          0.716    10.812    MIPS/DATA_MEM/memory_reg[20][31]_0[0]
    SLICE_X53Y93         FDCE                                         r  MIPS/DATA_MEM/memory_reg[20][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.903     8.314    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.100     8.414 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     9.054    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.501    10.647    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X53Y93         FDCE                                         r  MIPS/DATA_MEM/memory_reg[20][5]/C  (IS_INVERTED)
                         clock pessimism              0.515    11.161    
                         clock uncertainty           -0.035    11.126    
    SLICE_X53Y93         FDCE (Setup_fdce_C_CE)      -0.202    10.924    MIPS/DATA_MEM/memory_reg[20][5]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory_reg[23][1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.076ns (23.900%)  route 3.426ns (76.100%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 10.647 - 5.000 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.228     3.710    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.834 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.556    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.652 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.633     6.285    MIPS/EX_MEM_REG/clk_mips_BUFG
    SLICE_X49Y98         FDCE                                         r  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.456     6.741 f  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/Q
                         net (fo=3, routed)           0.679     7.421    MIPS/EX_MEM_REG/Q[29]
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.545 f  MIPS/EX_MEM_REG/memory[0][31]_i_12/O
                         net (fo=2, routed)           0.426     7.971    MIPS/EX_MEM_REG/memory[0][31]_i_12_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.095 f  MIPS/EX_MEM_REG/memory[0][31]_i_9/O
                         net (fo=2, routed)           0.309     8.404    MIPS/EX_MEM_REG/memory[0][31]_i_9_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.528 f  MIPS/EX_MEM_REG/memory[9][31]_i_3/O
                         net (fo=3, routed)           0.832     9.360    MIPS/EX_MEM_REG/memory[9][31]_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     9.484 r  MIPS/EX_MEM_REG/memory[17][31]_i_3/O
                         net (fo=7, routed)           0.339     9.823    MIPS/EX_MEM_REG/memory[17][31]_i_3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.947 r  MIPS/EX_MEM_REG/memory[23][31]_i_1/O
                         net (fo=32, routed)          0.840    10.787    MIPS/DATA_MEM/memory_reg[23][31]_0[0]
    SLICE_X57Y92         FDCE                                         r  MIPS/DATA_MEM/memory_reg[23][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.903     8.314    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.100     8.414 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     9.054    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.501    10.647    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X57Y92         FDCE                                         r  MIPS/DATA_MEM/memory_reg[23][1]/C  (IS_INVERTED)
                         clock pessimism              0.515    11.161    
                         clock uncertainty           -0.035    11.126    
    SLICE_X57Y92         FDCE (Setup_fdce_C_CE)      -0.202    10.924    MIPS/DATA_MEM/memory_reg[23][1]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory_reg[23][5]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 1.076ns (23.900%)  route 3.426ns (76.100%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.647ns = ( 10.647 - 5.000 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.228     3.710    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.834 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.556    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.652 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.633     6.285    MIPS/EX_MEM_REG/clk_mips_BUFG
    SLICE_X49Y98         FDCE                                         r  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.456     6.741 f  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/Q
                         net (fo=3, routed)           0.679     7.421    MIPS/EX_MEM_REG/Q[29]
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.545 f  MIPS/EX_MEM_REG/memory[0][31]_i_12/O
                         net (fo=2, routed)           0.426     7.971    MIPS/EX_MEM_REG/memory[0][31]_i_12_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.095 f  MIPS/EX_MEM_REG/memory[0][31]_i_9/O
                         net (fo=2, routed)           0.309     8.404    MIPS/EX_MEM_REG/memory[0][31]_i_9_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.528 f  MIPS/EX_MEM_REG/memory[9][31]_i_3/O
                         net (fo=3, routed)           0.832     9.360    MIPS/EX_MEM_REG/memory[9][31]_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     9.484 r  MIPS/EX_MEM_REG/memory[17][31]_i_3/O
                         net (fo=7, routed)           0.339     9.823    MIPS/EX_MEM_REG/memory[17][31]_i_3_n_0
    SLICE_X53Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.947 r  MIPS/EX_MEM_REG/memory[23][31]_i_1/O
                         net (fo=32, routed)          0.840    10.787    MIPS/DATA_MEM/memory_reg[23][31]_0[0]
    SLICE_X57Y92         FDCE                                         r  MIPS/DATA_MEM/memory_reg[23][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.903     8.314    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.100     8.414 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     9.054    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.501    10.647    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X57Y92         FDCE                                         r  MIPS/DATA_MEM/memory_reg[23][5]/C  (IS_INVERTED)
                         clock pessimism              0.515    11.161    
                         clock uncertainty           -0.035    11.126    
    SLICE_X57Y92         FDCE (Setup_fdce_C_CE)      -0.202    10.924    MIPS/DATA_MEM/memory_reg[23][5]
  -------------------------------------------------------------------
                         required time                         10.924    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory_reg[20][10]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.076ns (23.721%)  route 3.460ns (76.279%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 10.652 - 5.000 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.228     3.710    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.834 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.556    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.652 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.633     6.285    MIPS/EX_MEM_REG/clk_mips_BUFG
    SLICE_X49Y98         FDCE                                         r  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.456     6.741 f  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/Q
                         net (fo=3, routed)           0.679     7.421    MIPS/EX_MEM_REG/Q[29]
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.545 f  MIPS/EX_MEM_REG/memory[0][31]_i_12/O
                         net (fo=2, routed)           0.426     7.971    MIPS/EX_MEM_REG/memory[0][31]_i_12_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.095 f  MIPS/EX_MEM_REG/memory[0][31]_i_9/O
                         net (fo=2, routed)           0.309     8.404    MIPS/EX_MEM_REG/memory[0][31]_i_9_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.528 f  MIPS/EX_MEM_REG/memory[9][31]_i_3/O
                         net (fo=3, routed)           0.832     9.360    MIPS/EX_MEM_REG/memory[9][31]_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     9.484 r  MIPS/EX_MEM_REG/memory[17][31]_i_3/O
                         net (fo=7, routed)           0.487     9.971    MIPS/EX_MEM_REG/memory[17][31]_i_3_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.095 r  MIPS/EX_MEM_REG/memory[20][31]_i_1/O
                         net (fo=32, routed)          0.726    10.821    MIPS/DATA_MEM/memory_reg[20][31]_0[0]
    SLICE_X58Y94         FDCE                                         r  MIPS/DATA_MEM/memory_reg[20][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.903     8.314    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.100     8.414 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     9.054    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.506    10.652    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X58Y94         FDCE                                         r  MIPS/DATA_MEM/memory_reg[20][10]/C  (IS_INVERTED)
                         clock pessimism              0.515    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X58Y94         FDCE (Setup_fdce_C_CE)      -0.164    10.967    MIPS/DATA_MEM/memory_reg[20][10]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory_reg[20][11]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.076ns (23.721%)  route 3.460ns (76.279%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 10.652 - 5.000 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.228     3.710    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.834 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.556    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.652 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.633     6.285    MIPS/EX_MEM_REG/clk_mips_BUFG
    SLICE_X49Y98         FDCE                                         r  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.456     6.741 f  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/Q
                         net (fo=3, routed)           0.679     7.421    MIPS/EX_MEM_REG/Q[29]
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.545 f  MIPS/EX_MEM_REG/memory[0][31]_i_12/O
                         net (fo=2, routed)           0.426     7.971    MIPS/EX_MEM_REG/memory[0][31]_i_12_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.095 f  MIPS/EX_MEM_REG/memory[0][31]_i_9/O
                         net (fo=2, routed)           0.309     8.404    MIPS/EX_MEM_REG/memory[0][31]_i_9_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.528 f  MIPS/EX_MEM_REG/memory[9][31]_i_3/O
                         net (fo=3, routed)           0.832     9.360    MIPS/EX_MEM_REG/memory[9][31]_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     9.484 r  MIPS/EX_MEM_REG/memory[17][31]_i_3/O
                         net (fo=7, routed)           0.487     9.971    MIPS/EX_MEM_REG/memory[17][31]_i_3_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.095 r  MIPS/EX_MEM_REG/memory[20][31]_i_1/O
                         net (fo=32, routed)          0.726    10.821    MIPS/DATA_MEM/memory_reg[20][31]_0[0]
    SLICE_X58Y94         FDCE                                         r  MIPS/DATA_MEM/memory_reg[20][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.903     8.314    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.100     8.414 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     9.054    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.506    10.652    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X58Y94         FDCE                                         r  MIPS/DATA_MEM/memory_reg[20][11]/C  (IS_INVERTED)
                         clock pessimism              0.515    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X58Y94         FDCE (Setup_fdce_C_CE)      -0.164    10.967    MIPS/DATA_MEM/memory_reg[20][11]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory_reg[20][25]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.076ns (23.721%)  route 3.460ns (76.279%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 10.652 - 5.000 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.228     3.710    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.834 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.556    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.652 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.633     6.285    MIPS/EX_MEM_REG/clk_mips_BUFG
    SLICE_X49Y98         FDCE                                         r  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.456     6.741 f  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/Q
                         net (fo=3, routed)           0.679     7.421    MIPS/EX_MEM_REG/Q[29]
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.545 f  MIPS/EX_MEM_REG/memory[0][31]_i_12/O
                         net (fo=2, routed)           0.426     7.971    MIPS/EX_MEM_REG/memory[0][31]_i_12_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.095 f  MIPS/EX_MEM_REG/memory[0][31]_i_9/O
                         net (fo=2, routed)           0.309     8.404    MIPS/EX_MEM_REG/memory[0][31]_i_9_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.528 f  MIPS/EX_MEM_REG/memory[9][31]_i_3/O
                         net (fo=3, routed)           0.832     9.360    MIPS/EX_MEM_REG/memory[9][31]_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     9.484 r  MIPS/EX_MEM_REG/memory[17][31]_i_3/O
                         net (fo=7, routed)           0.487     9.971    MIPS/EX_MEM_REG/memory[17][31]_i_3_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.095 r  MIPS/EX_MEM_REG/memory[20][31]_i_1/O
                         net (fo=32, routed)          0.726    10.821    MIPS/DATA_MEM/memory_reg[20][31]_0[0]
    SLICE_X58Y94         FDCE                                         r  MIPS/DATA_MEM/memory_reg[20][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.903     8.314    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.100     8.414 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     9.054    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.506    10.652    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X58Y94         FDCE                                         r  MIPS/DATA_MEM/memory_reg[20][25]/C  (IS_INVERTED)
                         clock pessimism              0.515    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X58Y94         FDCE (Setup_fdce_C_CE)      -0.164    10.967    MIPS/DATA_MEM/memory_reg[20][25]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory_reg[20][2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.076ns (23.721%)  route 3.460ns (76.279%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 10.652 - 5.000 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.228     3.710    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.124     3.834 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     4.556    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.652 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.633     6.285    MIPS/EX_MEM_REG/clk_mips_BUFG
    SLICE_X49Y98         FDCE                                         r  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.456     6.741 f  MIPS/EX_MEM_REG/MEM_ALUResult_reg[29]/Q
                         net (fo=3, routed)           0.679     7.421    MIPS/EX_MEM_REG/Q[29]
    SLICE_X49Y98         LUT4 (Prop_lut4_I0_O)        0.124     7.545 f  MIPS/EX_MEM_REG/memory[0][31]_i_12/O
                         net (fo=2, routed)           0.426     7.971    MIPS/EX_MEM_REG/memory[0][31]_i_12_n_0
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.095 f  MIPS/EX_MEM_REG/memory[0][31]_i_9/O
                         net (fo=2, routed)           0.309     8.404    MIPS/EX_MEM_REG/memory[0][31]_i_9_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124     8.528 f  MIPS/EX_MEM_REG/memory[9][31]_i_3/O
                         net (fo=3, routed)           0.832     9.360    MIPS/EX_MEM_REG/memory[9][31]_i_3_n_0
    SLICE_X52Y95         LUT4 (Prop_lut4_I3_O)        0.124     9.484 r  MIPS/EX_MEM_REG/memory[17][31]_i_3/O
                         net (fo=7, routed)           0.487     9.971    MIPS/EX_MEM_REG/memory[17][31]_i_3_n_0
    SLICE_X52Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.095 r  MIPS/EX_MEM_REG/memory[20][31]_i_1/O
                         net (fo=32, routed)          0.726    10.821    MIPS/DATA_MEM/memory_reg[20][31]_0[0]
    SLICE_X58Y94         FDCE                                         r  MIPS/DATA_MEM/memory_reg[20][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.903     8.314    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.100     8.414 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.640     9.054    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.145 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        1.506    10.652    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X58Y94         FDCE                                         r  MIPS/DATA_MEM/memory_reg[20][2]/C  (IS_INVERTED)
                         clock pessimism              0.515    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X58Y94         FDCE (Setup_fdce_C_CE)      -0.164    10.967    MIPS/DATA_MEM/memory_reg[20][2]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 MIPS/DATA_MEM/memory_reg[5][24]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory5_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.382ns  (logic 0.146ns (38.236%)  route 0.236ns (61.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns = ( 7.768 - 5.000 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 7.112 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.963     6.213    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.045     6.258 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     6.526    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.552 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.561     7.112    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X51Y105        FDCE                                         r  MIPS/DATA_MEM/memory_reg[5][24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.146     7.258 r  MIPS/DATA_MEM/memory_reg[5][24]/Q
                         net (fo=2, routed)           0.236     7.494    MIPS/DATA_MEM/memory_reg_n_0_[5][24]
    SLICE_X56Y105        FDRE                                         r  MIPS/DATA_MEM/memory5_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.113     6.551    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.056     6.607 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     6.909    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.938 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.831     7.768    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X56Y105        FDRE                                         r  MIPS/DATA_MEM/memory5_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.391     7.377    
    SLICE_X56Y105        FDRE (Hold_fdre_C_D)         0.067     7.444    MIPS/DATA_MEM/memory5_reg[24]
  -------------------------------------------------------------------
                         required time                         -7.444    
                         arrival time                           7.494    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 MIPS/ID_EX_REG/EX_PC_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/EX_MEM_REG/MEM_PC_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.887%)  route 0.263ns (65.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.963     1.213    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.258 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     1.526    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.564     2.115    MIPS/ID_EX_REG/clk_mips_BUFG
    SLICE_X40Y103        FDCE                                         r  MIPS/ID_EX_REG/EX_PC_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDCE (Prop_fdce_C_Q)         0.141     2.256 r  MIPS/ID_EX_REG/EX_PC_reg[11]/Q
                         net (fo=2, routed)           0.263     2.520    MIPS/EX_MEM_REG/MEM_PC_reg[31]_1[11]
    SLICE_X36Y99         FDCE                                         r  MIPS/EX_MEM_REG/MEM_PC_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.113     1.551    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.056     1.607 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     1.909    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.938 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.840     2.777    MIPS/EX_MEM_REG/clk_mips_BUFG
    SLICE_X36Y99         FDCE                                         r  MIPS/EX_MEM_REG/MEM_PC_reg[11]/C
                         clock pessimism             -0.386     2.391    
    SLICE_X36Y99         FDCE (Hold_fdce_C_D)         0.075     2.466    MIPS/EX_MEM_REG/MEM_PC_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MIPS/DATA_MEM/memory_reg[7][11]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory7_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.416ns  (logic 0.146ns (35.076%)  route 0.270ns (64.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 7.775 - 5.000 ) 
    Source Clock Delay      (SCD):    2.114ns = ( 7.114 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.963     6.213    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.045     6.258 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     6.526    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.552 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.563     7.114    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X47Y100        FDCE                                         r  MIPS/DATA_MEM/memory_reg[7][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDCE (Prop_fdce_C_Q)         0.146     7.260 r  MIPS/DATA_MEM/memory_reg[7][11]/Q
                         net (fo=2, routed)           0.270     7.531    MIPS/DATA_MEM/memory_reg_n_0_[7][11]
    SLICE_X41Y95         FDRE                                         r  MIPS/DATA_MEM/memory7_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.113     6.551    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.056     6.607 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     6.909    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.938 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.838     7.775    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X41Y95         FDRE                                         r  MIPS/DATA_MEM/memory7_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.386     7.389    
    SLICE_X41Y95         FDRE (Hold_fdre_C_D)         0.082     7.471    MIPS/DATA_MEM/memory7_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.471    
                         arrival time                           7.531    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MIPS/DATA_MEM/memory_reg[7][26]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory7_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.404ns  (logic 0.146ns (36.094%)  route 0.258ns (63.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 7.766 - 5.000 ) 
    Source Clock Delay      (SCD):    2.115ns = ( 7.115 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.963     6.213    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.045     6.258 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     6.526    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.552 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.564     7.115    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X45Y103        FDCE                                         r  MIPS/DATA_MEM/memory_reg[7][26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.146     7.261 r  MIPS/DATA_MEM/memory_reg[7][26]/Q
                         net (fo=2, routed)           0.258     7.520    MIPS/DATA_MEM/memory_reg_n_0_[7][26]
    SLICE_X53Y108        FDRE                                         r  MIPS/DATA_MEM/memory7_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.113     6.551    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.056     6.607 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     6.909    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.938 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.828     7.766    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X53Y108        FDRE                                         r  MIPS/DATA_MEM/memory7_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.391     7.375    
    SLICE_X53Y108        FDRE (Hold_fdre_C_D)         0.082     7.457    MIPS/DATA_MEM/memory7_reg[26]
  -------------------------------------------------------------------
                         required time                         -7.457    
                         arrival time                           7.520    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MIPS/DATA_MEM/memory_reg[2][0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory2_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.420ns  (logic 0.146ns (34.800%)  route 0.274ns (65.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns = ( 7.775 - 5.000 ) 
    Source Clock Delay      (SCD):    2.114ns = ( 7.114 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.963     6.213    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.045     6.258 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     6.526    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.552 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.563     7.114    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X48Y101        FDCE                                         r  MIPS/DATA_MEM/memory_reg[2][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDCE (Prop_fdce_C_Q)         0.146     7.260 r  MIPS/DATA_MEM/memory_reg[2][0]/Q
                         net (fo=2, routed)           0.274     7.534    MIPS/DATA_MEM/memory_reg_n_0_[2][0]
    SLICE_X40Y96         FDRE                                         r  MIPS/DATA_MEM/memory2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.113     6.551    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.056     6.607 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     6.909    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.938 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.838     7.775    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X40Y96         FDRE                                         r  MIPS/DATA_MEM/memory2_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.386     7.389    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.077     7.466    MIPS/DATA_MEM/memory2_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.466    
                         arrival time                           7.534    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MIPS/ID_EX_REG/EX_read_data2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/EX_MEM_REG/MEM_Read_Data_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.700%)  route 0.254ns (64.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.776ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.963     1.213    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.258 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     1.526    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.566     2.117    MIPS/ID_EX_REG/clk_mips_BUFG
    SLICE_X36Y103        FDCE                                         r  MIPS/ID_EX_REG/EX_read_data2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDCE (Prop_fdce_C_Q)         0.141     2.258 r  MIPS/ID_EX_REG/EX_read_data2_reg[3]/Q
                         net (fo=5, routed)           0.254     2.512    MIPS/EX_MEM_REG/MEM_Read_Data_2_reg[31]_1[3]
    SLICE_X38Y99         FDCE                                         r  MIPS/EX_MEM_REG/MEM_Read_Data_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.113     1.551    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.056     1.607 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     1.909    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.938 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.839     2.776    MIPS/EX_MEM_REG/clk_mips_BUFG
    SLICE_X38Y99         FDCE                                         r  MIPS/EX_MEM_REG/MEM_Read_Data_2_reg[3]/C
                         clock pessimism             -0.386     2.390    
    SLICE_X38Y99         FDCE (Hold_fdce_C_D)         0.052     2.442    MIPS/EX_MEM_REG/MEM_Read_Data_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MIPS/DATA_MEM/memory_reg[0][15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/DATA_MEM/memory0_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.419ns  (logic 0.146ns (34.834%)  route 0.273ns (65.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 7.774 - 5.000 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 7.116 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.963     6.213    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.045     6.258 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     6.526    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     6.552 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.565     7.116    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X47Y98         FDCE                                         r  MIPS/DATA_MEM/memory_reg[0][15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDCE (Prop_fdce_C_Q)         0.146     7.262 r  MIPS/DATA_MEM/memory_reg[0][15]/Q
                         net (fo=2, routed)           0.273     7.535    MIPS/DATA_MEM/memory_reg_n_0_[0][15]
    SLICE_X40Y101        FDRE                                         r  MIPS/DATA_MEM/memory0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=2, routed)           1.113     6.551    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.056     6.607 f  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     6.909    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.938 f  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.837     7.774    MIPS/DATA_MEM/clk_mips_BUFG
    SLICE_X40Y101        FDRE                                         r  MIPS/DATA_MEM/memory0_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.386     7.388    
    SLICE_X40Y101        FDRE (Hold_fdre_C_D)         0.077     7.465    MIPS/DATA_MEM/memory0_reg[15]
  -------------------------------------------------------------------
                         required time                         -7.465    
                         arrival time                           7.535    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 UART/UART/UP/data_buf_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/UART/CORE/CLK/scale_terminal_val_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.187ns (40.418%)  route 0.276ns (59.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.562     1.481    UART/UART/UP/clk_IBUF_BUFG
    SLICE_X48Y85         FDCE                                         r  UART/UART/UP/data_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  UART/UART/UP/data_buf_reg[3]/Q
                         net (fo=2, routed)           0.276     1.898    UART/UART/UP/data_buf[3]
    SLICE_X54Y85         LUT4 (Prop_lut4_I0_O)        0.046     1.944 r  UART/UART/UP/scale_terminal_val[11]_i_1/O
                         net (fo=3, routed)           0.000     1.944    UART/UART/CORE/CLK/D[3]
    SLICE_X54Y85         FDCE                                         r  UART/UART/CORE/CLK/scale_terminal_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.829     1.994    UART/UART/CORE/CLK/clk_IBUF_BUFG
    SLICE_X54Y85         FDCE                                         r  UART/UART/CORE/CLK/scale_terminal_val_reg[3]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X54Y85         FDCE (Hold_fdce_C_D)         0.123     1.866    UART/UART/CORE/CLK/scale_terminal_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MIPS/ID_EX_REG/EX_read_data2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/EX_MEM_REG/MEM_Read_Data_2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.457%)  route 0.252ns (60.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.963     1.213    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.258 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     1.526    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.569     2.120    MIPS/ID_EX_REG/clk_mips_BUFG
    SLICE_X34Y98         FDCE                                         r  MIPS/ID_EX_REG/EX_read_data2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDCE (Prop_fdce_C_Q)         0.164     2.284 r  MIPS/ID_EX_REG/EX_read_data2_reg[6]/Q
                         net (fo=8, routed)           0.252     2.536    MIPS/EX_MEM_REG/MEM_Read_Data_2_reg[31]_1[6]
    SLICE_X40Y100        FDCE                                         r  MIPS/EX_MEM_REG/MEM_Read_Data_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.113     1.551    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.056     1.607 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     1.909    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.938 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.837     2.774    MIPS/EX_MEM_REG/clk_mips_BUFG
    SLICE_X40Y100        FDCE                                         r  MIPS/EX_MEM_REG/MEM_Read_Data_2_reg[6]/C
                         clock pessimism             -0.386     2.388    
    SLICE_X40Y100        FDCE (Hold_fdce_C_D)         0.070     2.458    MIPS/EX_MEM_REG/MEM_Read_Data_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MIPS/EX_MEM_REG/MEM_PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPS/MEM_WB_REG/WB_PC_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.625%)  route 0.261ns (61.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.776ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.963     1.213    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.258 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.268     1.526    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.552 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.564     2.115    MIPS/EX_MEM_REG/clk_mips_BUFG
    SLICE_X38Y103        FDCE                                         r  MIPS/EX_MEM_REG/MEM_PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        FDCE (Prop_fdce_C_Q)         0.164     2.279 r  MIPS/EX_MEM_REG/MEM_PC_reg[9]/Q
                         net (fo=1, routed)           0.261     2.540    MIPS/MEM_WB_REG/WB_PC_reg[31]_1[9]
    SLICE_X37Y95         FDCE                                         r  MIPS/MEM_WB_REG/WB_PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.113     1.551    Debounce/U0/U2/clk_IBUF
    SLICE_X52Y98         LUT4 (Prop_lut4_I0_O)        0.056     1.607 r  Debounce/U0/U2/clk_mips_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.302     1.909    clk_mips
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.938 r  clk_mips_BUFG_inst/O
                         net (fo=2932, routed)        0.839     2.776    MIPS/MEM_WB_REG/clk_mips_BUFG
    SLICE_X37Y95         FDCE                                         r  MIPS/MEM_WB_REG/WB_PC_reg[9]/C
                         clock pessimism             -0.386     2.390    
    SLICE_X37Y95         FDCE (Hold_fdce_C_D)         0.070     2.460    MIPS/MEM_WB_REG/WB_PC_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_mips_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y105   Debounce/U0/U1/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y105   Debounce/U0/U2/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    Debounce/U1/U0/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y108   Debounce/X0/U1/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y108   Debounce/X0/U1/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y108   Debounce/X0/U1/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y108   Debounce/X0/U1/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y100   MIPS/DATA_MEM/memory5_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y108   MIPS/DATA_MEM/memory5_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y107   MIPS/DATA_MEM/memory5_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y105   MIPS/DATA_MEM/memory5_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y89    MIPS/DATA_MEM/memory5_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y97    MIPS/DATA_MEM/memory5_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y89    MIPS/DATA_MEM/memory5_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y97    MIPS/DATA_MEM/memory5_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y90    MIPS/DATA_MEM/memory5_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y87    MIPS/DATA_MEM/memory5_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y90    MIPS/DATA_MEM/memory_reg[25][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y103   MIPS/ID_EX_REG/EX_PC_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y96    MIPS/MEM_WB_REG/WB_Read_Data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y109   MIPS/MEM_WB_REG/WB_Read_Data_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y110   MIPS/MEM_WB_REG/WB_Read_Data_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y96    MIPS/MEM_WB_REG/WB_Read_Data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y94    MIPS/MEM_WB_REG/WB_Read_Data_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y94    MIPS/MEM_WB_REG/WB_Read_Data_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y96    MIPS/MEM_WB_REG/WB_Read_Data_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y95    MIPS/REG_UNIT/register_reg[19][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y113   MIPS/REG_UNIT/register_reg[19][20]/C



