/*
 * Copyright 2018 NXP
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#ifndef __DT_BINDINGS_S32G275_PINCTRL_H__
#define __DT_BINDINGS_S32G275_PINCTRL_H__
/* Reference manuals used to build this pinctrl table */
/* RM S32G2xx - Rev1 Draft F
*/

/*
 * Use to set PAD control
 */
#include "s32-gen1-pinctrl.h"

/* UART configuration */
#define PAD_CTL_UART_TX		(PAD_CTL_SRE_100MHZ | PAD_CTL_OBE | \
				 PAD_CTL_SRC_SIG_SEL2)
#define PAD_CTL_UART_RX_MSCR    (PAD_CTL_IBE)
#define PAD_CTL_UART_RX_IMCR    (PAD_CTL_SRC_SIG_SEL4)

/* CAN configuration */
#define PAD_CTL_CAN_TX_MSCRx		(PAD_CTL_SRE_100MHZ | PAD_CTL_OBE)
#define PAD_CTL_CAN_RX_MSCR		(PAD_CTL_IBE)
#define PAD_CTL_CAN_RX_IMCR		(PAD_CTL_SRC_SIG_SEL2)

/* USDHC configuration  */
#define PAD_CTL_USDHC_BASE      (PAD_CTL_SRE_208MHZ | PAD_CTL_OBE | \
				 PAD_CTL_PUE | PAD_CTL_PUS | PAD_CTL_IBE)

#define PAD_CTL_USDHC		(PAD_CTL_USDHC_BASE | PAD_CTL_SRC_SIG_SEL1)


/* QSPI configuration  */
#define PAD_CTL_QSPI_BASE		(PAD_CTL_SRE_208MHZ | PAD_CTL_OBE | \
					 PAD_CTL_IBE)
#define PAD_CTL_QSPI_CLK_BASE		(PAD_CTL_SRE_208MHZ | PAD_CTL_OBE)
#define PAD_CTL_QSPI_CK2_MUX		PAD_CTL_SRC_SIG_SEL1
#define PAD_CTL_QSPI_A_SCK_MUX		PAD_CTL_SRC_SIG_SEL1
#define PAD_CTL_QSPI_B_SCK_MUX		PAD_CTL_SRC_SIG_SEL2
#define PAD_CTL_QSPI_A_CS0_MUX		PAD_CTL_SRC_SIG_SEL1
#define PAD_CTL_QSPI_B_CS0_MUX		PAD_CTL_SRC_SIG_SEL2
#define PAD_CTL_QSPI_A_CS1_MUX		PAD_CTL_SRC_SIG_SEL1
#define PAD_CTL_QSPI_B_CS1_MUX		PAD_CTL_SRC_SIG_SEL2
#define PAD_CTL_QSPI_A_DQS		(PAD_CTL_SRE_208MHZ | \
					 PAD_CTL_IBE | PAD_CTL_OBE | \
					 PAD_CTL_PUE)
#define PAD_CTL_QSPI_A_DATA0_7    (PAD_CTL_QSPI_BASE | PAD_CTL_SRC_SIG_SEL1)
#define PAD_CTL_QSPI_B_DATA0_7    (PAD_CTL_QSPI_BASE | PAD_CTL_SRC_SIG_SEL2)

/* EIRQ configuration */
#define PAD_CTL_EIRQ            (PAD_CTL_SRC_SIG_SEL2 | PAD_CTL_IBE | \
				 PAD_CTL_PUE)

/* I2C0 - Serial Data Input */
#define PAD_CTL_I2C0_MSCR_SDA   (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C0_IMCR_SDA   (PAD_CTL_SRC_SIG_SEL2)

/* I2C0 - Serial Clock Input */
#define  PAD_CTL_I2C0_MSCR_SCLK (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C0_IMCR_SCLK  (PAD_CTL_SRC_SIG_SEL2)

/* I2C1 - Serial Data Input */
#define PAD_CTL_I2C1_MSCR_SDA   (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C1_IMCR_SDA   (PAD_CTL_SRC_SIG_SEL2)

/* I2C1 - Serial Clock Input */
#define  PAD_CTL_I2C1_MSCR_SCLK (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C1_IMCR_SCLK  (PAD_CTL_SRC_SIG_SEL2)

/* I2C2 - Serial Data Input */
#define PAD_CTL_I2C2_MSCR_SDA   (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C2_IMCR_SDA   (PAD_CTL_SRC_SIG_SEL2)

/* I2C2 - Serial Clock Input */
#define  PAD_CTL_I2C2_MSCR_SCLK (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C2_IMCR_SCLK  (PAD_CTL_SRC_SIG_SEL2)

/* I2C3 - Serial Data Input */
#define PAD_CTL_I2C3_MSCR_SDA   (PAD_CTL_SRC_SIG_SEL2 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C3_IMCR_SDA   (PAD_CTL_SRC_SIG_SEL4)

/* I2C3 - Serial Clock Input */
#define  PAD_CTL_I2C3_MSCR_SCLK (PAD_CTL_SRC_SIG_SEL4 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C3_IMCR_SCLK  (PAD_CTL_SRC_SIG_SEL3)

/* I2C4 - Serial Data Input */
#define PAD_CTL_I2C4_MSCR_SDA   (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C4_IMCR_SDA   (PAD_CTL_SRC_SIG_SEL3)

/* I2C4 - Serial Clock Input */
#define  PAD_CTL_I2C4_MSCR_SCLK (PAD_CTL_SRC_SIG_SEL2 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE)
#define PAD_CTL_I2C4_IMCR_SCLK  (PAD_CTL_SRC_SIG_SEL3)

/* ENET CFG1 */
#define PAD_CTL_ENET_CFG1	(PAD_CTL_PUE | PAD_CTL_PUS | \
				 PAD_CTL_OBE | PAD_CTL_SRC_SIG_SEL1)

/* ENET CFG2 */
#define PAD_CTL_ENET_CFG2	(PAD_CTL_SRE_208MHZ | \
				 PAD_CTL_OBE | PAD_CTL_SRC_SIG_SEL1)

/* ENET CFG3 */
#define PAD_CTL_ENET_CFG3	(PAD_CTL_SRE_208MHZ | \
				 PAD_CTL_OBE | PAD_CTL_IBE | \
				PAD_CTL_SRC_SIG_SEL1)

/* ENET CFG4 */
#define PAD_CTL_ENET_CFG4	(PAD_CTL_SRE_208MHZ | PAD_CTL_IBE)

/* SPI 0 */
#define PAD_CTL_SPI_MSCR_CSx	(PAD_CTL_OBE | PAD_CTL_PUE | \
				 PAD_CTL_PUS)

#define PAD_CTL_SPI0_MSCR_SCK   (PAD_CTL_OBE | \
				PAD_CTL_SRC_SIG_SEL1)

#define PAD_CTL_SPI0_MSCR_SOUT	(PAD_CTL_OBE | \
				 PAD_CTL_SRC_SIG_SEL1)

#define PAD_CTL_SPI0_MSCR_SIN	(PAD_CTL_PUE | PAD_CTL_IBE | \
				 PAD_CTL_PUS)

#define PAD_CTL_SPI0_IMCR_SIN	(PAD_CTL_SRC_SIG_SEL2)

/* SPI 1 */
#define PAD_CTL_SPI1_MSCR_SCK   (PAD_CTL_OBE | \
				PAD_CTL_SRC_SIG_SEL3)

#define PAD_CTL_SPI1_MSCR_SOUT	(PAD_CTL_OBE | \
				 PAD_CTL_SRC_SIG_SEL2)

#define PAD_CTL_SPI1_MSCR_SIN	(PAD_CTL_PUE | PAD_CTL_IBE | \
				 PAD_CTL_PUS)

#define PAD_CTL_SPI1_IMCR_SIN	(PAD_CTL_SRC_SIG_SEL2)

/* SPI 4 */
#define PAD_CTL_SPI4_MSCR_SCK   (PAD_CTL_OBE | \
				PAD_CTL_SRC_SIG_SEL4)

#define PAD_CTL_SPI4_MSCR_SOUT	(PAD_CTL_OBE | \
				 PAD_CTL_SRC_SIG_SEL4)

#define PAD_CTL_SPI4_MSCR_SIN	(PAD_CTL_PUE | PAD_CTL_IBE | \
				 PAD_CTL_PUS)

#define PAD_CTL_SPI4_IMCR_SIN	(PAD_CTL_SRC_SIG_SEL2)

/* UART configuration */
#define S32_GEN1_PAD_PK15__UART0_TXD_OUT     175  PAD_CTL_UART_TX
#define S32_GEN1_PAD_PL00__UART0_RXD_OUT     176  PAD_CTL_UART_RX_MSCR
#define S32_GEN1_PAD_PL00__UART0_RXD_IN      512  PAD_CTL_UART_RX_IMCR

/* CAN configuration */
/* Note for S32G CAN1-CAN15 LLCE CAN SSS=1
 * For CAN0 LLCE CAN SSS=2
 */
/* CAN0 configuration */
#define S32_GEN1_PAD_PC12__CAN0_TXD        44   (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PC11__CAN0_RXD_OUT    43   PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PC11__CAN0_RXD_IN     513  PAD_CTL_CAN_RX_IMCR

/* CAN1 configuration */
#define S32_GEN1_PAD_PJ1__CAN1_TXD         145  (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PJ2__CAN1_RXD_OUT     146  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PJ2__CAN1_RXD_IN      746  PAD_CTL_CAN_RX_IMCR

/* CAN2 configuration */
#define S32_GEN1_PAD_PJ3__CAN2_TXD         147  (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PJ4__CAN2_RXD_OUT     148  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PJ4__CAN2_RXD_IN      747  PAD_CTL_CAN_RX_IMCR

/* CAN3 configuration */
#define S32_GEN1_PAD_PJ5__CAN3_TXD         149  (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PJ6__CAN3_RXD_OUT     150  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PJ6__CAN3_RXD_IN      748  PAD_CTL_CAN_RX_IMCR

/* CAN4 configuration */
#define S32_GEN1_PAD_PJ7__CAN4_TXD         151  (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PJ8__CAN4_RXD_OUT     152  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PJ8__CAN4_RXD_IN      749  PAD_CTL_CAN_RX_IMCR

/* CAN5 configuration */
#define S32_GEN1_PAD_PJ9__CAN5_TXD         153  (PAD_CTL_CAN_TX_MSCRx | \
						PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PJ10__CAN5_RXD_OUT    154  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PJ10__CAN5_RXD_IN     750  PAD_CTL_CAN_RX_IMCR

/* CAN6 configuration */
#define S32_GEN1_PAD_PJ11__CAN6_TXD        155  (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PJ12__CAN6_RXD_OUT    156  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PJ12__CAN6_RXD_IN     751  PAD_CTL_CAN_RX_IMCR
/* CAN7 configuration */
#define S32_GEN1_PAD_PJ13__CAN7_TXD        157  (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PJ14__CAN7_RXD_OUT    158  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PJ14__CAN7_RXD_IN     752  PAD_CTL_CAN_RX_IMCR

/* CAN8 configuration */
#define S32_GEN1_PAD_PJ15__CAN8_TXD        159  (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PK0__CAN8_RXD_OUT     160  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PK0__CAN8_RXD_IN      753  PAD_CTL_CAN_RX_IMCR

/* CAN9 configuration */
#define S32_GEN1_PAD_PK1__CAN9_TXD         161  (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PK2__CAN9_RXD_OUT     162  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PK2__CAN9_RXD_IN      754  PAD_CTL_CAN_RX_IMCR

/* CAN10 configuration */
#define S32_GEN1_PAD_PK3__CAN10_TXD        163  (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PK4__CAN10_RXD_OUT    164  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PK4__CAN10_RXD_IN     755  PAD_CTL_CAN_RX_IMCR

/* CAN11 configuration */
#define S32_GEN1_PAD_PK5__CAN11_TXD        165  (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PK6__CAN11_RXD_OUT    166  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PK6__CAN11_RXD_IN     756  PAD_CTL_CAN_RX_IMCR
/* CAN12 configuration */
#define S32_GEN1_PAD_PK7__CAN12_TXD        167  (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PK8__CAN12_RXD_OUT    168  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PK8__CAN12_RXD_IN     757  PAD_CTL_CAN_RX_IMCR

/* CAN13 configuration */
#define S32_GEN1_PAD_PK9__CAN13_TXD        169  (PAD_CTL_CAN_TX_MSCRx | \
						 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PK10__CAN13_RXD_OUT   170  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PK10__CAN13_RXD_IN    758  PAD_CTL_CAN_RX_IMCR

/* CAN14 configuration */
#define S32_GEN1_PAD_PK11__CAN14_TXD        171  (PAD_CTL_CAN_TX_MSCRx | \
						  PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PK12__CAN14_RXD_OUT    172  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PK12__CAN14_RXD_IN     759  PAD_CTL_CAN_RX_IMCR

/* CAN15 configuration */
#define S32_GEN1_PAD_PK13__CAN15_TXD        173  (PAD_CTL_CAN_TX_MSCRx | \
						  PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PK14__CAN15_RXD_OUT    174  PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PK14__CAN15_RXD_IN     760  PAD_CTL_CAN_RX_IMCR

/* uSDHC configuration */
#define S32_GEN1_PAD_PC14__USDHC_CLK_OUT     46  PAD_CTL_USDHC

#define S32_GEN1_PAD_PC15__USDHC_CMD_OUT     47  PAD_CTL_USDHC
#define S32_GEN1_PAD_PC15__USDHC_CMD_IN      515 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD0__USDHC_DAT0_OUT     48  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD0__USDHC_DAT0_IN      516 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD1__USDHC_DAT1_OUT     49  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD1__USDHC_DAT1_IN      517 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD2__USDHC_DAT2_OUT     50  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD2__USDHC_DAT2_IN      520 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD3__USDHC_DAT3_OUT     51  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD3__USDHC_DAT3_IN      521 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD4__USDHC_DAT4_OUT     52  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD4__USDHC_DAT4_IN      522 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD5__USDHC_DAT5_OUT     53  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD5__USDHC_DAT5_IN      523 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD6__USDHC_DAT6_OUT     54  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD6__USDHC_DAT6_IN      519 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD7__USDHC_DAT7_OUT     55  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD7__USDHC_DAT7_IN      518 PAD_CTL_SRC_SIG_SEL2

/* QSPI configuration */
/* Note as-is DQS not enabled OR PAD_CTL_QSPI_A_DQS to enable */
#define S32_GEN1_PAD_PF13__QSPI_A_DQS        548 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD4__QSPI_B_DQS         558 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PF5__QSPI_A_DATA0_IN    540 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF5__QSPI_A_DATA0_OUT   85  PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF6__QSPI_A_DATA1_IN    541 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF6__QSPI_A_DATA1_OUT   86  PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF7__QSPI_A_DATA2_IN    542 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF7__QSPI_A_DATA2_OUT   87 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF8__QSPI_A_DATA3_IN    543 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF8__QSPI_A_DATA3_OUT   88  PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF9__QSPI_A_DATA4_IN    544 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF9__QSPI_A_DATA4_OUT   89 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF10__QSPI_A_DATA5_IN   545 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF10__QSPI_A_DATA5_OUT  90 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF11__QSPI_A_DATA6_IN   546 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF11__QSPI_A_DATA6_OUT  91 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF12__QSPI_A_DATA7_IN   547 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF12__QSPI_A_DATA7_OUT  92 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PC14__QSPI_B_DATA0_IN   552 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PC14__QSPI_B_DATA0_OUT  46 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD3__QSPI_B_DATA1_IN    554 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD3__QSPI_B_DATA1_OUT   51 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD9__QSPI_B_DATA2_IN    551 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD9__QSPI_B_DATA2_OUT   57 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PC15__QSPI_B_DATA3_IN   553 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PC15__QSPI_B_DATA3_OUT  47 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD2__QSPI_B_DATA4_IN    557 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD2__QSPI_B_DATA4_OUT   50 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD8__QSPI_B_DATA5_IN    550 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD8__QSPI_B_DATA5_OUT   56 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD10__QSPI_B_DATA6_IN   556 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD10__QSPI_B_DATA6_OUT  58 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD5__QSPI_B_DATA7_IN    555 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD5__QSPI_B_DATA7_OUT   53 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PG5__QSPI_A_CS1         92  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_A_CS1_MUX)
#define S32_GEN1_PAD_PD1__QSPI_B_CS1         93  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_B_CS1_MUX)

#define S32_GEN1_PAD_PG4__QSPI_A_CS0         100 (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_A_CS0_MUX)
#define S32_GEN1_PAD_PG0__QSPI_A_SCK         96  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_A_SCK_MUX)

#define S32_GEN1_PAD_PD0__QSPI_B_CS0         48  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_B_CS0_MUX)
#define S32_GEN1_PAD_PD6__QSPI_B_SCK         54  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_B_SCK_MUX)

#define S32_GEN1_PAD_PG2__QSPI_CK2           98  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_CK2_MUX)

/* I2C configuration */
#define S32_GEN1_PAD_PB0__I2C0_DATA_OUT      16  PAD_CTL_I2C0_MSCR_SDA
#define S32_GEN1_PAD_PB0__I2C0_DATA_IN       565 PAD_CTL_I2C0_IMCR_SDA

#define S32_GEN1_PAD_PB1__I2C0_SCLK_OUT      17  PAD_CTL_I2C0_MSCR_SCLK
#define S32_GEN1_PAD_PB1__I2C0_SCLK_IN       566 PAD_CTL_I2C0_IMCR_SCLK

#define S32_GEN1_PAD_PB4__I2C1_DATA_OUT      20  PAD_CTL_I2C1_MSCR_SDA
#define S32_GEN1_PAD_PB4__I2C1_DATA_IN       718 PAD_CTL_I2C1_IMCR_SDA

#define S32_GEN1_PAD_PB3__I2C1_SCLK_OUT      19  PAD_CTL_I2C1_MSCR_SCLK
#define S32_GEN1_PAD_PB3__I2C1_SCLK_IN       717 PAD_CTL_I2C1_IMCR_SCLK

#define S32_GEN1_PAD_PB6__I2C2_DATA_OUT      22  PAD_CTL_I2C2_MSCR_SDA
#define S32_GEN1_PAD_PB6__I2C2_DATA_IN       720 PAD_CTL_I2C2_IMCR_SDA

#define S32_GEN1_PAD_PB5__I2C2_SCLK_OUT      21  PAD_CTL_I2C2_MSCR_SCLK
#define S32_GEN1_PAD_PB5__I2C2_SCLK_IN       719 PAD_CTL_I2C2_IMCR_SCLK

#define S32_GEN1_PAD_PB13__I2C3_DATA_OUT     29  PAD_CTL_I2C3_MSCR_SDA
#define S32_GEN1_PAD_PB13__I2C3_DATA_IN      722 PAD_CTL_I2C3_IMCR_SDA

#define S32_GEN1_PAD_PB14__I2C3_SCLK_OUT     30  PAD_CTL_I2C3_MSCR_SCLK
#define S32_GEN1_PAD_PB14__I2C3_SCLK_IN      721 PAD_CTL_I2C3_IMCR_SCLK

#define S32_GEN1_PAD_PC1__I2C4_DATA_OUT      33  PAD_CTL_I2C4_MSCR_SDA
#define S32_GEN1_PAD_PC1__I2C4_DATA_IN       724 PAD_CTL_I2C4_IMCR_SDA

#define S32_GEN1_PAD_PC2__I2C4_SCLK_OUT      34  PAD_CTL_I2C4_MSCR_SCLK
#define S32_GEN1_PAD_PC2__I2C4_SCLK_IN       723 PAD_CTL_I2C4_IMCR_SCLK

/* ENET configuration */
#define S32_GEN1_PAD_PD12__MDC              60  PAD_CTL_ENET_CFG2

#define S32_GEN1_PAD_PD13__MDIO_OUT         61  PAD_CTL_ENET_CFG3
#define S32_GEN1_PAD_PD13__MDIO_IN          527 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE2__TXCLK_OUT         66  PAD_CTL_ENET_CFG1
#define S32_GEN1_PAD_PE2__TXCLK_IN          538 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE8__RXCLK_OUT         72  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE8__RXCLK_IN          529 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE10__RX_D0_OUT        74  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE10__RX_D0_IN         531 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE11__RX_D1_OUT        75  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE11__RX_D1_IN         532 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE12__RX_D2_OUT        76  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE12__RX_D2_IN         533 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE13__RX_D3_OUT        77  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE13__RX_D3_IN         534 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE9__RX_DV_OUT          73  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE9__RX_DV_IN           530 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE4__TX_D0_OUT	    68	PAD_CTL_ENET_CFG2
#define S32_GEN1_PAD_PE5__TX_D1_OUT	    69	PAD_CTL_ENET_CFG2
#define S32_GEN1_PAD_PE6__TX_D2_OUT	    70	PAD_CTL_ENET_CFG2
#define S32_GEN1_PAD_PE7__TX_D3_OUT	    71	PAD_CTL_ENET_CFG2
#define S32_GEN1_PAD_PE3__TX_EN_OUT	    67	PAD_CTL_ENET_CFG2

/* SPI 0 */
#define S32_GEN1_PAD_PA15__SPI0_SOUT_OUT	15	PAD_CTL_SPI0_MSCR_SOUT
#define S32_GEN1_PAD_PA14__SPI0_SIN_OUT		14	PAD_CTL_SPI0_MSCR_SIN
#define S32_GEN1_PAD_PA14__SPI0_SIN_IN		982	PAD_CTL_SPI0_IMCR_SIN
#define S32_GEN1_PAD_PA13__SPI0_SCK_OUT		13	PAD_CTL_SPI0_MSCR_SCK
#define S32_GEN1_PAD_PB0__SPI0_CS0_OUT		16	(PAD_CTL_SPI_MSCR_CSx | \
							 PAD_CTL_SRC_SIG_SEL2)

/* SPI 1 */
#define S32_GEN1_PAD_PA6__SPI1_SOUT_OUT		6	PAD_CTL_SPI1_MSCR_SOUT
#define S32_GEN1_PAD_PF15__SPI1_SIN_OUT		95	PAD_CTL_SPI1_MSCR_SIN
#define S32_GEN1_PAD_PF15__SPI1_SIN_IN		987	PAD_CTL_SPI1_IMCR_SIN
#define S32_GEN1_PAD_PA8__SPI1_SCK_OUT		8	PAD_CTL_SPI1_MSCR_SCK
#define S32_GEN1_PAD_PA7__SPI1_CS0_OUT		7	(PAD_CTL_SPI_MSCR_CSx | \
							 PAD_CTL_SRC_SIG_SEL2)

/* SPI 4 */
#define S32_GEN1_PAD_PB9__SPI4_SOUT_OUT		25	PAD_CTL_SPI4_MSCR_SOUT
#define S32_GEN1_PAD_PC10__SPI4_SIN_OUT		42	PAD_CTL_SPI4_MSCR_SIN
#define S32_GEN1_PAD_PC10__SPI4_SIN_IN		1002	PAD_CTL_SPI4_IMCR_SIN
#define S32_GEN1_PAD_PC9__SPI4_SCK_OUT		41	PAD_CTL_SPI4_MSCR_SCK
#define S32_GEN1_PAD_PB10__SPI4_CS0_OUT		26	(PAD_CTL_SPI_MSCR_CSx | \
							 PAD_CTL_SRC_SIG_SEL2)

/* SIUL2 GPIOs */
/* Note some GPIO pads are input only and their name reflects this limitation */
#define S32_GEN1_PAD_PA0__SIUL_GPIO0	 0	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA1__SIUL_GPIO1	 1	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA2__SIUL_GPIO2	 2	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA3__SIUL_GPIO3	 3	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA4__SIUL_GPIO4	 4	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA5__SIUL_GPIO5	 5	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA6__SIUL_GPIO6	 6	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA7__SIUL_GPIO7	 7	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA8__SIUL_GPIO8	 8	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA9__SIUL_GPIO9	 9	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA10__SIUL_GPI10	 10	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA11__SIUL_GPIO11	 11	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA12__SIUL_GPIO12	 12	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA13__SIUL_GPIO13	 13	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA14__SIUL_GPIO14	 14	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA15__SIUL_GPIO15	 15	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB0__SIUL_GPIO16	 16	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB1__SIUL_GPIO17	 17	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB2__SIUL_GPIO18	 18	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB3__SIUL_GPIO19	 19	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB4__SIUL_GPIO20	 20	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB5__SIUL_GPIO21	 21	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB6__SIUL_GPIO22	 22	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB7__SIUL_GPIO23	 23	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB8__SIUL_GPIO24	 24	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB9__SIUL_GPIO25	 25	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB10__SIUL_GPIO26	 26	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB11__SIUL_GPIO27	 27	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB12__SIUL_GPIO28	 28	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB13__SIUL_GPIO29	 29	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB14__SIUL_GPIO30	 30	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB15__SIUL_GPIO31	 31	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC0__SIUL_GPIO32	 32	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC1__SIUL_GPIO33	 33	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC2__SIUL_GPIO34	 34	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC3__SIUL_GPIO35	 35	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC4__SIUL_GPI36	 36	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC5__SIUL_GPIO37	 37	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC6__SIUL_GPIO38	 38	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC7__SIUL_GPIO39	 39	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC8__SIUL_GPIO40	 40	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC9__SIUL_GPIO41	 41	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC10__SIUL_GPIO42	 42	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC11__SIUL_GPI43	 43	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC12__SIUL_GPIO44	 44	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC13__SIUL_GPIO45	 45	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC14__SIUL_GPIO46	 46	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PC15__SIUL_GPIO47	 47	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD0__SIUL_GPIO48	 48	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD1__SIUL_GPIO49	 49	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD2__SIUL_GPIO50	 50	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD3__SIUL_GPIO51	 51	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD4__SIUL_GPIO52	 52	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD5__SIUL_GPIO53	 53	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD6__SIUL_GPIO54	 54	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD7__SIUL_GPIO55	 55	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD8__SIUL_GPIO56	 56	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD9__SIUL_GPIO57	 57	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD10__SIUL_GPIO58	 58	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD11__SIUL_GPIO59	 59	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD12__SIUL_GPIO60	 60	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD13__SIUL_GPIO61	 61	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD14__SIUL_GPIO62	 62	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PD15__SIUL_GPIO63	 63	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE0__SIUL_GPIO64	 64	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE1__SIUL_GPIO65	 65	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE2__SIUL_GPIO66	 66	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE3__SIUL_GPIO67	 67	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE4__SIUL_GPIO68	 68	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE5__SIUL_GPIO69	 69	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE6__SIUL_GPIO70	 70	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE7__SIUL_GPIO71	 71	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE8__SIUL_GPIO72	 72	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE9__SIUL_GPIO73	 73	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE10__SIUL_GPIO74	 74	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE11__SIUL_GPIO75	 75	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE12__SIUL_GPIO76	 76	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE13__SIUL_GPIO77	 77	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE14__SIUL_GPIO78	 78	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PE15__SIUL_GPIO79	 79	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF0__SIUL_GPIO80	 80	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF1__SIUL_GPIO81	 81	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF2__SIUL_GPIO82	 82	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF3__SIUL_GPIO83	 83	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF4__SIUL_GPIO84	 84	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF5__SIUL_GPIO85	 85	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF6__SIUL_GPIO86	 86	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF7__SIUL_GPIO87	 87	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF8__SIUL_GPIO88	 88	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF9__SIUL_GPIO89	 89	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF10__SIUL_GPIO90	 90	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF11__SIUL_GPIO91	 91	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF12__SIUL_GPIO92	 92	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF13__SIUL_GPIO93	 93	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF14__SIUL_GPIO94	 94	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PF15__SIUL_GPIO95	 95	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PG0__SIUL_GPIO96	 96	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PG1__SIUL_GPIO97	 97	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PG2__SIUL_GPIO98	 98	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PG3__SIUL_GPIO99	 99	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PG4__SIUL_GPIO100	 100	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PG5__SIUL_GPIO101	 101	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH0__SIUL_GPIO112	 112	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH1__SIUL_GPIO113	 113	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH2__SIUL_GPIO114	 114	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH3__SIUL_GPIO115	 115	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH4__SIUL_GPIO116	 116	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH5__SIUL_GPIO117	 117	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH6__SIUL_GPIO118	 118	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH7__SIUL_GPIO119	 119	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH8__SIUL_GPIO120	 120	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH9__SIUL_GPIO121	 121	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PH10__SIUL_GPIO122	 122	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ0__SIUL_GPIO144	 144	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ2__SIUL_GPI146	 146	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ3__SIUL_GPIO147	 147	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ4__SIUL_GPI148	 148	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ5__SIUL_GPIO149	 149	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ6__SIUL_GPI150	 150	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ7__SIUL_GPIO151	 151	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ8__SIUL_GPI152	 152	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ9__SIUL_GPIO153	 153	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ10__SIUL_GPI154	 154	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ11__SIUL_GPIO155	 155	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ12__SIUL_GPI156	 156	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ13__SIUL_GPIO157	 157	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ14__SIUL_GPI158	 158	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PJ15__SIUL_GPIO159	 159	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK00__SIUL_GPI160	 160	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK01__SIUL_GPIO161	 161	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK02__SIUL_GPI162	 162	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK03__SIUL_GPIO163	 163	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK04__SIUL_GPI164	 164	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK05__SIUL_GPIO165	 165	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK06__SIUL_GPI166	 166	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK07__SIUL_GPIO167	 167	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK08__SIUL_GPI168	 168	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK09__SIUL_GPIO169	 169	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK10__SIUL_GPI170	 170	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK11__SIUL_GPIO171	 171	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK12__SIUL_GPI172	 172	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK13__SIUL_GPIO173	 173	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK14__SIUL_GPI174	 174	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PK15__SIUL_GPIO175	 175	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL0__SIUL_GPIO176	 176	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL1__SIUL_GPI177	 177	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL3__SIUL_GPI179	 179	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL4__SIUL_GPIO180	 180	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL5__SIUL_GPIO181	 181	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL6__SIUL_GPI182	 182	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL7__SIUL_GPI183	 183	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL8__SIUL_GPIO184	 184	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL9__SIUL_GPIO185	 185	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL10__SIUL_GPIO186	 186	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL11__SIUL_GPIO187	 187	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL12__SIUL_GPIO188	 188	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL13__SIUL_GPIO189	 189	 PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PL14__SIUL_GPIO190	 190	 PAD_CTL_SRC_SIG_SEL0

/* SIUL2 EIRQ pins */
#define S32_GEN1_PAD_PB3__SIUL_EIRQ0		910	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PJ7__SIUL_EIRQ0		910	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PB4__SIUL_EIRQ1		911	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PJ8__SIUL_EIRQ1		911	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PB5__SIUL_EIRQ2		912	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PL1__SIUL_EIRQ2		912	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PB6__SIUL_EIRQ3		913	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PL2__SIUL_EIRQ3		913	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PB7__SIUL_EIRQ4		914	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PL3__SIUL_EIRQ4		914	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PB8__SIUL_EIRQ5		915	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PL4__SIUL_EIRQ5		915	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PB9__SIUL_EIRQ6		916	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PL5__SIUL_EIRQ6		916	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PB10__SIUL_EIRQ7		917	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PL6__SIUL_EIRQ7		917	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PB11__SIUL_EIRQ8		918	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PJ10__SIUL_EIRQ8		918	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PB12__SIUL_EIRQ9		919	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PK0__SIUL_EIRQ9		919	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PB13__SIUL_EIRQ10		920	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PK5__SIUL_EIRQ10		920	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PK8__SIUL_EIRQ11		921	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PB15__SIUL_EIRQ12		922	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PC1__SIUL_EIRQ13		923	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PC2__SIUL_EIRQ14		924	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PC3__SIUL_EIRQ15		925	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PL8__SIUL_EIRQ16		926	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PL9__SIUL_EIRQ17		927	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PL10__SIUL_EIRQ18		928	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PL11__SIUL_EIRQ19		929	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PL12__SIUL_EIRQ20		930	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PL13__SIUL_EIRQ21		931	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PL14__SIUL_EIRQ22		932	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PH1__SIUL_EIRQ23		933	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PH2__SIUL_EIRQ24		934	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PH3__SIUL_EIRQ25		935	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PH5__SIUL_EIRQ26		936	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PC4__SIUL_EIRQ27		937	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PC5__SIUL_EIRQ28		938	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PC6__SIUL_EIRQ29		939	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PC7__SIUL_EIRQ30		940	PAD_CTL_EIRQ
#define S32_GEN1_PAD_PC8__SIUL_EIRQ31		941	PAD_CTL_EIRQ

#endif /* __DT_BINDINGS_S32G275_PINCTRL_H__ */
