<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>BLOCK</title><link rel="Prev" href="bank.htm" title="Previous" /><link rel="Next" href="clkdelay.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/preferences.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pOTwlgAIOHy_002fIFChhAkVZhQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Constraints%20Ref/block.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Constraints_Reference_Guide.htm#1277335">Constraints Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="preference_descriptions.htm#1277335">Preferences</a> &gt; BLOCK</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1277335" class="Heading2"><span></span>BLOCK</h3><p id="ww1198160" class="BodyAfterHead"><span></span>Blocks timing analysis on nets, paths, buses, or component pins that are irrelevant to the timing of the design. If a net is specified, the net and all paths through the specified net will blocked. If a bus is specified, the bus, all nets in the bus, and all paths through the nets defined by the bus will be blocked. If a component pin is specified, any path going through the specified pin of the named component will be blocked.</p><p id="ww1331097" class="Body"><span></span>The TRACE report will include all paths that are covered with the BLOCK PATH preference, but it will not include details for a BLOCK NET preference. In TRACE, the signal defined in a BLOCK NET preference is removed from the timing-graph analysis completely. Because there is no path or coverage related to this signal any longer, all paths through the signal are blocked/removed and considered covered.</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1381137" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1381188" class="CellBody"><span></span>If two input clocks are related according to the board designs, then use CLKSKEWDIFF (which can only be used for port) preference to tell the TRACE that the two clocks are related. Then, when you use the BLOCK FROM CLKNET (/TO CLKNET) preference, Cross Domain Crossing (CDC) paths that under these two input clocks will be blocked. </div><div id="ww1381189" class="CellBody"><span></span>Otherwise, if these two inputs are unrelated, there is no need to (and user cannot) use BLOCK FROM CLKNET (/TO CLKNET) for these CDC paths.</div></td></tr></table></div><h5 id="ww1293229" class="HeadingRunIn"><span></span>Device Support</h5><p id="ww1293230" class="Body"><span></span>All</p><h5 id="ww1258236" class="HeadingRunIn"><span></span>Syntax</h5><p id="ww1254405" class="Body"><span></span>BLOCK NET <span style="font-style: italic">&lt;net_name&gt;</span> ;</p><p id="ww1258297" class="Body"><span></span>BLOCK BUS &lt;<span style="font-style: italic">bus_name</span>&gt; ;</p><p id="ww1318354" class="Body"><span></span>BLOCK COMP &lt;<span style="font-style: italic">comp_name</span>&gt; PIN &lt;<span style="font-style: italic">pin_name</span>&gt; ;</p><p id="ww1254474" class="Body"><span></span>BLOCK PATH <span style="font-style: italic">&lt;path_spec&gt; </span>;</p><p id="ww1274875" class="Body"><span></span>BLOCK <span style="font-style: italic">&lt;path_class&gt;</span> ;</p><p id="ww1226169" class="Body"><span></span>where:</p><p id="ww1226203" class="Body"><span></span><span style="font-style: italic">&lt;path_spec&gt; :</span>:= [FROM <span style="font-style: italic">&lt;obj_type&gt;</span> <span style="font-style: italic">&lt;obj_name&gt;</span>][TO <span style="font-style: italic">&lt;obj_type&gt;</span> <span style="font-style: italic">&lt;obj_name&gt;</span>]</p><p id="ww1226204" class="Body"><span></span><span style="font-style: italic">&lt;</span><em class="Emphasis">obj_type</em><span style="font-style: italic">&gt; </span>::= CELL | PORT | CLKNET | ASIC<span class="GUI"> &nbsp;</span>PIN<span class="GUI"> </span>&nbsp;| GROUP </p><p id="ww1377473" class="Body"><span></span><span style="font-style: italic">&lt;obj_name&gt;</span> ::= identifier </p><p id="ww1377514" class="Body"><span></span>For example, CELL&nbsp;<span style="font-style: italic">&lt;identifier&gt;</span>, PORT&nbsp;<span style="font-style: italic">&lt;identifier&gt;</span>, CLKNET&nbsp;&lt;<span style="font-style: italic">identifier</span>&gt; (ASIC&nbsp;<span style="font-style: italic">&lt;identifier&gt;</span> PIN&nbsp;<span style="font-style: italic">&lt;identifier&gt;</span> ), GROUP&nbsp;<span style="font-style: italic">&lt;indentifier&gt;</span></p><div class="ww_skin_page_overflow"><table class="NoteIndented" cellspacing="0" summary=""><caption class="NoteTitleIndented" style="caption-side: top"><div id="ww1377520" class="NoteTitleIndented">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><p id="ww1377534" class="Body"><span></span>The object type in BLOCK PATH FROM &lt;obj_type&gt;TO &lt;obj_type&gt; must be of the same category, as follows:</p><p id="ww1377535" class="Body"><span></span>Category 1: PORT/CELL/ASIC PIN/GROUP<br />Category 2: CLKNET</p><p id="ww1377536" class="Body"><span></span>BLOCK preferences using the following syntax examples are valid, since the FROM and TO object types are from Category 1.</p><p id="ww1377537" class="Body"><span></span>BLOCK PATH FROM CELL TO PORT;<br />BLOCK PATH FROM PORT TO PORT;<br />BLOCK PATH FROM GROUP TO PORT;<br />BLOCK PATH FROM ASIC PIN TO CELL;</p><p id="ww1377538" class="Body"><span></span>But BLOCK preferences using the following syntax are invalid, since the Category 2 CLKNET is mixed with Category 1 object types:</p><p id="ww1377539" class="Body"><span></span>BLOCK PATH FROM CLKNET TO CELL/PORT/GROUP/ASIC PIN; <br />BLOCK PATH FROM CELL/PORT/GROUP/ASIC PIN to CLKNET;</p><p id="ww1377540" class="Body"><span></span>For Category 2, the path must be from CLKNET to CLKNET.</p></td></tr></table></div><p id="ww1377515" class="Body"><span></span>where:</p><p id="ww1180690" class="Body"><span></span><span style="font-style: italic">&lt;path_class&gt;</span> can be any one of the following general path classes: </p><p id="ww1180696" class="Body"><span></span>RESETPATHS – Specifies all asynchronous set/reset paths, through an asynchronous set/reset pin on a design component. This is in the "ON" condition by default, so when a new project is created in Diamond, the BLOCK RESETPATHS preference will appear in the project's preference file. </p><p id="ww1229484" class="Body"><span></span>ASYNCPATHS – Blocks all paths from pads to FF inputs for the frequency and period preferences. This is in the "ON" condition by default, so when a new project is created in Diamond, the BLOCK ASYNCPATHS preference will appear in the project's preference file.</p><p id="ww1233392" class="Body"><span></span>JTAGPATHS – Identifies any output signal from "JTCK" of cellmode "JTAG" and blocks all registers driven by this signal when doing FMAX analysis.</p><p id="ww1229505" class="Body"><span></span>RD_DURING_WR_PATHS – Globally blocks RAM read paths during the write operation. This is in the "OFF" condition by default.</p><p id="ww1180706" class="Body"><span></span>The following keyword can also be used with the BLOCK preference but is not recommended, as explained in the <span class="Hyperlink"><a href="../../Reference%20Guides/Constraints%20Ref/block.htm#ww1300322" title="BLOCK">Note</a></span> that follows:</p><p id="ww1180708" class="Body"><span></span>INTERCLOCKDOMAIN PATHS<span class="GUI"> – </span>Specifies all paths involving data transfer between registers that are clocked by different clock nets—even when those clock nets are related.</p><div class="ww_skin_page_overflow"><table class="NoteIndented" cellspacing="0" summary=""><caption class="NoteTitleIndented" style="caption-side: top"><div id="ww1300322" class="NoteTitleIndented">Note:</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1300324" class="CellBody"><span></span>Even <span style="font-style: italic">without</span> the BLOCK INTERCLOCKDOMAIN PATHS preference, TRACE does not time data transfers between registers that are clocked by unrelated clock nets. Related clock nets are those that come from different outputs of the same PLL, through different inferred DCS elements, through a CLKDIV, and others. These paths are not generally false paths. When the BLOCK INTERCLOCKDOMAIN PATHS preference is used, these paths are blocked, which is very risky.</div></td></tr></table></div><p id="ww1312189" class="Body"><span></span>JITTER – Blocks jitter from timing analysis. This includes any input clock jitter specified by a PERIOD or FREQUENCY preference, as well as system jitter.</p><h5 id="ww1312190" class="HeadingRunIn"><span></span>Using Wildcards</h5><p id="ww1244399" class="BodyAfterHead"><span></span>For the logical BLOCK preference, NET names with wildcard expressions are allowed. PORT or CELL names with wildcard expressions are also allowed. See <a href="../../User%20Guides/Constraints/using_wildcards_in_prefs.htm#ww1106806" title="Using Wildcard Expressions in Preferences">Using Wildcard Expressions in Preferences</a> for details about wildcard usage and range expansion.</p><h5 id="ww1258687" class="HeadingRunIn"><span></span>Examples </h5><p id="ww1258688" class="BodyAfterHead"><span></span>The following preference command blocks timing analysis on a net named n1:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1258693" class="Code">BLOCK NET n1;</pre></td></tr></table></div><p id="ww1258694" class="Body"><span></span>The following preference command blocks timing analysis on pin A1 of component SLICE_4.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1318412" class="Code">BLOCK COMP "SLICE_4" PIN "A1" ;</pre></td></tr></table></div><p id="ww1318401" class="Body"><span></span>The following preference command blocks timing analysis on all paths terminating at an asynchronous set/reset input of a design component:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1258699" class="Code">BLOCK RESETPATHS;</pre></td></tr></table></div><p id="ww1258700" class="Body"><span></span>The following preference command blocks the path between two ports:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1258706" class="Code">BLOCK PATH FROM PORT "LOCAL_CMD0" TO PORT "RAM_RD";</pre></td></tr></table></div><p id="ww1270729" class="Body"><span></span>The following preference blocks specific interclock domains between clock nets. All maximum frequency (fMAX) paths from clknet_1 to clknet_2 will be blocked from timing analysis.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1270734" class="Code">BLOCK PATH FROM CLKNET "clknet_1 " TO CLKNET "clknet_2 ";</pre></td></tr></table></div><p id="ww1313653" class="Body"><span></span>The following preference blocks all jitter from timing analysis, including all system jitter as well as jitter that has been specified through a PERIOD or FREQUENCY preference:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1313658" class="Code">BLOCK JITTER;</pre></td></tr></table></div><h5 id="ww1318518" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1318522" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="../../User%20Guides/Static%20Timing%20Analysis/trace_timing_analysis_options.htm#ww1073107" title="Setting TRACE Options">Setting TRACE Options</a></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>