@
@ -- FILES --
@

@ isp_af.c


unsigned char data[0] = {
};

unsigned char bss[0];

unsigned char data.g_stFocusCfg[1072] = {
    /*0000*/ 0x01, 0x00, 0x00, 0x00, 0x11, 0x00, 0x0f, 0x00, 0x80, 0x07, 0x38, 0x04, 0x01, 0x00, 0x00, 0x00, 
    /*0010*/ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0x07, 0x38, 0x04, 
    /*0020*/ 0x00, 0x00, 0x00, 0x00, 0x02, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 
    /*0030*/ 0xff, 0x9b, 0x00, 0x00, 0xf0, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 
    /*0040*/ 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x0f, 0x00, 0xbc, 0x00, 0x9e, 0x01, 0xb6, 0xfe, 
    /*0050*/ 0xe6, 0x01, 0x33, 0xfe, 0x90, 0x01, 0xb8, 0xfe, 0x07, 0x00, 0x00, 0x00, 0x03, 0x00, 0x01, 0x00, 
    /*0060*/ 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0xff, 0x00, 0x00, 0x00, 0xdc, 0x00, 0x08, 0x00, 0x0e, 0x00, 
    /*0070*/ 0x7f, 0x00, 0x0c, 0x00, 0xff, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 
    /*0080*/ 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0xc8, 0x00, 0xc8, 0x00, 0x92, 0xff, 
    /*0090*/ 0xcd, 0x01, 0x61, 0xfe, 0x00, 0x00, 0x00, 0x00, 0x06, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 
    /*00a0*/ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
    /*00b0*/ 0x0f, 0x00, 0x0c, 0x00, 0xff, 0x07, 0x00, 0x00, 0x14, 0x00, 0x10, 0x00, 0x00, 0x00, 0xf0, 0xff, 
    /*00c0*/ 0xec, 0xff, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0xff, 0x00, 0x00, 0x00, 0xdc, 0x00, 
    /*00d0*/ 0x08, 0x00, 0x0e, 0x00, 0x26, 0x00, 0x0c, 0x00, 0x08, 0x07, 0x00, 0x00, 0xf4, 0xff, 0xe8, 0xff, 
    /*00e0*/ 0x00, 0x00, 0x18, 0x00, 0x0c, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0xff, 0x00, 
    /*00f0*/ 0x00, 0x00, 0xdc, 0x00, 0x08, 0x00, 0x0e, 0x00, 0x0f, 0x00, 0x0c, 0x00, 0xff, 0x07, 0x00, 0x00, 
    /*0100*/ 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 
    /*0110*/ 0x11, 0x00, 0x0f, 0x00, 0x80, 0x07, 0x38, 0x04, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
    /*0120*/ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x80, 0x07, 0x38, 0x04, 0x00, 0x00, 0x00, 0x00, 
    /*0130*/ 0x02, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0xff, 0x9b, 0x00, 0x00, 
    /*0140*/ 0xf0, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 
    /*0150*/ 0x01, 0x00, 0x00, 0x00, 0x0f, 0x00, 0xbc, 0x00, 0x9e, 0x01, 0xb6, 0xfe, 0xe6, 0x01, 0x33, 0xfe, 
    /*0160*/ 0x90, 0x01, 0xb8, 0xfe, 0x07, 0x00, 0x00, 0x00, 0x03, 0x00, 0x01, 0x00, 0x01, 0x00, 0x00, 0x00, 
    /*0170*/ 0x00, 0x00, 0xff, 0x00, 0x00, 0x00, 0xdc, 0x00, 0x08, 0x00, 0x0e, 0x00, 0x7f, 0x00, 0x0c, 0x00, 
    /*0180*/ 0xff, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 
    /*0190*/ 0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0xc8, 0x00, 0xc8, 0x00, 0x92, 0xff, 0xcd, 0x01, 0x61, 0xfe, 
    /*01a0*/ 0x00, 0x00, 0x00, 0x00, 0x06, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
    /*01b0*/ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0f, 0x00, 0x0c, 0x00, 
    /*01c0*/ 0xff, 0x07, 0x00, 0x00, 0x14, 0x00, 0x10, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xec, 0xff, 0x00, 0x00, 
    /*01d0*/ 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0xff, 0x00, 0x00, 0x00, 0xdc, 0x00, 0x08, 0x00, 0x0e, 0x00, 
    /*01e0*/ 0x26, 0x00, 0x0c, 0x00, 0x08, 0x07, 0x00, 0x00, 0xf4, 0xff, 0xe8, 0xff, 0x00, 0x00, 0x18, 0x00, 
    /*01f0*/ 0x0c, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0xff, 0x00, 0x00, 0x00, 0xdc, 0x00, 
    /*0200*/ 0x08, 0x00, 0x0e, 0x00, 0x0f, 0x00, 0x0c, 0x00, 0xff, 0x07, 0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 
    /*0210*/ 0x00, 0x00, 0x01, 0x00, 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x11, 0x00, 0x0f, 0x00, 
    /*0220*/ 0x80, 0x07, 0x38, 0x04, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
    /*0230*/ 0x00, 0x00, 0x00, 0x00, 0x80, 0x07, 0x38, 0x04, 0x00, 0x00, 0x00, 0x00, 0x02, 0x04, 0x00, 0x00, 
    /*0240*/ 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0xff, 0x9b, 0x00, 0x00, 0xf0, 0x00, 0x00, 0x00, 
    /*0250*/ 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 
    /*0260*/ 0x0f, 0x00, 0xbc, 0x00, 0x9e, 0x01, 0xb6, 0xfe, 0xe6, 0x01, 0x33, 0xfe, 0x90, 0x01, 0xb8, 0xfe, 
    /*0270*/ 0x07, 0x00, 0x00, 0x00, 0x03, 0x00, 0x01, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0xff, 0x00, 
    /*0280*/ 0x00, 0x00, 0xdc, 0x00, 0x08, 0x00, 0x0e, 0x00, 0x7f, 0x00, 0x0c, 0x00, 0xff, 0x07, 0x00, 0x00, 
    /*0290*/ 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
    /*02a0*/ 0x02, 0x00, 0xc8, 0x00, 0xc8, 0x00, 0x92, 0xff, 0xcd, 0x01, 0x61, 0xfe, 0x00, 0x00, 0x00, 0x00, 
    /*02b0*/ 0x06, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
    /*02c0*/ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0f, 0x00, 0x0c, 0x00, 0xff, 0x07, 0x00, 0x00, 
    /*02d0*/ 0x14, 0x00, 0x10, 0x00, 0x00, 0x00, 0xf0, 0xff, 0xec, 0xff, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 
    /*02e0*/ 0x00, 0x00, 0xff, 0x00, 0x00, 0x00, 0xdc, 0x00, 0x08, 0x00, 0x0e, 0x00, 0x26, 0x00, 0x0c, 0x00, 
    /*02f0*/ 0x08, 0x07, 0x00, 0x00, 0xf4, 0xff, 0xe8, 0xff, 0x00, 0x00, 0x18, 0x00, 0x0c, 0x00, 0x00, 0x00, 
    /*0300*/ 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0xff, 0x00, 0x00, 0x00, 0xdc, 0x00, 0x08, 0x00, 0x0e, 0x00, 
    /*0310*/ 0x0f, 0x00, 0x0c, 0x00, 0xff, 0x07, 0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 
    /*0320*/ 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x11, 0x00, 0x0f, 0x00, 0x80, 0x07, 0x38, 0x04, 
    /*0330*/ 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
    /*0340*/ 0x80, 0x07, 0x38, 0x04, 0x00, 0x00, 0x00, 0x00, 0x02, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
    /*0350*/ 0x01, 0x00, 0x00, 0x00, 0xff, 0x9b, 0x00, 0x00, 0xf0, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 
    /*0360*/ 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x0f, 0x00, 0xbc, 0x00, 
    /*0370*/ 0x9e, 0x01, 0xb6, 0xfe, 0xe6, 0x01, 0x33, 0xfe, 0x90, 0x01, 0xb8, 0xfe, 0x07, 0x00, 0x00, 0x00, 
    /*0380*/ 0x03, 0x00, 0x01, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0xff, 0x00, 0x00, 0x00, 0xdc, 0x00, 
    /*0390*/ 0x08, 0x00, 0x0e, 0x00, 0x7f, 0x00, 0x0c, 0x00, 0xff, 0x07, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
    /*03a0*/ 0x01, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0x00, 0xc8, 0x00, 
    /*03b0*/ 0xc8, 0x00, 0x92, 0xff, 0xcd, 0x01, 0x61, 0xfe, 0x00, 0x00, 0x00, 0x00, 0x06, 0x00, 0x00, 0x00, 
    /*03c0*/ 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 
    /*03d0*/ 0x00, 0x00, 0x00, 0x00, 0x0f, 0x00, 0x0c, 0x00, 0xff, 0x07, 0x00, 0x00, 0x14, 0x00, 0x10, 0x00, 
    /*03e0*/ 0x00, 0x00, 0xf0, 0xff, 0xec, 0xff, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0xff, 0x00, 
    /*03f0*/ 0x00, 0x00, 0xdc, 0x00, 0x08, 0x00, 0x0e, 0x00, 0x26, 0x00, 0x0c, 0x00, 0x08, 0x07, 0x00, 0x00, 
    /*0400*/ 0xf4, 0xff, 0xe8, 0xff, 0x00, 0x00, 0x18, 0x00, 0x0c, 0x00, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 
    /*0410*/ 0x00, 0x00, 0xff, 0x00, 0x00, 0x00, 0xdc, 0x00, 0x08, 0x00, 0x0e, 0x00, 0x0f, 0x00, 0x0c, 0x00, 
    /*0420*/ 0xff, 0x07, 0x00, 0x00, 0x04, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00, 0x01, 0x00, 0x00, 0x00, 
};

_RODATA_ISP_AFCTRL_STR1_4_0000: .ascii "[Func]:%s [Line]:%d [Info]:Null Pointer!\n\0"


_RODATA___FUNCTION___43790_0000: .ascii "ISP_AfCtrl\0"


_RODATA___FUNCTION___43802_0000: .ascii "ISP_AlgRegisterAf\0"


@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
@ .text.ISP_AfExit
@ Size: 0x8
@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 

FUNC_BEGIN ISP_AfExit
    /*00000000*/ MOV         R0, #0 
    /*00000004*/ BX          LR 
FUNC_END ISP_AfExit


@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
@ .text.ISP_AfBlkCfg
@ Size: 0x23c
@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 

FUNC_BEGIN ISP_AfBlkCfg
    /*00000000*/ LDR         R3, WORD_0234               @ LDR         R3, [PC, #556]              @ 0x0000000000000234 
    /*00000004*/ ADD         R0, R0, #8 
    /*00000008*/ PUSH        {R4, R5, R6, R7, R8, R9, SL, FP, LR} 
    /*0000000c*/ SUB         SP, SP, #60                 @ 0x3c 
    /*00000010*/ ADD         R3, PC, R3 
    /*00000014*/ MOV         R7, R1 
    /*00000018*/ LDR         IP, WORD_0238               @ LDR         IP, [PC, #536]              @ 0x0000000000000238 
    /*0000001c*/ MOV         R6, R2 
    /*00000020*/ LSL         R1, R0, #17 
    /*00000024*/ STR         R1, [SP, #24] 
    /*00000028*/ MOV         R5, R1 
    /*0000002c*/ STR         R2, [SP, #8] 
    /*00000030*/ LDR         R0, [R3, IP] 
    /*00000034*/ LDRB        R8, [R7] 
    /*00000038*/ STR         R0, [SP, #28] 
    /*0000003c*/ MOV         IP, R0 
    /*00000040*/ ADD         R0, R1, #5888               @ 0x1700 
    /*00000044*/ LDR         R2, [IP] 
    /*00000048*/ ADD         R0, R0, #44                 @ 0x2c 
    /*0000004c*/ STR         R2, [SP, #52]               @ 0x34 
    /*00000050*/ BL          IO_READ16
    /*00000054*/ UXTB        R4, R0 
    /*00000058*/ ADD         R0, R5, #5888               @ 0x1700 
    /*0000005c*/ ADD         R0, R0, #42                 @ 0x2a 
    /*00000060*/ BL          IO_READ16
    /*00000064*/ LDRH        R3, [R6, #56]               @ 0x38 
    /*00000068*/ CMP         R8, #0 
    /*0000006c*/ STR         R3, [SP, #4] 
    /*00000070*/ BEQ         ISP_AfBlkCfg_x1f4
    /*00000074*/ MOV         R1, R3 
    /*00000078*/ UXTB        R9, R0 
    /*0000007c*/ SDIV        R3, R4, R8 
    /*00000080*/ STR         R3, [SP, #16] 
    /*00000084*/ MOV         R2, R3 
    /*00000088*/ LSL         R3, R1, #1 
    /*0000008c*/ MOV         R6, #1 
    /*00000090*/ MLS         R1, R8, R2, R4 
    /*00000094*/ UXTH        R3, R3 
    /*00000098*/ ADD         R2, R2, #1 
    /*0000009c*/ STR         R1, [SP] 
    /*000000a0*/ MOVW        FP, #63896                  @ 0xf998 
    /*000000a4*/ STR         R2, [SP, #20] 
    /*000000a8*/ MOVW        SL, #1092                   @ 0x444 
    /*000000ac*/ STR         R3, [SP, #12] 
    /*000000b0*/ B           ISP_AfBlkCfg_x138
    ISP_AfBlkCfg_xb4:
    /*000000b4*/ LDR         R3, [SP, #8] 
    /*000000b8*/ MOV         R2, R4 
    /*000000bc*/ ADD         R0, SP, #36                 @ 0x24 
    /*000000c0*/ ADD         R1, R3, #52                 @ 0x34 
    /*000000c4*/ BL          ISP_GetBlockRect
    /*000000c8*/ LDR         R0, [SP, #40]               @ 0x28 
    /*000000cc*/ MOVW        R2, #1196                   @ 0x4ac 
    /*000000d0*/ LDR         R1, [SP, #48]               @ 0x30 
    /*000000d4*/ CMP         R4, #0 
    /*000000d8*/ STRH        R0, [R5, R2] 
    /*000000dc*/ MOVW        R2, #1202                   @ 0x4b2 
    /*000000e0*/ STRH        R1, [R5, R2] 
    /*000000e4*/ MOV         R2, #1 
    /*000000e8*/ STR         R2, [R5, #1020]             @ 0x3fc 
    /*000000ec*/ BEQ         ISP_AfBlkCfg_x210
    /*000000f0*/ SUB         R2, R8, #1 
    /*000000f4*/ MOVW        R0, #1204                   @ 0x4b4 
    /*000000f8*/ CMP         R4, R2 
    /*000000fc*/ LDR         R2, [SP, #44]               @ 0x2c 
    /*00000100*/ MOVWEQ      R1, #1198                   @ 0x4ae 
    /*00000104*/ LDRNE       R3, [SP, #12] 
    /*00000108*/ MOVWNE      R1, #1198                   @ 0x4ae 
    /*0000010c*/ LDREQ       R3, [SP, #4] 
    /*00000110*/ SUBNE       R2, R2, R3 
    /*00000114*/ SUBEQ       R2, R2, R3 
    /*00000118*/ STRHEQ      R2, [R5, R0] 
    /*0000011c*/ STRHNE      R2, [R5, R0] 
    /*00000120*/ LDRHNE      R3, [SP, #4] 
    /*00000124*/ CMP         R6, R8 
    /*00000128*/ STRH        R3, [R5, R1] 
    /*0000012c*/ BCS         ISP_AfBlkCfg_x1f4
    ISP_AfBlkCfg_x130:
    /*00000130*/ ADD         R6, R6, #1 
    /*00000134*/ UXTB        R6, R6 
    ISP_AfBlkCfg_x138:
    /*00000138*/ LDR         R3, [SP] 
    /*0000013c*/ SUB         R4, R6, #1 
    /*00000140*/ UXTB        R4, R4 
    /*00000144*/ MOVW        R0, #1090                   @ 0x442 
    /*00000148*/ CMP         R3, R4 
    /*0000014c*/ MLA         R2, FP, R4, R7 
    /*00000150*/ LDRHGT      R3, [SP, #20] 
    /*00000154*/ LDRHLE      R3, [SP, #16] 
    /*00000158*/ CMP         R8, #1 
    /*0000015c*/ MLA         R5, FP, R4, R7 
    /*00000160*/ STRH        R3, [R2, SL] 
    /*00000164*/ MOV         R2, #20 
    /*00000168*/ MLA         R2, R2, R4, R7 
    /*0000016c*/ LDRH        R1, [R5, SL] 
    /*00000170*/ STRH        R9, [R5, R0] 
    /*00000174*/ ADD         R2, R2, #191488             @ 0x2ec00 
    /*00000178*/ STR         R1, [R2, #232]              @ 0xe8 
    /*0000017c*/ STR         R9, [R2, #236]              @ 0xec 
    /*00000180*/ BNE         ISP_AfBlkCfg_xb4
    /*00000184*/ LDR         R4, [SP, #24] 
    /*00000188*/ ADD         R0, R4, #5888               @ 0x1700 
    /*0000018c*/ ADD         R0, R0, #10 
    /*00000190*/ BL          IO_READ8
    /*00000194*/ AND         R2, R0, #1 
    /*00000198*/ ADD         R0, R4, #6016               @ 0x1780 
    /*0000019c*/ STR         R2, [R5, #1020]             @ 0x3fc 
    /*000001a0*/ ADD         R0, R0, #24 
    /*000001a4*/ BL          IO_READ16
    /*000001a8*/ MOVW        R2, #1196                   @ 0x4ac 
    /*000001ac*/ STRH        R0, [R5, R2] 
    /*000001b0*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000001b4*/ ADD         R0, R0, #26 
    /*000001b8*/ BL          IO_READ16
    /*000001bc*/ MOVW        R2, #1198                   @ 0x4ae 
    /*000001c0*/ STRH        R0, [R5, R2] 
    /*000001c4*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000001c8*/ ADD         R0, R0, #30 
    /*000001cc*/ BL          IO_READ16
    /*000001d0*/ MOVW        R2, #1204                   @ 0x4b4 
    /*000001d4*/ STRH        R0, [R5, R2] 
    /*000001d8*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000001dc*/ ADD         R0, R0, #28 
    /*000001e0*/ BL          IO_READ16
    /*000001e4*/ CMP         R6, R8 
    /*000001e8*/ MOVW        R2, #1202                   @ 0x4b2 
    /*000001ec*/ STRH        R0, [R5, R2] 
    /*000001f0*/ BCC         ISP_AfBlkCfg_x130
    ISP_AfBlkCfg_x1f4:
    /*000001f4*/ LDR         R3, [SP, #28] 
    /*000001f8*/ LDR         R2, [SP, #52]               @ 0x34 
    /*000001fc*/ LDR         R3, [R3] 
    /*00000200*/ CMP         R2, R3 
    /*00000204*/ BNE         ISP_AfBlkCfg_x230
    /*00000208*/ ADD         SP, SP, #60                 @ 0x3c 
    /*0000020c*/ POP         {R4, R5, R6, R7, R8, R9, SL, FP, PC} 
    ISP_AfBlkCfg_x210:
    /*00000210*/ LDR         R2, [SP, #44]               @ 0x2c 
    /*00000214*/ MOVW        R0, #1204                   @ 0x4b4 
    /*00000218*/ LDR         R3, [SP, #4] 
    /*0000021c*/ MOVW        R1, #1198                   @ 0x4ae 
    /*00000220*/ SUB         R2, R2, R3 
    /*00000224*/ STRH        R2, [R7, R0] 
    /*00000228*/ STRH        R4, [R7, R1] 
    /*0000022c*/ B           ISP_AfBlkCfg_x130
    ISP_AfBlkCfg_x230:
    /*00000230*/ BL          __stack_chk_fail
    /*00000234*/ WORD_0234: .word 0x0000021c
    /*00000238*/ WORD_0238: .word 0x00000000
FUNC_END ISP_AfBlkCfg


@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
@ .text.ISP_AfImageResWrite
@ Size: 0xe4
@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 

FUNC_BEGIN ISP_AfImageResWrite
    /*00000000*/ PUSH        {R4, R5, R6, R7, R8, LR} 
    /*00000004*/ ADD         R5, R0, #8 
    /*00000008*/ LDR         R7, WORD_00dc               @ LDR         R7, [PC, #204]              @ 0x00000000000000dc 
    /*0000000c*/ MOV         R8, R0 
    /*00000010*/ LSL         R5, R5, #17 
    /*00000014*/ MOV         R4, R1 
    /*00000018*/ ADD         R7, PC, R7 
    /*0000001c*/ ADD         R0, R5, #6016               @ 0x1780 
    /*00000020*/ MOV         R1, #0 
    /*00000024*/ ADD         R0, R0, #26 
    /*00000028*/ MOVW        R6, #4136                   @ 0x1028 
    /*0000002c*/ BL          IO_WRITE16
    /*00000030*/ ADD         R0, R5, #6016               @ 0x1780 
    /*00000034*/ MOV         R1, #0 
    /*00000038*/ ADD         R0, R0, #24 
    /*0000003c*/ BL          IO_WRITE16
    /*00000040*/ LDR         R3, WORD_00e0               @ LDR         R3, [PC, #152]              @ 0x00000000000000e0 
    /*00000044*/ MOVW        R1, #65528                  @ 0xfff8 
    /*00000048*/ ADD         R0, R5, #6016               @ 0x1780 
    /*0000004c*/ LDR         R2, [R7, R3] 
    /*00000050*/ ADD         R0, R0, #30 
    /*00000054*/ MLA         R6, R6, R8, R2 
    /*00000058*/ LDR         R3, [R6, #60]               @ 0x3c 
    /*0000005c*/ AND         R1, R1, R3 
    /*00000060*/ BL          IO_WRITE16
    /*00000064*/ LDR         R3, [R6, #64]               @ 0x40 
    /*00000068*/ ADD         R0, R5, #6016               @ 0x1780 
    /*0000006c*/ MOVW        R1, #65534                  @ 0xfffe 
    /*00000070*/ ADD         R0, R0, #28 
    /*00000074*/ AND         R1, R1, R3 
    /*00000078*/ BL          IO_WRITE16
    /*0000007c*/ MOV         R2, R6 
    /*00000080*/ MOV         R1, R4 
    /*00000084*/ MOV         R0, R8 
    /*00000088*/ BL          ISP_AfBlkCfg
    /*0000008c*/ LDRB        R3, [R4] 
    /*00000090*/ CMP         R3, #0 
    /*00000094*/ BEQ         ISP_AfImageResWrite_xcc
    /*00000098*/ SUB         R1, R3, #1 
    /*0000009c*/ MOVW        R2, #63896                  @ 0xf998 
    /*000000a0*/ UXTB        R1, R1 
    /*000000a4*/ MOV         R0, R2 
    /*000000a8*/ ADD         R1, R1, #1 
    /*000000ac*/ MOV         R3, R4 
    /*000000b0*/ MLA         R1, R2, R1, R4 
    ISP_AfImageResWrite_xb4:
    /*000000b4*/ LDR         R2, [R3, #1264]             @ 0x4f0 
    /*000000b8*/ ADD         R2, R2, #1 
    /*000000bc*/ STR         R2, [R3, #1264]             @ 0x4f0 
    /*000000c0*/ ADD         R3, R3, R0 
    /*000000c4*/ CMP         R3, R1 
    /*000000c8*/ BNE         ISP_AfImageResWrite_xb4
    ISP_AfImageResWrite_xcc:
    /*000000cc*/ LDRB        R3, [R4, #8] 
    /*000000d0*/ ORR         R3, R3, #16 
    /*000000d4*/ STRB        R3, [R4, #8] 
    /*000000d8*/ POP         {R4, R5, R6, R7, R8, PC} 
    /*000000dc*/ WORD_00dc: .word 0x000000bc
    /*000000e0*/ WORD_00e0: .word 0x00000000
FUNC_END ISP_AfImageResWrite


@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
@ .text.ISP_AfCtrl
@ Size: 0x11c
@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 

FUNC_BEGIN ISP_AfCtrl
    /*00000000*/ LDR         IP, WORD_00fc               @ LDR         IP, [PC, #244]              @ 0x00000000000000fc 
    /*00000004*/ CMP         R1, #8000                   @ 0x1f40 
    /*00000008*/ PUSH        {R4, LR} 
    /*0000000c*/ ADD         IP, PC, IP 
    /*00000010*/ BEQ         ISP_AfCtrl_x4c
    /*00000014*/ MOVW        R2, #8007                   @ 0x1f47 
    /*00000018*/ CMP         R1, R2 
    /*0000001c*/ BNE         ISP_AfCtrl_x44
    /*00000020*/ LDR         R2, WORD_0100               @ LDR         R2, [PC, #216]              @ 0x0000000000000100 
    /*00000024*/ LDR         R2, [IP, R2] 
    /*00000028*/ LDR         R1, [R2, R0, LSL #2] 
    /*0000002c*/ CMP         R1, #0 
    /*00000030*/ BEQ         ISP_AfCtrl_x9c
    /*00000034*/ ADD         R1, R1, #8 
    /*00000038*/ BL          ISP_AfImageResWrite
    /*0000003c*/ MOV         R0, #0 
    /*00000040*/ POP         {R4, PC} 
    ISP_AfCtrl_x44:
    /*00000044*/ MOV         R0, #0 
    /*00000048*/ POP         {R4, PC} 
    ISP_AfCtrl_x4c:
    /*0000004c*/ LDR         R2, WORD_0100               @ LDR         R2, [PC, #172]              @ 0x0000000000000100 
    /*00000050*/ LDR         R2, [IP, R2] 
    /*00000054*/ LDR         R4, [R2, R0, LSL #2] 
    /*00000058*/ CMP         R4, #0 
    /*0000005c*/ BEQ         ISP_AfCtrl_xcc
    /*00000060*/ LDR         R2, WORD_0104               @ LDR         R2, [PC, #156]              @ 0x0000000000000104 
    /*00000064*/ MOVW        R1, #4136                   @ 0x1028 
    /*00000068*/ LDR         R2, [IP, R2] 
    /*0000006c*/ MLA         R3, R1, R0, R2 
    /*00000070*/ LDRB        R2, [R3, #52]               @ 0x34 
    /*00000074*/ LDRB        R3, [R3, #53]               @ 0x35 
    /*00000078*/ CMP         R2, R3 
    /*0000007c*/ BEQ         ISP_AfCtrl_x88
    /*00000080*/ ADD         R1, R4, #8 
    /*00000084*/ BL          ISP_AfImageResWrite
    ISP_AfCtrl_x88:
    /*00000088*/ LDRB        R3, [R4, #16] 
    /*0000008c*/ MOV         R0, #0 
    /*00000090*/ ORR         R3, R3, #16 
    /*00000094*/ STRB        R3, [R4, #16] 
    /*00000098*/ POP         {R4, PC} 
    ISP_AfCtrl_x9c:
    /*0000009c*/ LDR         R1, WORD_0108               @ LDR         R1, [PC, #100]              @ 0x0000000000000108 
    /*000000a0*/ MOVW        R3, #783                    @ 0x30f 
    /*000000a4*/ LDR         R2, WORD_010c               @ LDR         R2, [PC, #96]               @ 0x000000000000010c 
    /*000000a8*/ LDR         R0, [IP, R1] 
    /*000000ac*/ LDR         R1, WORD_0110               @ LDR         R1, [PC, #92]               @ 0x0000000000000110 
    /*000000b0*/ ADD         R2, PC, R2 
    /*000000b4*/ ADD         R1, PC, R1 
    /*000000b8*/ LDR         R0, [R0] 
    /*000000bc*/ BL          fprintf
    /*000000c0*/ MOVW        R0, #32774                  @ 0x8006 
    /*000000c4*/ MOVT        R0, #40988                  @ 0xa01c 
    /*000000c8*/ POP         {R4, PC} 
    ISP_AfCtrl_xcc:
    /*000000cc*/ LDR         R1, WORD_0108               @ LDR         R1, [PC, #52]               @ 0x0000000000000108 
    /*000000d0*/ MOVW        R3, #778                    @ 0x30a 
    /*000000d4*/ LDR         R2, WORD_0114               @ LDR         R2, [PC, #56]               @ 0x0000000000000114 
    /*000000d8*/ LDR         R0, [IP, R1] 
    /*000000dc*/ LDR         R1, WORD_0118               @ LDR         R1, [PC, #52]               @ 0x0000000000000118 
    /*000000e0*/ ADD         R2, PC, R2 
    /*000000e4*/ ADD         R1, PC, R1 
    /*000000e8*/ LDR         R0, [R0] 
    /*000000ec*/ BL          fprintf
    /*000000f0*/ MOVW        R0, #32774                  @ 0x8006 
    /*000000f4*/ MOVT        R0, #40988                  @ 0xa01c 
    /*000000f8*/ POP         {R4, PC} 
    /*000000fc*/ WORD_00fc: .word 0x000000e8
    /*00000100*/ WORD_0100: .word 0x00000000
    /*00000104*/ WORD_0104: .word 0x00000000
    /*00000108*/ WORD_0108: .word 0x00000000
    /*0000010c*/ WORD_010c: .word 0x00000054
    /*00000110*/ WORD_0110: .word 0x00000054
    /*00000114*/ WORD_0114: .word 0x0000002c
    /*00000118*/ WORD_0118: .word 0x0000002c
FUNC_END ISP_AfCtrl


@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
@ .text.ISP_AfExtRegsDefault
@ Size: 0x938
@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 

FUNC_BEGIN ISP_AfExtRegsDefault
    /*00000000*/ LDR         R3, WORD_0418               @ LDR         R3, [PC, #1040]             @ 0x0000000000000418 
    /*00000004*/ PUSH        {R4, R5, R6, R7, R8, R9, SL, FP, LR} 
    /*00000008*/ MOV         R5, #268                    @ 0x10c 
    /*0000000c*/ VPUSH       {D8-D12} 
    /*00000010*/ ADD         R3, PC, R3 
    /*00000014*/ SUB         SP, SP, #20 
    /*00000018*/ VLDR        S17, [PC, #1008]            @ 0x0000000000000410 
    /*0000001c*/ MOV         R2, R3 
    /*00000020*/ STR         R3, [SP, #12] 
    /*00000024*/ ADD         R4, R0, #8 
    /*00000028*/ LDR         R3, WORD_041c               @ LDR         R3, [PC, #1004]             @ 0x000000000000041c 
    /*0000002c*/ MOV         R6, #1 
    /*00000030*/ MUL         R5, R5, R0 
    /*00000034*/ LDR         R3, [R2, R3] 
    /*00000038*/ MOV         R8, R0 
    /*0000003c*/ LSL         R4, R4, #17 
    /*00000040*/ ADD         R9, R5, #56                 @ 0x38 
    /*00000044*/ STR         R3, [SP, #8] 
    /*00000048*/ MOV         R7, R3 
    /*0000004c*/ VMOV.F64    D9, #28                     @ 0x40e00000 7.0 
    /*00000050*/ ADD         R0, R4, #6080               @ 0x17c0 
    /*00000054*/ LDR         R3, [R7, R5]! 
    /*00000058*/ ADD         R0, R0, #32 
    /*0000005c*/ VMOV.F64    D11, #96                    @ 0x3f000000 0.5 
    /*00000060*/ ADD         FP, R4, #5888               @ 0x1700 
    /*00000064*/ CMP         R3, R6 
    /*00000068*/ MOV         SL, FP 
    /*0000006c*/ MOVEQ       R1, #3 
    /*00000070*/ MOVNE       R1, #0 
    /*00000074*/ BL          IO_WRITE8
    /*00000078*/ LDR         R1, [R7, #60]               @ 0x3c 
    /*0000007c*/ ADD         R5, R5, #120                @ 0x78 
    /*00000080*/ ADD         R0, SL, R6 
    /*00000084*/ ADD         FP, FP, #29 
    /*00000088*/ AND         R1, R1, R6 
    /*0000008c*/ ADD         SL, SL, #30 
    /*00000090*/ BL          IO_WRITE8
    /*00000094*/ LDR         R1, [R7, #64]               @ 0x40 
    /*00000098*/ ADD         R0, R4, #5888               @ 0x1700 
    /*0000009c*/ ADD         R0, R0, #2 
    /*000000a0*/ AND         R1, R1, R6 
    /*000000a4*/ BL          IO_WRITE8
    /*000000a8*/ LDR         R1, [R7, #68]               @ 0x44 
    /*000000ac*/ ADD         R0, R4, #5888               @ 0x1700 
    /*000000b0*/ ADD         R0, R0, #3 
    /*000000b4*/ AND         R1, R1, R6 
    /*000000b8*/ BL          IO_WRITE8
    /*000000bc*/ LDR         R1, [R7, #124]              @ 0x7c 
    /*000000c0*/ ADD         R0, R4, #5888               @ 0x1700 
    /*000000c4*/ ADD         R0, R0, #4 
    /*000000c8*/ AND         R1, R1, R6 
    /*000000cc*/ BL          IO_WRITE8
    /*000000d0*/ LDR         R1, [R7, #128]              @ 0x80 
    /*000000d4*/ ADD         R0, R4, #5888               @ 0x1700 
    /*000000d8*/ ADD         R0, R0, #5 
    /*000000dc*/ AND         R1, R1, R6 
    /*000000e0*/ BL          IO_WRITE8
    /*000000e4*/ LDR         R1, [R7, #132]              @ 0x84 
    /*000000e8*/ ADD         R0, R4, #5888               @ 0x1700 
    /*000000ec*/ ADD         R0, R0, #6 
    /*000000f0*/ AND         R1, R1, R6 
    /*000000f4*/ BL          IO_WRITE8
    /*000000f8*/ LDR         R1, [R7, #12] 
    /*000000fc*/ ADD         R0, R4, #5888               @ 0x1700 
    /*00000100*/ ADD         R0, R0, #7 
    /*00000104*/ AND         R1, R1, R6 
    /*00000108*/ BL          IO_WRITE8
    /*0000010c*/ LDR         R1, [R7, #16] 
    /*00000110*/ ADD         R0, R4, #5888               @ 0x1700 
    /*00000114*/ ADD         R0, R0, #8 
    /*00000118*/ AND         R1, R1, R6 
    /*0000011c*/ BL          IO_WRITE8
    /*00000120*/ LDRH        R1, [R7, #4] 
    /*00000124*/ ADD         R0, R4, #5888               @ 0x1700 
    /*00000128*/ ADD         R0, R0, #44                 @ 0x2c 
    /*0000012c*/ BL          IO_WRITE16
    /*00000130*/ LDRH        R1, [R7, #6] 
    /*00000134*/ ADD         R0, R4, #5888               @ 0x1700 
    /*00000138*/ ADD         R0, R0, #42                 @ 0x2a 
    /*0000013c*/ BL          IO_WRITE16
    /*00000140*/ LDRSH       R1, [R7, #74]               @ 0x4a 
    /*00000144*/ ADD         R0, R4, #6016               @ 0x1780 
    /*00000148*/ ADD         R0, R0, #32 
    /*0000014c*/ BL          IO_WRITE16
    /*00000150*/ LDRSH       R1, [R7, #138]              @ 0x8a 
    /*00000154*/ ADD         R0, R4, #6016               @ 0x1780 
    /*00000158*/ ADD         R0, R0, #34                 @ 0x22 
    /*0000015c*/ BL          IO_WRITE16
    /*00000160*/ LDRSH       R1, [R7, #76]               @ 0x4c 
    /*00000164*/ ADD         R0, R4, #6016               @ 0x1780 
    /*00000168*/ ADD         R0, R0, #36                 @ 0x24 
    /*0000016c*/ BL          IO_WRITE16
    /*00000170*/ LDRSH       R1, [R7, #140]              @ 0x8c 
    /*00000174*/ ADD         R0, R4, #6016               @ 0x1780 
    /*00000178*/ ADD         R0, R0, #38                 @ 0x26 
    /*0000017c*/ BL          IO_WRITE16
    /*00000180*/ LDRSH       R1, [R7, #78]               @ 0x4e 
    /*00000184*/ ADD         R0, R4, #6016               @ 0x1780 
    /*00000188*/ ADD         R0, R0, #40                 @ 0x28 
    /*0000018c*/ BL          IO_WRITE16
    /*00000190*/ LDRSH       R1, [R7, #142]              @ 0x8e 
    /*00000194*/ ADD         R0, R4, #6016               @ 0x1780 
    /*00000198*/ ADD         R0, R0, #42                 @ 0x2a 
    /*0000019c*/ BL          IO_WRITE16
    /*000001a0*/ LDRSH       R1, [R7, #80]               @ 0x50 
    /*000001a4*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000001a8*/ ADD         R0, R0, #44                 @ 0x2c 
    /*000001ac*/ BL          IO_WRITE16
    /*000001b0*/ LDRSH       R1, [R7, #144]              @ 0x90 
    /*000001b4*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000001b8*/ ADD         R0, R0, #46                 @ 0x2e 
    /*000001bc*/ BL          IO_WRITE16
    /*000001c0*/ LDRSH       R1, [R7, #82]               @ 0x52 
    /*000001c4*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000001c8*/ ADD         R0, R0, #48                 @ 0x30 
    /*000001cc*/ BL          IO_WRITE16
    /*000001d0*/ LDRSH       R1, [R7, #146]              @ 0x92 
    /*000001d4*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000001d8*/ ADD         R0, R0, #50                 @ 0x32 
    /*000001dc*/ BL          IO_WRITE16
    /*000001e0*/ LDRSH       R1, [R7, #84]               @ 0x54 
    /*000001e4*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000001e8*/ ADD         R0, R0, #52                 @ 0x34 
    /*000001ec*/ BL          IO_WRITE16
    /*000001f0*/ LDRSH       R1, [R7, #148]              @ 0x94 
    /*000001f4*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000001f8*/ ADD         R0, R0, #54                 @ 0x36 
    /*000001fc*/ BL          IO_WRITE16
    /*00000200*/ LDRSH       R1, [R7, #86]               @ 0x56 
    /*00000204*/ ADD         R0, R4, #6016               @ 0x1780 
    /*00000208*/ ADD         R0, R0, #56                 @ 0x38 
    /*0000020c*/ BL          IO_WRITE16
    /*00000210*/ LDRSH       R1, [R7, #150]              @ 0x96 
    /*00000214*/ ADD         R0, R4, #6016               @ 0x1780 
    /*00000218*/ ADD         R0, R0, #58                 @ 0x3a 
    /*0000021c*/ BL          IO_WRITE16
    /*00000220*/ LDRH        R1, [R7, #88]               @ 0x58 
    /*00000224*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000228*/ ADD         R0, R0, #14 
    /*0000022c*/ BL          IO_WRITE16
    /*00000230*/ LDRH        R1, [R7, #90]               @ 0x5a 
    /*00000234*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000238*/ ADD         R0, R0, #16 
    /*0000023c*/ BL          IO_WRITE16
    /*00000240*/ LDRH        R1, [R7, #92]               @ 0x5c 
    /*00000244*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000248*/ ADD         R0, R0, #18 
    /*0000024c*/ BL          IO_WRITE16
    /*00000250*/ LDRH        R1, [R7, #94]               @ 0x5e 
    /*00000254*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000258*/ ADD         R0, R0, #20 
    /*0000025c*/ BL          IO_WRITE16
    /*00000260*/ LDRH        R1, [R7, #152]              @ 0x98 
    /*00000264*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000268*/ ADD         R0, R0, #22 
    /*0000026c*/ BL          IO_WRITE16
    /*00000270*/ LDRH        R1, [R7, #154]              @ 0x9a 
    /*00000274*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000278*/ ADD         R0, R0, #24 
    /*0000027c*/ BL          IO_WRITE16
    /*00000280*/ LDRH        R1, [R7, #156]              @ 0x9c 
    /*00000284*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000288*/ ADD         R0, R0, #26 
    /*0000028c*/ BL          IO_WRITE16
    /*00000290*/ LDRH        R1, [R7, #158]              @ 0x9e 
    /*00000294*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000298*/ ADD         R0, R0, #28 
    /*0000029c*/ BL          IO_WRITE16
    /*000002a0*/ LDRSH       R1, [R7, #184]              @ 0xb8 
    /*000002a4*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000002a8*/ ADD         R0, R0, #60                 @ 0x3c 
    /*000002ac*/ BL          IO_WRITE16
    /*000002b0*/ LDRSH       R1, [R7, #220]              @ 0xdc 
    /*000002b4*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000002b8*/ ADD         R0, R0, #62                 @ 0x3e 
    /*000002bc*/ BL          IO_WRITE16
    /*000002c0*/ LDRSH       R1, [R7, #186]              @ 0xba 
    /*000002c4*/ ADD         R0, R4, #6080               @ 0x17c0 
    /*000002c8*/ BL          IO_WRITE16
    /*000002cc*/ LDRSH       R1, [R7, #222]              @ 0xde 
    /*000002d0*/ ADD         R0, R4, #6080               @ 0x17c0 
    /*000002d4*/ ADD         R0, R0, #2 
    /*000002d8*/ BL          IO_WRITE16
    /*000002dc*/ LDRSH       R1, [R7, #188]              @ 0xbc 
    /*000002e0*/ ADD         R0, R4, #6080               @ 0x17c0 
    /*000002e4*/ ADD         R0, R0, #4 
    /*000002e8*/ BL          IO_WRITE16
    /*000002ec*/ LDRSH       R1, [R7, #224]              @ 0xe0 
    /*000002f0*/ ADD         R0, R4, #6080               @ 0x17c0 
    /*000002f4*/ ADD         R0, R0, #6 
    /*000002f8*/ BL          IO_WRITE16
    /*000002fc*/ LDRSH       R1, [R7, #190]              @ 0xbe 
    /*00000300*/ ADD         R0, R4, #6080               @ 0x17c0 
    /*00000304*/ ADD         R0, R0, #8 
    /*00000308*/ BL          IO_WRITE16
    /*0000030c*/ LDRSH       R1, [R7, #226]              @ 0xe2 
    /*00000310*/ ADD         R0, R4, #6080               @ 0x17c0 
    /*00000314*/ ADD         R0, R0, #10 
    /*00000318*/ BL          IO_WRITE16
    /*0000031c*/ LDRSH       R1, [R7, #192]              @ 0xc0 
    /*00000320*/ ADD         R0, R4, #6080               @ 0x17c0 
    /*00000324*/ ADD         R0, R0, #12 
    /*00000328*/ BL          IO_WRITE16
    /*0000032c*/ LDRSH       R1, [R7, #228]              @ 0xe4 
    /*00000330*/ ADD         R0, R4, #6080               @ 0x17c0 
    /*00000334*/ ADD         R0, R0, #14 
    /*00000338*/ BL          IO_WRITE16
    /*0000033c*/ LDR         R1, [R7, #56]               @ 0x38 
    /*00000340*/ ADD         R0, R4, #5888               @ 0x1700 
    /*00000344*/ ADD         R0, R0, #14 
    /*00000348*/ AND         R1, R1, R6 
    /*0000034c*/ BL          IO_WRITE8
    /*00000350*/ LDR         R1, [R7, #120]              @ 0x78 
    /*00000354*/ ADD         R0, R4, #5888               @ 0x1700 
    /*00000358*/ ADD         R0, R0, #15 
    /*0000035c*/ MOV         R7, #0 
    /*00000360*/ AND         R1, R1, R6 
    /*00000364*/ BL          IO_WRITE8
    /*00000368*/ VLDR        D10, [PC, #152]             @ 0x0000000000000408 
    /*0000036c*/ LDR         R3, [SP, #8] 
    /*00000370*/ ADD         R9, R3, R9 
    /*00000374*/ ADD         R5, R3, R5 
    ISP_AfExtRegsDefault_x378:
    /*00000378*/ CMP         R7, #0 
    /*0000037c*/ MOVNE       R2, R5 
    /*00000380*/ MOVEQ       R2, R9 
    /*00000384*/ LDRSH       R3, [R2, #20] 
    /*00000388*/ LDRSH       R0, [R2, #22] 
    /*0000038c*/ LDRB        R1, [R2, #32] 
    /*00000390*/ RSB         R3, R3, #256                @ 0x100 
    /*00000394*/ LDRSH       R2, [R2, #18] 
    /*00000398*/ LSL         R3, R3, #1 
    /*0000039c*/ CMP         R3, R0 
    /*000003a0*/ VMOV        S15, R2 
    /*000003a4*/ SUB         R2, R3, R0 
    /*000003a8*/ MOV         R3, #1 
    /*000003ac*/ VMOVEQ.F32  S14, S17 
    /*000003b0*/ VMOVNE      S14, R2 
    /*000003b4*/ LSL         R1, R3, R1 
    /*000003b8*/ VCVT.F32.S32S15, S15 
    /*000003bc*/ VCVTNE.F32.S32S13, S14 
    /*000003c0*/ VDIVNE.F32  S14, S17, S13 
    /*000003c4*/ VMOV        S13, R1 
    /*000003c8*/ VCVT.F32.S32S13, S13 
    /*000003cc*/ VMUL.F32    S15, S15, S14 
    /*000003d0*/ VDIV.F32    S16, S15, S13 
    /*000003d4*/ VCVT.F64.F32D12, S16 
    /*000003d8*/ VMOV        R0, R1, D12 
    /*000003dc*/ BL          log
    /*000003e0*/ VMOV        D17, R0, R1 
    /*000003e4*/ VDIV.F64    D16, D17, D10 
    /*000003e8*/ VMOV        R0, R1, D16 
    /*000003ec*/ BL          floor
    /*000003f0*/ VMOV        D16, R0, R1 
    /*000003f4*/ VLDR        S14, [PC, #24]              @ 0x0000000000000414 
    /*000003f8*/ MOV         R3, #7 
    /*000003fc*/ VSUB.F64    D16, D9, D16 
    /*00000400*/ VCMPE.F64   D16, D9 
    /*00000404*/ B           ISP_AfExtRegsDefault_x424
    /*00000408*/ @           <UNDEFINED> instruction: 0xfefa39ef 
    /*0000040c*/ SVCCC       0x00E62E42 
    /*00000410*/ STRMI       R0, [R0], #-0 
    /*00000414*/ MOVWMI      R0, #0 
    /*00000418*/ WORD_0418: .word 0x00000400
    /*0000041c*/ WORD_041c: .word 0x00000000
    /*00000420*/ WORD_0420: .word 0x00000000
    ISP_AfExtRegsDefault_x424:
    /*00000424*/ VMRS        APSR_NZCV, FPSCR 
    /*00000428*/ BMI         ISP_AfExtRegsDefault_x8f4
    ISP_AfExtRegsDefault_x42c:
    /*0000042c*/ VMUL.F32    S14, S16, S14 
    /*00000430*/ CMP         R7, #0 
    /*00000434*/ MOV         R1, R3 
    /*00000438*/ MOV         R0, SL 
    /*0000043c*/ VCVT.F64.F32D7, S14 
    /*00000440*/ VADD.F64    D7, D7, D11 
    /*00000444*/ VCVT.U32.F64S15, D7 
    /*00000448*/ VSTR        S15, [SP, #4] 
    /*0000044c*/ BEQ         ISP_AfExtRegsDefault_x8c8
    /*00000450*/ BL          IO_WRITE8
    /*00000454*/ LDRB        R1, [SP, #4] 
    /*00000458*/ MOV         R0, FP 
    /*0000045c*/ BL          IO_WRITE8
    /*00000460*/ CMP         R6, #2 
    /*00000464*/ BNE         ISP_AfExtRegsDefault_x8e4
    /*00000468*/ LDR         R3, [SP, #8] 
    /*0000046c*/ MOV         R5, #268                    @ 0x10c 
    /*00000470*/ ADD         R0, R4, #5888               @ 0x1700 
    /*00000474*/ MLA         R5, R5, R8, R3 
    /*00000478*/ ADD         R0, R0, #10 
    /*0000047c*/ LDR         R1, [R5, #20] 
    /*00000480*/ AND         R1, R1, #1 
    /*00000484*/ BL          IO_WRITE8
    /*00000488*/ ADD         R0, R4, #6016               @ 0x1780 
    /*0000048c*/ MOV         R1, #0 
    /*00000490*/ ADD         R0, R0, #26 
    /*00000494*/ BL          IO_WRITE16
    /*00000498*/ ADD         R0, R4, #6016               @ 0x1780 
    /*0000049c*/ MOV         R1, #0 
    /*000004a0*/ ADD         R0, R0, #24 
    /*000004a4*/ BL          IO_WRITE16
    /*000004a8*/ LDR         R1, [SP, #12] 
    /*000004ac*/ MOVW        R2, #4136                   @ 0x1028 
    /*000004b0*/ LDR         R3, WORD_0420               @ LDR         R3, [PC, #-152]             @ 0x0000000000000420 
    /*000004b4*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000004b8*/ ADD         R0, R0, #30 
    /*000004bc*/ LDR         R3, [R1, R3] 
    /*000004c0*/ MOVW        R1, #65528                  @ 0xfff8 
    /*000004c4*/ MLA         R8, R2, R8, R3 
    /*000004c8*/ LDR         R3, [R8, #60]               @ 0x3c 
    /*000004cc*/ AND         R1, R1, R3 
    /*000004d0*/ BL          IO_WRITE16
    /*000004d4*/ LDR         R3, [R8, #64]               @ 0x40 
    /*000004d8*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000004dc*/ MOVW        R1, #65534                  @ 0xfffe 
    /*000004e0*/ ADD         R0, R0, #28 
    /*000004e4*/ AND         R1, R1, R3 
    /*000004e8*/ BL          IO_WRITE16
    /*000004ec*/ LDRB        R1, [R5, #32] 
    /*000004f0*/ ADD         R0, R4, #5888               @ 0x1700 
    /*000004f4*/ ADD         R0, R0, #38                 @ 0x26 
    /*000004f8*/ BL          IO_WRITE8
    /*000004fc*/ LDR         R1, [R5, #32] 
    /*00000500*/ ADD         R0, R4, #5888               @ 0x1700 
    /*00000504*/ ADD         R0, R0, #13 
    /*00000508*/ MVN         R1, R1, LSR #1 
    /*0000050c*/ AND         R1, R1, #1 
    /*00000510*/ BL          IO_WRITE8
    /*00000514*/ LDRB        R1, [R5, #36]               @ 0x24 
    /*00000518*/ ADD         R0, R4, #5888               @ 0x1700 
    /*0000051c*/ ADD         R0, R0, #26 
    /*00000520*/ BL          IO_WRITE8
    /*00000524*/ LDRB        R1, [R5, #37]               @ 0x25 
    /*00000528*/ ADD         R0, R4, #5888               @ 0x1700 
    /*0000052c*/ ADD         R0, R0, #25 
    /*00000530*/ BL          IO_WRITE8
    /*00000534*/ LDRB        R1, [R5, #40]               @ 0x28 
    /*00000538*/ ADD         R0, R4, #5888               @ 0x1700 
    /*0000053c*/ ADD         R0, R0, #24 
    /*00000540*/ BL          IO_WRITE8
    /*00000544*/ LDR         R1, [R5, #44]               @ 0x2c 
    /*00000548*/ ADD         R0, R4, #5888               @ 0x1700 
    /*0000054c*/ ADD         R0, R0, #12 
    /*00000550*/ AND         R1, R1, #1 
    /*00000554*/ BL          IO_WRITE8
    /*00000558*/ LDRH        R1, [R5, #48]               @ 0x30 
    /*0000055c*/ ADD         R0, R4, #5888               @ 0x1700 
    /*00000560*/ ADD         R0, R0, #40                 @ 0x28 
    /*00000564*/ BL          IO_WRITE16
    /*00000568*/ LDR         R1, [R5, #96]               @ 0x60 
    /*0000056c*/ ADD         R0, R4, #5888               @ 0x1700 
    /*00000570*/ ADD         R0, R0, #18 
    /*00000574*/ AND         R1, R1, #1 
    /*00000578*/ BL          IO_WRITE8
    /*0000057c*/ LDRH        R1, [R5, #100]              @ 0x64 
    /*00000580*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000584*/ ADD         R0, R0, #30 
    /*00000588*/ BL          IO_WRITE16
    /*0000058c*/ LDRH        R1, [R5, #106]              @ 0x6a 
    /*00000590*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000594*/ ADD         R0, R0, #32 
    /*00000598*/ BL          IO_WRITE16
    /*0000059c*/ LDRH        R1, [R5, #104]              @ 0x68 
    /*000005a0*/ ADD         R0, R4, #5952               @ 0x1740 
    /*000005a4*/ ADD         R0, R0, #46                 @ 0x2e 
    /*000005a8*/ BL          IO_WRITE16
    /*000005ac*/ LDRH        R1, [R5, #110]              @ 0x6e 
    /*000005b0*/ ADD         R0, R4, #5952               @ 0x1740 
    /*000005b4*/ ADD         R0, R0, #48                 @ 0x30 
    /*000005b8*/ BL          IO_WRITE16
    /*000005bc*/ LDRH        R1, [R5, #102]              @ 0x66 
    /*000005c0*/ ADD         R0, R4, #5952               @ 0x1740 
    /*000005c4*/ ADD         R0, R0, #38                 @ 0x26 
    /*000005c8*/ BL          IO_WRITE16
    /*000005cc*/ LDRH        R1, [R5, #108]              @ 0x6c 
    /*000005d0*/ ADD         R0, R4, #5952               @ 0x1740 
    /*000005d4*/ ADD         R0, R0, #40                 @ 0x28 
    /*000005d8*/ BL          IO_WRITE16
    /*000005dc*/ LDR         R1, [R5, #160]              @ 0xa0 
    /*000005e0*/ ADD         R0, R4, #5888               @ 0x1700 
    /*000005e4*/ ADD         R0, R0, #19 
    /*000005e8*/ AND         R1, R1, #1 
    /*000005ec*/ BL          IO_WRITE8
    /*000005f0*/ LDRH        R1, [R5, #164]              @ 0xa4 
    /*000005f4*/ ADD         R0, R4, #5952               @ 0x1740 
    /*000005f8*/ ADD         R0, R0, #34                 @ 0x22 
    /*000005fc*/ BL          IO_WRITE16
    /*00000600*/ LDRH        R1, [R5, #170]              @ 0xaa 
    /*00000604*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000608*/ ADD         R0, R0, #36                 @ 0x24 
    /*0000060c*/ BL          IO_WRITE16
    /*00000610*/ LDRH        R1, [R5, #168]              @ 0xa8 
    /*00000614*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000618*/ ADD         R0, R0, #50                 @ 0x32 
    /*0000061c*/ BL          IO_WRITE16
    /*00000620*/ LDRH        R1, [R5, #174]              @ 0xae 
    /*00000624*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000628*/ ADD         R0, R0, #52                 @ 0x34 
    /*0000062c*/ BL          IO_WRITE16
    /*00000630*/ LDRH        R1, [R5, #166]              @ 0xa6 
    /*00000634*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000638*/ ADD         R0, R0, #42                 @ 0x2a 
    /*0000063c*/ BL          IO_WRITE16
    /*00000640*/ LDRH        R1, [R5, #172]              @ 0xac 
    /*00000644*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000648*/ ADD         R0, R0, #44                 @ 0x2c 
    /*0000064c*/ BL          IO_WRITE16
    /*00000650*/ LDR         R1, [R5, #196]              @ 0xc4 
    /*00000654*/ ADD         R0, R4, #5888               @ 0x1700 
    /*00000658*/ ADD         R0, R0, #20 
    /*0000065c*/ AND         R1, R1, #1 
    /*00000660*/ BL          IO_WRITE8
    /*00000664*/ LDRH        R1, [R5, #200]              @ 0xc8 
    /*00000668*/ ADD         R0, R4, #5952               @ 0x1740 
    /*0000066c*/ ADD         R0, R0, #54                 @ 0x36 
    /*00000670*/ BL          IO_WRITE16
    /*00000674*/ LDRH        R1, [R5, #206]              @ 0xce 
    /*00000678*/ ADD         R0, R4, #5952               @ 0x1740 
    /*0000067c*/ ADD         R0, R0, #56                 @ 0x38 
    /*00000680*/ BL          IO_WRITE16
    /*00000684*/ LDRH        R1, [R5, #204]              @ 0xcc 
    /*00000688*/ ADD         R0, R4, #6016               @ 0x1780 
    /*0000068c*/ ADD         R0, R0, #6 
    /*00000690*/ BL          IO_WRITE16
    /*00000694*/ LDRH        R1, [R5, #210]              @ 0xd2 
    /*00000698*/ ADD         R0, R4, #6016               @ 0x1780 
    /*0000069c*/ ADD         R0, R0, #8 
    /*000006a0*/ BL          IO_WRITE16
    /*000006a4*/ LDRH        R1, [R5, #202]              @ 0xca 
    /*000006a8*/ ADD         R0, R4, #5952               @ 0x1740 
    /*000006ac*/ ADD         R0, R0, #62                 @ 0x3e 
    /*000006b0*/ BL          IO_WRITE16
    /*000006b4*/ LDRH        R1, [R5, #208]              @ 0xd0 
    /*000006b8*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000006bc*/ BL          IO_WRITE16
    /*000006c0*/ LDR         R1, [R5, #232]              @ 0xe8 
    /*000006c4*/ ADD         R0, R4, #5888               @ 0x1700 
    /*000006c8*/ ADD         R0, R0, #21 
    /*000006cc*/ AND         R1, R1, #1 
    /*000006d0*/ BL          IO_WRITE8
    /*000006d4*/ LDRH        R1, [R5, #236]              @ 0xec 
    /*000006d8*/ ADD         R0, R4, #5952               @ 0x1740 
    /*000006dc*/ ADD         R0, R0, #58                 @ 0x3a 
    /*000006e0*/ BL          IO_WRITE16
    /*000006e4*/ LDRH        R1, [R5, #242]              @ 0xf2 
    /*000006e8*/ ADD         R0, R4, #5952               @ 0x1740 
    /*000006ec*/ ADD         R0, R0, #60                 @ 0x3c 
    /*000006f0*/ BL          IO_WRITE16
    /*000006f4*/ LDRH        R1, [R5, #240]              @ 0xf0 
    /*000006f8*/ ADD         R0, R4, #6016               @ 0x1780 
    /*000006fc*/ ADD         R0, R0, #10 
    /*00000700*/ BL          IO_WRITE16
    /*00000704*/ LDRH        R1, [R5, #246]              @ 0xf6 
    /*00000708*/ ADD         R0, R4, #6016               @ 0x1780 
    /*0000070c*/ ADD         R0, R0, #12 
    /*00000710*/ BL          IO_WRITE16
    /*00000714*/ LDRH        R1, [R5, #238]              @ 0xee 
    /*00000718*/ ADD         R0, R4, #6016               @ 0x1780 
    /*0000071c*/ ADD         R0, R0, #2 
    /*00000720*/ BL          IO_WRITE16
    /*00000724*/ LDRH        R1, [R5, #244]              @ 0xf4 
    /*00000728*/ ADD         R0, R4, #6016               @ 0x1780 
    /*0000072c*/ ADD         R0, R0, #4 
    /*00000730*/ BL          IO_WRITE16
    /*00000734*/ LDRH        R1, [R5, #112]              @ 0x70 
    /*00000738*/ ADD         R0, R4, #5888               @ 0x1700 
    /*0000073c*/ ADD         R0, R0, #46                 @ 0x2e 
    /*00000740*/ BL          IO_WRITE16
    /*00000744*/ LDRH        R1, [R5, #114]              @ 0x72 
    /*00000748*/ ADD         R0, R4, #5888               @ 0x1700 
    /*0000074c*/ ADD         R0, R0, #62                 @ 0x3e 
    /*00000750*/ BL          IO_WRITE16
    /*00000754*/ LDRH        R1, [R5, #116]              @ 0x74 
    /*00000758*/ ADD         R0, R4, #5888               @ 0x1700 
    /*0000075c*/ ADD         R0, R0, #50                 @ 0x32 
    /*00000760*/ BL          IO_WRITE16
    /*00000764*/ LDRH        R1, [R5, #176]              @ 0xb0 
    /*00000768*/ ADD         R0, R4, #5888               @ 0x1700 
    /*0000076c*/ ADD         R0, R0, #48                 @ 0x30 
    /*00000770*/ BL          IO_WRITE16
    /*00000774*/ LDRH        R1, [R5, #178]              @ 0xb2 
    /*00000778*/ ADD         R0, R4, #5952               @ 0x1740 
    /*0000077c*/ BL          IO_WRITE16
    /*00000780*/ LDRH        R1, [R5, #180]              @ 0xb4 
    /*00000784*/ ADD         R0, R4, #5888               @ 0x1700 
    /*00000788*/ ADD         R0, R0, #52                 @ 0x34 
    /*0000078c*/ BL          IO_WRITE16
    /*00000790*/ LDRH        R1, [R5, #212]              @ 0xd4 
    /*00000794*/ ADD         R0, R4, #5888               @ 0x1700 
    /*00000798*/ ADD         R0, R0, #54                 @ 0x36 
    /*0000079c*/ BL          IO_WRITE16
    /*000007a0*/ LDRH        R1, [R5, #214]              @ 0xd6 
    /*000007a4*/ ADD         R0, R4, #5952               @ 0x1740 
    /*000007a8*/ ADD         R0, R0, #2 
    /*000007ac*/ BL          IO_WRITE16
    /*000007b0*/ LDRH        R1, [R5, #216]              @ 0xd8 
    /*000007b4*/ ADD         R0, R4, #5888               @ 0x1700 
    /*000007b8*/ ADD         R0, R0, #58                 @ 0x3a 
    /*000007bc*/ BL          IO_WRITE16
    /*000007c0*/ LDRH        R1, [R5, #248]              @ 0xf8 
    /*000007c4*/ ADD         R0, R4, #5888               @ 0x1700 
    /*000007c8*/ ADD         R0, R0, #56                 @ 0x38 
    /*000007cc*/ BL          IO_WRITE16
    /*000007d0*/ LDRH        R1, [R5, #250]              @ 0xfa 
    /*000007d4*/ ADD         R0, R4, #5952               @ 0x1740 
    /*000007d8*/ ADD         R0, R0, #4 
    /*000007dc*/ BL          IO_WRITE16
    /*000007e0*/ LDRH        R1, [R5, #252]              @ 0xfc 
    /*000007e4*/ ADD         R0, R4, #5888               @ 0x1700 
    /*000007e8*/ ADD         R0, R0, #60                 @ 0x3c 
    /*000007ec*/ BL          IO_WRITE16
    /*000007f0*/ LDRB        R1, [R5, #52]               @ 0x34 
    /*000007f4*/ ADD         R0, R4, #5888               @ 0x1700 
    /*000007f8*/ ADD         R0, R0, #37                 @ 0x25 
    /*000007fc*/ BL          IO_WRITE8
    /*00000800*/ MOVW        R3, #258                    @ 0x102 
    /*00000804*/ ADD         R0, R4, #6016               @ 0x1780 
    /*00000808*/ ADD         R0, R0, #14 
    /*0000080c*/ LDRH        R1, [R5, R3] 
    /*00000810*/ BL          IO_WRITE16
    /*00000814*/ ADD         R3, R5, #260                @ 0x104 
    /*00000818*/ ADD         R0, R4, #6016               @ 0x1780 
    /*0000081c*/ ADD         R0, R0, #16 
    /*00000820*/ LDRH        R1, [R3] 
    /*00000824*/ BL          IO_WRITE16
    /*00000828*/ MOVW        R3, #262                    @ 0x106 
    /*0000082c*/ ADD         R0, R4, #6016               @ 0x1780 
    /*00000830*/ ADD         R0, R0, #18 
    /*00000834*/ LDRH        R1, [R5, R3] 
    /*00000838*/ BL          IO_WRITE16
    /*0000083c*/ ADD         R3, R5, #264                @ 0x108 
    /*00000840*/ ADD         R0, R4, #6016               @ 0x1780 
    /*00000844*/ ADD         R0, R0, #20 
    /*00000848*/ LDRH        R1, [R3] 
    /*0000084c*/ BL          IO_WRITE16
    /*00000850*/ ADD         R3, R5, #256                @ 0x100 
    /*00000854*/ ADD         R0, R4, #6016               @ 0x1780 
    /*00000858*/ ADD         R0, R0, #22 
    /*0000085c*/ LDRH        R1, [R3] 
    /*00000860*/ BL          IO_WRITE16
    /*00000864*/ MOVW        R3, #266                    @ 0x10a 
    /*00000868*/ ADD         R0, R4, #6080               @ 0x17c0 
    /*0000086c*/ ADD         R0, R0, #16 
    /*00000870*/ LDRH        R1, [R5, R3] 
    /*00000874*/ BL          IO_WRITE16
    /*00000878*/ LDR         R3, [R8, #64]               @ 0x40 
    /*0000087c*/ ADD         R0, R4, #5952               @ 0x1740 
    /*00000880*/ LDR         R1, [R8, #60]               @ 0x3c 
    /*00000884*/ ADD         R0, R0, #12 
    /*00000888*/ STRH        R3, [R5, #10] 
    /*0000088c*/ STRH        R1, [R5, #8] 
    /*00000890*/ UXTH        R1, R1 
    /*00000894*/ BL          IO_WRITE16
    /*00000898*/ LDRH        R1, [R5, #10] 
    /*0000089c*/ ADD         R0, R4, #5952               @ 0x1740 
    /*000008a0*/ ADD         R0, R0, #10 
    /*000008a4*/ BL          IO_WRITE16
    /*000008a8*/ ADD         R0, R4, #5888               @ 0x1700 
    /*000008ac*/ MOV         R1, #0 
    /*000008b0*/ ADD         R0, R0, #39                 @ 0x27 
    /*000008b4*/ BL          IO_WRITE8
    /*000008b8*/ MOV         R0, #0 
    /*000008bc*/ ADD         SP, SP, #20 
    /*000008c0*/ VPOP        {D8-D12} 
    /*000008c4*/ POP         {R4, R5, R6, R7, R8, R9, SL, FP, PC} 
    ISP_AfExtRegsDefault_x8c8:
    /*000008c8*/ ADD         R0, R4, #5888               @ 0x1700 
    /*000008cc*/ ADD         R0, R0, #28 
    /*000008d0*/ BL          IO_WRITE8
    /*000008d4*/ LDRB        R1, [SP, #4] 
    /*000008d8*/ ADD         R0, R4, #5888               @ 0x1700 
    /*000008dc*/ ADD         R0, R0, #27 
    /*000008e0*/ BL          IO_WRITE8
    ISP_AfExtRegsDefault_x8e4:
    /*000008e4*/ ADD         R6, R6, #1 
    /*000008e8*/ ADD         R7, R7, #1 
    /*000008ec*/ UXTB        R6, R6 
    /*000008f0*/ B           ISP_AfExtRegsDefault_x378
    ISP_AfExtRegsDefault_x8f4:
    /*000008f4*/ VMOV        R0, R1, D12 
    /*000008f8*/ BL          log
    /*000008fc*/ VMOV        D17, R0, R1 
    /*00000900*/ VDIV.F64    D16, D17, D10 
    /*00000904*/ VMOV        R0, R1, D16 
    /*00000908*/ BL          floor
    /*0000090c*/ VMOV        D16, R0, R1 
    /*00000910*/ MOV         R2, #1 
    /*00000914*/ VSUB.F64    D16, D9, D16 
    /*00000918*/ VCVT.F32.F64S15, D16 
    /*0000091c*/ VCVT.U32.F32S15, S15 
    /*00000920*/ VMOV        R3, S15 
    /*00000924*/ LSL         R2, R2, R3 
    /*00000928*/ UXTB        R3, R3 
    /*0000092c*/ VMOV        S14, R2 
    /*00000930*/ VCVT.F32.S32S14, S14 
    /*00000934*/ B           ISP_AfExtRegsDefault_x42c
FUNC_END ISP_AfExtRegsDefault


@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
@ .text.ISP_SetAfBeDefault
@ Size: 0x748
@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 

FUNC_BEGIN ISP_SetAfBeDefault
    /*00000000*/ LDR         IP, WORD_073c               @ LDR         IP, [PC, #1844]             @ 0x000000000000073c 
    /*00000004*/ MOVW        R2, #4136                   @ 0x1028 
    /*00000008*/ PUSH        {R4, R5, R6, R7, R8, R9, SL, FP, LR} 
    /*0000000c*/ MOV         R9, R1 
    /*00000010*/ VPUSH       {D8-D12} 
    /*00000014*/ ADD         IP, PC, IP 
    /*00000018*/ SUB         SP, SP, #36                 @ 0x24 
    /*0000001c*/ LDR         R3, WORD_0740               @ LDR         R3, [PC, #1820]             @ 0x0000000000000740 
    /*00000020*/ STR         R0, [SP, #28] 
    /*00000024*/ LDR         R3, [IP, R3] 
    /*00000028*/ MLA         R3, R2, R0, R3 
    /*0000002c*/ STR         R3, [SP, #24] 
    /*00000030*/ LDRB        R3, [R3, #52]               @ 0x34 
    /*00000034*/ CMP         R3, #0 
    /*00000038*/ BEQ         ISP_SetAfBeDefault_x710
    /*0000003c*/ LDR         R1, WORD_0744               @ LDR         R1, [PC, #1792]             @ 0x0000000000000744 
    /*00000040*/ MOV         R2, #268                    @ 0x10c 
    /*00000044*/ MUL         R2, R2, R0 
    /*00000048*/ LDR         SL, [IP, R1] 
    /*0000004c*/ SUB         R3, R3, #1 
    /*00000050*/ VMOV.F64    D9, #28                     @ 0x40e00000 7.0 
    /*00000054*/ UXTB        R3, R3 
    /*00000058*/ LSL         R1, R0, #17 
    /*0000005c*/ ADD         FP, R2, #56                 @ 0x38 
    /*00000060*/ ADD         R5, SL, R2 
    /*00000064*/ ADD         R3, R3, #1 
    /*00000068*/ ADD         IP, SL, FP 
    /*0000006c*/ MOVW        R0, #63896                  @ 0xf998 
    /*00000070*/ VMOV.F64    D11, #96                    @ 0x3f000000 0.5 
    /*00000074*/ ADD         R2, R2, #120                @ 0x78 
    /*00000078*/ ADD         R2, SL, R2 
    /*0000007c*/ MOV         R4, R9 
    /*00000080*/ MLA         R3, R0, R3, R9 
    /*00000084*/ STR         R2, [SP, #4] 
    /*00000088*/ ADD         R2, R1, #1048576            @ 0x100000 
    /*0000008c*/ STR         R3, [SP, #16] 
    /*00000090*/ ADD         R3, R2, #240                @ 0xf0 
    /*00000094*/ STR         R3, [SP, #12] 
    /*00000098*/ ADD         R3, R9, #188416             @ 0x2e000 
    /*0000009c*/ STR         IP, [SP, #8] 
    /*000000a0*/ STR         R3, [SP, #20] 
    /*000000a4*/ LDR         R8, [SP, #24] 
    /*000000a8*/ B           ISP_SetAfBeDefault_x570
    ISP_SetAfBeDefault_xac:
    /*000000ac*/ LDR         R3, [R8, #64]               @ 0x40 
    /*000000b0*/ CMP         R3, #119                    @ 0x77 
    /*000000b4*/ BLS         ISP_SetAfBeDefault_x6c4
    /*000000b8*/ LDR         R3, [R8, #60]               @ 0x3c 
    /*000000bc*/ CMP         R3, #255                    @ 0xff 
    /*000000c0*/ BLS         ISP_SetAfBeDefault_x6c4
    /*000000c4*/ LDR         R3, [R5] 
    /*000000c8*/ STR         R3, [R4, #980]              @ 0x3d4 
    ISP_SetAfBeDefault_xcc:
    /*000000cc*/ LDR         R6, [R5, #60]               @ 0x3c 
    /*000000d0*/ MOVW        LR, #1206                   @ 0x4b6 
    /*000000d4*/ LDR         R2, [R5, #56]               @ 0x38 
    /*000000d8*/ MOVW        R1, #1208                   @ 0x4b8 
    /*000000dc*/ LDR         R3, [R5, #120]              @ 0x78 
    /*000000e0*/ MOVW        IP, #1210                   @ 0x4ba 
    /*000000e4*/ STR         R6, [R4, #984]              @ 0x3d8 
    /*000000e8*/ MOVW        R0, #1214                   @ 0x4be 
    /*000000ec*/ LDR         R6, [R5, #64]               @ 0x40 
    /*000000f0*/ STR         R2, [R4, #1036]             @ 0x40c 
    /*000000f4*/ MOVW        R2, #1212                   @ 0x4bc 
    /*000000f8*/ STR         R6, [R4, #988]              @ 0x3dc 
    /*000000fc*/ LDR         R6, [R5, #68]               @ 0x44 
    /*00000100*/ STR         R3, [R4, #1040]             @ 0x410 
    /*00000104*/ ADD         R3, R4, #1216               @ 0x4c0 
    /*00000108*/ STR         R6, [R4, #992]              @ 0x3e0 
    /*0000010c*/ LDR         R6, [R5, #124]              @ 0x7c 
    /*00000110*/ STR         R6, [R4, #996]              @ 0x3e4 
    /*00000114*/ LDR         R6, [R5, #128]              @ 0x80 
    /*00000118*/ STR         R6, [R4, #1000]             @ 0x3e8 
    /*0000011c*/ LDR         R6, [R5, #132]              @ 0x84 
    /*00000120*/ STR         R6, [R4, #1004]             @ 0x3ec 
    /*00000124*/ LDR         R6, [R5, #12] 
    /*00000128*/ STR         R6, [R4, #1008]             @ 0x3f0 
    /*0000012c*/ LDR         R6, [R5, #16] 
    /*00000130*/ STR         R6, [R4, #1012]             @ 0x3f4 
    /*00000134*/ LDRH        R6, [R5, #74]               @ 0x4a 
    /*00000138*/ STRH        R6, [R4, LR] 
    /*0000013c*/ MOVW        R6, #1220                   @ 0x4c4 
    /*00000140*/ LDRH        LR, [R5, #138]              @ 0x8a 
    /*00000144*/ STRH        LR, [R4, R1] 
    /*00000148*/ MOVW        R1, #1218                   @ 0x4c2 
    /*0000014c*/ LDRH        LR, [R5, #76]               @ 0x4c 
    /*00000150*/ STRH        LR, [R4, IP] 
    /*00000154*/ MOVW        LR, #1224                   @ 0x4c8 
    /*00000158*/ LDRH        IP, [R5, #140]              @ 0x8c 
    /*0000015c*/ STRH        IP, [R4, R2] 
    /*00000160*/ MOVW        R2, #1222                   @ 0x4c6 
    /*00000164*/ LDRH        IP, [R5, #78]               @ 0x4e 
    /*00000168*/ STRH        IP, [R4, R0] 
    /*0000016c*/ MOVW        IP, #1226                   @ 0x4ca 
    /*00000170*/ LDRH        R0, [R5, #142]              @ 0x8e 
    /*00000174*/ STRH        R0, [R3] 
    /*00000178*/ MOVW        R0, #1228                   @ 0x4cc 
    /*0000017c*/ LDRH        R3, [R5, #80]               @ 0x50 
    /*00000180*/ STRH        R3, [R4, R1] 
    /*00000184*/ MOVW        R1, #1230                   @ 0x4ce 
    /*00000188*/ LDRH        R3, [R5, #144]              @ 0x90 
    /*0000018c*/ STRH        R3, [R4, R6] 
    /*00000190*/ ADD         R3, R4, #1232               @ 0x4d0 
    /*00000194*/ LDRH        R6, [R5, #82]               @ 0x52 
    /*00000198*/ STRH        R6, [R4, R2] 
    /*0000019c*/ MOVW        R2, #1122                   @ 0x462 
    /*000001a0*/ LDRH        R6, [R5, #146]              @ 0x92 
    /*000001a4*/ STRH        R6, [R4, LR] 
    /*000001a8*/ MOVW        R6, #1124                   @ 0x464 
    /*000001ac*/ LDRH        LR, [R5, #84]               @ 0x54 
    /*000001b0*/ STRH        LR, [R4, IP] 
    /*000001b4*/ MOVW        LR, #1126                   @ 0x466 
    /*000001b8*/ LDRH        IP, [R5, #148]              @ 0x94 
    /*000001bc*/ STRH        IP, [R4, R0] 
    /*000001c0*/ MOVW        IP, #1128                   @ 0x468 
    /*000001c4*/ LDRH        R0, [R5, #86]               @ 0x56 
    /*000001c8*/ STRH        R0, [R4, R1] 
    /*000001cc*/ MOVW        R0, #1130                   @ 0x46a 
    /*000001d0*/ LDRH        R1, [R5, #150]              @ 0x96 
    /*000001d4*/ STRH        R1, [R3] 
    /*000001d8*/ MOVW        R1, #1132                   @ 0x46c 
    /*000001dc*/ LDRH        R3, [R5, #88]               @ 0x58 
    /*000001e0*/ STRH        R3, [R4, R2] 
    /*000001e4*/ MOVW        R2, #1134                   @ 0x46e 
    /*000001e8*/ LDRH        R3, [R5, #90]               @ 0x5a 
    /*000001ec*/ STRH        R3, [R4, R6] 
    /*000001f0*/ ADD         R3, R4, #1136               @ 0x470 
    /*000001f4*/ LDRH        R6, [R5, #92]               @ 0x5c 
    /*000001f8*/ STRH        R6, [R4, LR] 
    /*000001fc*/ MOVW        R6, #1238                   @ 0x4d6 
    /*00000200*/ LDRH        LR, [R5, #94]               @ 0x5e 
    /*00000204*/ STRH        LR, [R4, IP] 
    /*00000208*/ LDRH        LR, [R5, #152]              @ 0x98 
    /*0000020c*/ LDRH        IP, [R5, #154]              @ 0x9a 
    /*00000210*/ STRH        LR, [R4, R0] 
    /*00000214*/ MOVW        R0, #1234                   @ 0x4d2 
    /*00000218*/ STRH        IP, [R4, R1] 
    /*0000021c*/ MOVW        R1, #1236                   @ 0x4d4 
    /*00000220*/ LDRH        LR, [R5, #156]              @ 0x9c 
    /*00000224*/ LDRH        IP, [R5, #158]              @ 0x9e 
    /*00000228*/ STRH        LR, [R4, R2] 
    /*0000022c*/ STRH        IP, [R3] 
    /*00000230*/ MOVW        IP, #1240                   @ 0x4d8 
    /*00000234*/ LDRH        R3, [R5, #184]              @ 0xb8 
    /*00000238*/ LDRH        LR, [R5, #220]              @ 0xdc 
    /*0000023c*/ LDRH        R7, [R5, #186]              @ 0xba 
    /*00000240*/ LDR         R2, [R5, #32] 
    /*00000244*/ STRH        R3, [R4, R0] 
    /*00000248*/ MOVW        R0, #1242                   @ 0x4da 
    /*0000024c*/ STRH        LR, [R4, R1] 
    /*00000250*/ MOVW        R1, #1244                   @ 0x4dc 
    /*00000254*/ LDR         LR, [R8, #8] 
    /*00000258*/ STRH        R7, [R4, R6] 
    /*0000025c*/ LDRH        R6, [R5, #222]              @ 0xde 
    /*00000260*/ CMP         LR, #1 
    /*00000264*/ UBFX        R3, R2, #1, #1 
    /*00000268*/ MOVW        LR, #1246                   @ 0x4de 
    /*0000026c*/ STRH        R6, [R4, IP] 
    /*00000270*/ ADD         IP, R4, #1248               @ 0x4e0 
    /*00000274*/ LDRH        R6, [R5, #188]              @ 0xbc 
    /*00000278*/ MVN         R3, R3 
    /*0000027c*/ STRH        R6, [R4, R0] 
    /*00000280*/ MOVW        R0, #1250                   @ 0x4e2 
    /*00000284*/ LDRH        R6, [R5, #224]              @ 0xe0 
    /*00000288*/ STRH        R6, [R4, R1] 
    /*0000028c*/ MOVW        R1, #1252                   @ 0x4e4 
    /*00000290*/ LDRH        R6, [R5, #190]              @ 0xbe 
    /*00000294*/ STRH        R6, [R4, LR] 
    /*00000298*/ MOVW        R6, #1140                   @ 0x474 
    /*0000029c*/ LDRH        LR, [R5, #226]              @ 0xe2 
    /*000002a0*/ STRH        LR, [IP] 
    /*000002a4*/ LDRH        LR, [R5, #192]              @ 0xc0 
    /*000002a8*/ LDRH        IP, [R5, #228]              @ 0xe4 
    /*000002ac*/ STRH        LR, [R4, R0] 
    /*000002b0*/ MOVW        R0, #1138                   @ 0x472 
    /*000002b4*/ STRB        R2, [R4, #1087]             @ 0x43f 
    /*000002b8*/ MOVEQ       R2, #2 
    /*000002bc*/ STR         R3, [R4, #1032]             @ 0x408 
    /*000002c0*/ MOVEQ       R3, #0 
    /*000002c4*/ STRH        IP, [R4, R1] 
    /*000002c8*/ MOVW        R1, #1118                   @ 0x45e 
    /*000002cc*/ STRBEQ      R2, [R4, #1087]             @ 0x43f 
    /*000002d0*/ ADD         R2, R4, #1120               @ 0x460 
    /*000002d4*/ STREQ       R3, [R4, #1032]             @ 0x408 
    /*000002d8*/ ADD         IP, R4, #1088               @ 0x440 
    /*000002dc*/ LDRB        R3, [R5, #36]               @ 0x24 
    /*000002e0*/ LDR         LR, [R5, #40]               @ 0x28 
    /*000002e4*/ STRB        R3, [R4, #1074]             @ 0x432 
    /*000002e8*/ LDRB        R3, [R5, #37]               @ 0x25 
    /*000002ec*/ STRB        LR, [R4, #1072]             @ 0x430 
    /*000002f0*/ MOVW        LR, #1154                   @ 0x482 
    /*000002f4*/ STRB        R3, [R4, #1073]             @ 0x431 
    /*000002f8*/ MOV         R3, #0 
    /*000002fc*/ STRH        R3, [R4, R1] 
    /*00000300*/ MOVW        R1, #1156                   @ 0x484 
    /*00000304*/ STR         R3, [R4, #1016]             @ 0x3f8 
    /*00000308*/ LDRH        R7, [R5, #48]               @ 0x30 
    /*0000030c*/ STRH        R3, [R2] 
    /*00000310*/ MOVW        R2, #1146                   @ 0x47a 
    /*00000314*/ LDR         R3, [R5, #44]               @ 0x2c 
    /*00000318*/ STR         R3, [R4, #1028]             @ 0x404 
    /*0000031c*/ MOVW        R3, #1148                   @ 0x47c 
    /*00000320*/ STRH        R7, [IP] 
    /*00000324*/ MOVW        IP, #1142                   @ 0x476 
    /*00000328*/ LDR         R7, [R5, #96]               @ 0x60 
    /*0000032c*/ STR         R7, [R4, #1052]             @ 0x41c 
    /*00000330*/ LDRH        R7, [R5, #100]              @ 0x64 
    /*00000334*/ STRH        R7, [R4, R0] 
    /*00000338*/ MOVW        R0, #1144                   @ 0x478 
    /*0000033c*/ LDRH        R7, [R5, #106]              @ 0x6a 
    /*00000340*/ STRH        R7, [R4, R6] 
    /*00000344*/ LDRH        R6, [R5, #104]              @ 0x68 
    /*00000348*/ STRH        R6, [R4, LR] 
    /*0000034c*/ LDRH        LR, [R5, #110]              @ 0x6e 
    /*00000350*/ LDR         R6, [R5, #160]              @ 0xa0 
    /*00000354*/ STRH        LR, [R4, R1] 
    /*00000358*/ MOVW        R1, #1158                   @ 0x486 
    /*0000035c*/ LDRH        LR, [R5, #102]              @ 0x66 
    /*00000360*/ STRH        LR, [R4, R2] 
    /*00000364*/ MOVW        R2, #1160                   @ 0x488 
    /*00000368*/ LDRH        LR, [R5, #108]              @ 0x6c 
    /*0000036c*/ STRH        LR, [R4, R3] 
    /*00000370*/ MOVW        R3, #1150                   @ 0x47e 
    /*00000374*/ LDRH        LR, [R5, #164]              @ 0xa4 
    /*00000378*/ STR         R6, [R4, #1056]             @ 0x420 
    /*0000037c*/ STRH        LR, [R4, IP] 
    /*00000380*/ ADD         LR, R4, #1152               @ 0x480 
    /*00000384*/ LDRH        IP, [R5, #170]              @ 0xaa 
    /*00000388*/ LDRH        R6, [R5, #168]              @ 0xa8 
    /*0000038c*/ STRH        IP, [R4, R0] 
    /*00000390*/ MOVW        IP, #1162                   @ 0x48a 
    /*00000394*/ STRH        R6, [R4, R1] 
    /*00000398*/ MOVW        R0, #1164                   @ 0x48c 
    /*0000039c*/ LDRH        R6, [R5, #174]              @ 0xae 
    /*000003a0*/ MOVW        R1, #1178                   @ 0x49a 
    /*000003a4*/ STRH        R6, [R4, R2] 
    /*000003a8*/ MOVW        R2, #1180                   @ 0x49c 
    /*000003ac*/ LDRH        R6, [R5, #166]              @ 0xa6 
    /*000003b0*/ STRH        R6, [R4, R3] 
    /*000003b4*/ MOVW        R3, #1170                   @ 0x492 
    /*000003b8*/ LDRH        R6, [R5, #172]              @ 0xac 
    /*000003bc*/ LDRH        R7, [R5, #200]              @ 0xc8 
    /*000003c0*/ STRH        R6, [LR] 
    /*000003c4*/ MOVW        R6, #1172                   @ 0x494 
    /*000003c8*/ LDR         LR, [R5, #196]              @ 0xc4 
    /*000003cc*/ STR         LR, [R4, #1060]             @ 0x424 
    /*000003d0*/ MOVW        LR, #1166                   @ 0x48e 
    /*000003d4*/ STRH        R7, [R4, IP] 
    /*000003d8*/ ADD         IP, R4, #1168               @ 0x490 
    /*000003dc*/ LDRH        R7, [R5, #206]              @ 0xce 
    /*000003e0*/ STRH        R7, [R4, R0] 
    /*000003e4*/ MOVW        R0, #1182                   @ 0x49e 
    /*000003e8*/ LDRH        R7, [R5, #204]              @ 0xcc 
    /*000003ec*/ STRH        R7, [R4, R1] 
    /*000003f0*/ ADD         R1, R4, #1184               @ 0x4a0 
    /*000003f4*/ LDRH        R7, [R5, #210]              @ 0xd2 
    /*000003f8*/ STRH        R7, [R4, R2] 
    /*000003fc*/ MOVW        R2, #258                    @ 0x102 
    /*00000400*/ LDRH        R7, [R5, #202]              @ 0xca 
    /*00000404*/ LDRH        R2, [R5, R2] 
    /*00000408*/ STRH        R7, [R4, R3] 
    /*0000040c*/ ADD         R3, R5, #260                @ 0x104 
    /*00000410*/ LDRH        R7, [R5, #208]              @ 0xd0 
    /*00000414*/ LDRH        R3, [R3] 
    /*00000418*/ STRH        R7, [R4, R6] 
    /*0000041c*/ LDR         R6, [R5, #232]              @ 0xe8 
    /*00000420*/ STR         R6, [R4, #1064]             @ 0x428 
    /*00000424*/ LDRH        R6, [R5, #236]              @ 0xec 
    /*00000428*/ STRH        R6, [R4, LR] 
    /*0000042c*/ LDRH        LR, [R5, #242]              @ 0xf2 
    /*00000430*/ LDRH        R6, [R5, #244]              @ 0xf4 
    /*00000434*/ STRH        LR, [IP] 
    /*00000438*/ MOVW        IP, #1174                   @ 0x496 
    /*0000043c*/ LDRH        LR, [R5, #240]              @ 0xf0 
    /*00000440*/ STRH        LR, [R4, R0] 
    /*00000444*/ MOVW        R0, #1176                   @ 0x498 
    /*00000448*/ LDRH        LR, [R5, #246]              @ 0xf6 
    /*0000044c*/ STRH        LR, [R1] 
    /*00000450*/ MOVW        R1, #1094                   @ 0x446 
    /*00000454*/ LDRH        LR, [R5, #238]              @ 0xee 
    /*00000458*/ STRH        LR, [R4, IP] 
    /*0000045c*/ MOVW        LR, #1110                   @ 0x456 
    /*00000460*/ STRH        R6, [R4, R0] 
    /*00000464*/ MOVW        IP, #1098                   @ 0x44a 
    /*00000468*/ LDRH        R6, [R5, #112]              @ 0x70 
    /*0000046c*/ MOVW        R0, #1096                   @ 0x448 
    /*00000470*/ STRH        R6, [R4, R1] 
    /*00000474*/ MOVW        R6, #1100                   @ 0x44c 
    /*00000478*/ LDRH        R1, [R5, #114]              @ 0x72 
    /*0000047c*/ STRH        R1, [R4, LR] 
    /*00000480*/ MOVW        LR, #1102                   @ 0x44e 
    /*00000484*/ LDRH        R1, [R5, #116]              @ 0x74 
    /*00000488*/ STRH        R1, [R4, IP] 
    /*0000048c*/ MOVW        R1, #1114                   @ 0x45a 
    /*00000490*/ LDRH        IP, [R5, #176]              @ 0xb0 
    /*00000494*/ STRH        IP, [R4, R0] 
    /*00000498*/ MOVW        IP, #1106                   @ 0x452 
    /*0000049c*/ LDRH        R0, [R5, #180]              @ 0xb4 
    /*000004a0*/ STRH        R0, [R4, R6] 
    /*000004a4*/ ADD         R6, R4, #1104               @ 0x450 
    /*000004a8*/ LDRH        R0, [R5, #212]              @ 0xd4 
    /*000004ac*/ STRH        R0, [R4, LR] 
    /*000004b0*/ MOVW        R0, #1186                   @ 0x4a2 
    /*000004b4*/ LDRH        LR, [R5, #214]              @ 0xd6 
    /*000004b8*/ STRH        LR, [R4, R1] 
    /*000004bc*/ MOVW        LR, #1112                   @ 0x458 
    /*000004c0*/ LDRH        R1, [R5, #216]              @ 0xd8 
    /*000004c4*/ STRH        R1, [R4, IP] 
    /*000004c8*/ LDRH        R1, [R5, #248]              @ 0xf8 
    /*000004cc*/ LDRH        IP, [R5, #250]              @ 0xfa 
    /*000004d0*/ STRH        R1, [R6] 
    /*000004d4*/ LDRH        R1, [R5, #252]              @ 0xfc 
    /*000004d8*/ LDRH        R6, [R5, #52]               @ 0x34 
    /*000004dc*/ STRH        IP, [R4, LR] 
    /*000004e0*/ MOVW        IP, #1108                   @ 0x454 
    /*000004e4*/ STRB        R6, [R4, #1086]             @ 0x43e 
    /*000004e8*/ MOVW        LR, #1188                   @ 0x4a4 
    /*000004ec*/ STRH        R2, [R4, R0] 
    /*000004f0*/ MOVW        R2, #262                    @ 0x106 
    /*000004f4*/ STRH        R1, [R4, IP] 
    /*000004f8*/ ADD         R1, R5, #264                @ 0x108 
    /*000004fc*/ STRH        R3, [R4, LR] 
    /*00000500*/ MOVW        IP, #266                    @ 0x10a 
    /*00000504*/ LDRH        R0, [R5, R2] 
    /*00000508*/ ADD         R3, R5, #256                @ 0x100 
    /*0000050c*/ LDRH        R2, [R1] 
    /*00000510*/ MOVW        R1, #1190                   @ 0x4a6 
    /*00000514*/ LDRH        R3, [R3] 
    /*00000518*/ MOVW        LR, #1192                   @ 0x4a8 
    /*0000051c*/ LDRH        IP, [R5, IP] 
    /*00000520*/ STRH        R0, [R4, R1] 
    /*00000524*/ MOVW        R1, #1194                   @ 0x4aa 
    /*00000528*/ STRH        R2, [R4, LR] 
    /*0000052c*/ ADD         R2, R4, #1200               @ 0x4b0 
    /*00000530*/ STRH        R3, [R4, R1] 
    /*00000534*/ MOV         R3, #1 
    /*00000538*/ STRH        IP, [R2] 
    /*0000053c*/ STR         R3, [R4, #1264]             @ 0x4f0 
    /*00000540*/ ADD         R4, R4, #63744              @ 0xf900 
    /*00000544*/ LDRB        R3, [R9, #12] 
    /*00000548*/ ADD         R4, R4, #152                @ 0x98 
    /*0000054c*/ LDR         R2, [SP, #16] 
    /*00000550*/ ORR         R3, R3, #16 
    /*00000554*/ STRB        R3, [R9, #12] 
    /*00000558*/ CMP         R4, R2 
    /*0000055c*/ LDR         R2, [SP, #20] 
    /*00000560*/ LDRB        R3, [R2, #3288]             @ 0xcd8 
    /*00000564*/ ORR         R3, R3, #2 
    /*00000568*/ STRB        R3, [R2, #3288]             @ 0xcd8 
    /*0000056c*/ BEQ         ISP_SetAfBeDefault_x710
    ISP_SetAfBeDefault_x570:
    /*00000570*/ LDR         R0, [SP, #12] 
    /*00000574*/ MOV         R7, #1124073472             @ 0x43000000 
    /*00000578*/ VLDR        S17, [PC, #440]             @ 0x0000000000000738 
    /*0000057c*/ BL          IO_READ8
    /*00000580*/ LDR         R2, [R4, #1036]             @ 0x40c 
    /*00000584*/ MOV         R1, #1 
    /*00000588*/ LDR         R3, [R4, #1040]             @ 0x410 
    /*0000058c*/ MOV         FP, R1 
    /*00000590*/ ADD         R2, R2, R1 
    /*00000594*/ MOV         R6, R1 
    /*00000598*/ ADD         R3, R3, R1 
    /*0000059c*/ STRB        R0, [R4, #1072]             @ 0x430 
    /*000005a0*/ LSL         R0, R2, R1 
    /*000005a4*/ ADD         R0, R2, R0 
    /*000005a8*/ STRB        R0, [R4, #1084]             @ 0x43c 
    /*000005ac*/ VLDR        D10, [PC, #380]             @ 0x0000000000000730 
    /*000005b0*/ LSL         R0, R3, R1 
    /*000005b4*/ ADD         R0, R3, R0 
    /*000005b8*/ MOV         R3, #0 
    /*000005bc*/ STRB        R0, [R4, #1085]             @ 0x43d 
    /*000005c0*/ MOV         SL, R3 
    /*000005c4*/ STR         R1, [R4, #1044]             @ 0x414 
    /*000005c8*/ MVN         R0, #105                    @ 0x69 
    /*000005cc*/ STR         R1, [R4, #1048]             @ 0x418 
    /*000005d0*/ MOV         R1, #3 
    /*000005d4*/ STRB        R0, [R4, #1075]             @ 0x433 
    /*000005d8*/ MVN         R0, #102                    @ 0x66 
    /*000005dc*/ STR         R3, [R4, #1024]             @ 0x400 
    /*000005e0*/ STRB        R1, [R4, #1076]             @ 0x434 
    /*000005e4*/ STRB        R1, [R4, #1078]             @ 0x436 
    /*000005e8*/ STRB        R0, [R4, #1077]             @ 0x435 
    ISP_SetAfBeDefault_x5ec:
    /*000005ec*/ LDR         R2, [SP, #8] 
    /*000005f0*/ CMP         SL, #0 
    /*000005f4*/ LDR         R3, [SP, #4] 
    /*000005f8*/ MOVEQ       R3, R2 
    /*000005fc*/ LDRSH       R0, [R3, #20] 
    /*00000600*/ LDRSH       R1, [R3, #22] 
    /*00000604*/ LDRB        R2, [R3, #32] 
    /*00000608*/ RSB         R0, R0, #256                @ 0x100 
    /*0000060c*/ LDRSH       R3, [R3, #18] 
    /*00000610*/ VMOV        S15, R3 
    /*00000614*/ LSL         R3, R0, #1 
    /*00000618*/ CMP         R3, R1 
    /*0000061c*/ SUB         R0, R3, R1 
    /*00000620*/ LSL         R3, R6, R2 
    /*00000624*/ VMOVNE      S14, R0 
    /*00000628*/ VMOVEQ.F32  S14, S17 
    /*0000062c*/ VCVT.F32.S32S15, S15 
    /*00000630*/ VCVTNE.F32.S32S13, S14 
    /*00000634*/ VDIVNE.F32  S14, S17, S13 
    /*00000638*/ VMOV        S13, R3 
    /*0000063c*/ VCVT.F32.S32S13, S13 
    /*00000640*/ VMUL.F32    S15, S15, S14 
    /*00000644*/ VDIV.F32    S16, S15, S13 
    /*00000648*/ VCVT.F64.F32D12, S16 
    /*0000064c*/ VMOV        R0, R1, D12 
    /*00000650*/ BL          log
    /*00000654*/ VMOV        D17, R0, R1 
    /*00000658*/ VDIV.F64    D16, D17, D10 
    /*0000065c*/ VMOV        R0, R1, D16 
    /*00000660*/ BL          floor
    /*00000664*/ VMOV        D16, R0, R1 
    /*00000668*/ MOV         R2, #7 
    /*0000066c*/ VMOV        S14, R7 
    /*00000670*/ VSUB.F64    D16, D9, D16 
    /*00000674*/ VCMPE.F64   D16, D9 
    /*00000678*/ VMRS        APSR_NZCV, FPSCR 
    /*0000067c*/ BMI         ISP_SetAfBeDefault_x6d0
    ISP_SetAfBeDefault_x680:
    /*00000680*/ VMUL.F32    S14, S16, S14 
    /*00000684*/ CMP         SL, #0 
    /*00000688*/ STRBEQ      R2, [R4, #1076]             @ 0x434 
    /*0000068c*/ VCVT.F64.F32D7, S14 
    /*00000690*/ VADD.F64    D7, D7, D11 
    /*00000694*/ VCVT.U32.F64S15, D7 
    /*00000698*/ VMOV        R3, S15 
    /*0000069c*/ STRBEQ      R3, [R4, #1075]             @ 0x433 
    /*000006a0*/ BEQ         ISP_SetAfBeDefault_x6b4
    /*000006a4*/ STRB        R2, [R4, #1078]             @ 0x436 
    /*000006a8*/ CMP         FP, #2 
    /*000006ac*/ STRB        R3, [R4, #1077]             @ 0x435 
    /*000006b0*/ BEQ         ISP_SetAfBeDefault_xac
    ISP_SetAfBeDefault_x6b4:
    /*000006b4*/ ADD         FP, FP, #1 
    /*000006b8*/ ADD         SL, SL, #1 
    /*000006bc*/ UXTB        FP, FP 
    /*000006c0*/ B           ISP_SetAfBeDefault_x5ec
    ISP_SetAfBeDefault_x6c4:
    /*000006c4*/ MOV         R3, #0 
    /*000006c8*/ STR         R3, [R4, #980]              @ 0x3d4 
    /*000006cc*/ B           ISP_SetAfBeDefault_xcc
    ISP_SetAfBeDefault_x6d0:
    /*000006d0*/ VMOV        R0, R1, D12 
    /*000006d4*/ BL          log
    /*000006d8*/ VMOV        D17, R0, R1 
    /*000006dc*/ VDIV.F64    D16, D17, D10 
    /*000006e0*/ VMOV        R0, R1, D16 
    /*000006e4*/ BL          floor
    /*000006e8*/ VMOV        D16, R0, R1 
    /*000006ec*/ VSUB.F64    D16, D9, D16 
    /*000006f0*/ VCVT.F32.F64S15, D16 
    /*000006f4*/ VCVT.U32.F32S15, S15 
    /*000006f8*/ VMOV        R2, S15 
    /*000006fc*/ LSL         R3, R6, R2 
    /*00000700*/ UXTB        R2, R2 
    /*00000704*/ VMOV        S14, R3 
    /*00000708*/ VCVT.F32.S32S14, S14 
    /*0000070c*/ B           ISP_SetAfBeDefault_x680
    ISP_SetAfBeDefault_x710:
    /*00000710*/ LDR         R0, [SP, #28] 
    /*00000714*/ MOV         R1, R9 
    /*00000718*/ LDR         R2, [SP, #24] 
    /*0000071c*/ BL          ISP_AfBlkCfg
    /*00000720*/ MOV         R0, #0 
    /*00000724*/ ADD         SP, SP, #36                 @ 0x24 
    /*00000728*/ VPOP        {D8-D12} 
    /*0000072c*/ POP         {R4, R5, R6, R7, R8, R9, SL, FP, PC} 
    /*00000730*/ @           <UNDEFINED> instruction: 0xfefa39ef 
    /*00000734*/ SVCCC       0x00E62E42 
    /*00000738*/ STRMI       R0, [R0], #-0 
    /*0000073c*/ WORD_073c: .word 0x00000720
    /*00000740*/ WORD_0740: .word 0x00000000
    /*00000744*/ WORD_0744: .word 0x00000000
FUNC_END ISP_SetAfBeDefault


@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
@ .text.ISP_AfInit
@ Size: 0x24
@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 

FUNC_BEGIN ISP_AfInit
    /*00000000*/ PUSH        {R4, R5, R6, LR} 
    /*00000004*/ MOV         R5, R1 
    /*00000008*/ MOV         R4, R0 
    /*0000000c*/ BL          ISP_AfExtRegsDefault
    /*00000010*/ MOV         R1, R5 
    /*00000014*/ MOV         R0, R4 
    /*00000018*/ BL          ISP_SetAfBeDefault
    /*0000001c*/ MOV         R0, #0 
    /*00000020*/ POP         {R4, R5, R6, PC} 
FUNC_END ISP_AfInit


@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
@ .text.ISP_AfBeCfgRegs
@ Size: 0xb74
@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 

FUNC_BEGIN ISP_AfBeCfgRegs
    /*00000000*/ LDR         R3, WORD_0b6c               @ LDR         R3, [PC, #2916]             @ 0x0000000000000b6c 
    /*00000004*/ MOVW        R2, #4136                   @ 0x1028 
    /*00000008*/ LDR         IP, WORD_0b70               @ LDR         IP, [PC, #2912]             @ 0x0000000000000b70 
    /*0000000c*/ ADD         R3, PC, R3 
    /*00000010*/ PUSH        {R4, R5, R6, R7, R8, R9, SL, FP, LR} 
    /*00000014*/ SUB         SP, SP, #436                @ 0x1b4 
    /*00000018*/ LDR         IP, [R3, IP] 
    /*0000001c*/ MLA         R2, R2, R0, IP 
    /*00000020*/ LDRB        R3, [R2, #52]               @ 0x34 
    /*00000024*/ STR         R3, [SP, #416]              @ 0x1a0 
    /*00000028*/ CMP         R3, #0 
    /*0000002c*/ BEQ         ISP_AfBeCfgRegs_xb60
    /*00000030*/ STR         R1, [SP, #428]              @ 0x1ac 
    /*00000034*/ ADD         R3, R0, #8 
    /*00000038*/ STR         R1, [SP, #420]              @ 0x1a4 
    /*0000003c*/ ADD         R0, R1, #191488             @ 0x2ec00 
    /*00000040*/ LSL         FP, R3, #17 
    /*00000044*/ MOV         R7, #0 
    /*00000048*/ STR         R2, [SP, #408]              @ 0x198 
    /*0000004c*/ ADD         R3, FP, #6080               @ 0x17c0 
    /*00000050*/ MOV         R1, R3 
    /*00000054*/ ADD         R2, R0, #232                @ 0xe8 
    /*00000058*/ STR         R2, [SP, #424]              @ 0x1a8 
    /*0000005c*/ MOV         R0, R3 
    /*00000060*/ ADD         R1, R1, #12 
    /*00000064*/ ADD         R8, FP, #6016               @ 0x1780 
    /*00000068*/ STR         R1, [SP, #4] 
    /*0000006c*/ ADD         R1, R0, #10 
    /*00000070*/ STR         R1, [SP, #8] 
    /*00000074*/ ADD         R1, R0, #8 
    /*00000078*/ STR         R1, [SP] 
    /*0000007c*/ ADD         R1, R0, #6 
    /*00000080*/ STR         R1, [SP, #20] 
    /*00000084*/ ADD         R1, R0, #4 
    /*00000088*/ STR         R1, [SP, #24] 
    /*0000008c*/ ADD         R9, FP, #5888               @ 0x1700 
    /*00000090*/ ADD         R3, R3, #14 
    /*00000094*/ ADD         R1, R0, #2 
    /*00000098*/ STR         R3, [SP, #12] 
    /*0000009c*/ ADD         R3, R9, #44                 @ 0x2c 
    /*000000a0*/ STR         R1, [SP, #28] 
    /*000000a4*/ ADD         R1, R8, #62                 @ 0x3e 
    /*000000a8*/ STR         R3, [SP, #16] 
    /*000000ac*/ ADD         R3, FP, #5952               @ 0x1740 
    /*000000b0*/ STR         R1, [SP, #36]               @ 0x24 
    /*000000b4*/ ADD         R1, R8, #60                 @ 0x3c 
    /*000000b8*/ STR         R1, [SP, #40]               @ 0x28 
    /*000000bc*/ ADD         R1, R3, #28 
    /*000000c0*/ STR         R1, [SP, #44]               @ 0x2c 
    /*000000c4*/ ADD         R1, R3, #26 
    /*000000c8*/ STR         R1, [SP, #48]               @ 0x30 
    /*000000cc*/ ADD         R1, R3, #24 
    /*000000d0*/ STR         R1, [SP, #52]               @ 0x34 
    /*000000d4*/ ADD         R1, R3, #22 
    /*000000d8*/ STR         R1, [SP, #56]               @ 0x38 
    /*000000dc*/ ADD         R1, R3, #20 
    /*000000e0*/ STR         R1, [SP, #60]               @ 0x3c 
    /*000000e4*/ ADD         R1, R3, #18 
    /*000000e8*/ STR         R1, [SP, #64]               @ 0x40 
    /*000000ec*/ ADD         R1, R3, #16 
    /*000000f0*/ STR         R1, [SP, #68]               @ 0x44 
    /*000000f4*/ ADD         R1, R3, #14 
    /*000000f8*/ STR         R1, [SP, #72]               @ 0x48 
    /*000000fc*/ ADD         R1, R8, #58                 @ 0x3a 
    /*00000100*/ STR         R1, [SP, #76]               @ 0x4c 
    /*00000104*/ ADD         R1, R8, #56                 @ 0x38 
    /*00000108*/ STR         R1, [SP, #80]               @ 0x50 
    /*0000010c*/ ADD         R1, R8, #54                 @ 0x36 
    /*00000110*/ STR         R1, [SP, #84]               @ 0x54 
    /*00000114*/ ADD         R1, R8, #52                 @ 0x34 
    /*00000118*/ STR         R1, [SP, #88]               @ 0x58 
    /*0000011c*/ ADD         R1, R8, #50                 @ 0x32 
    /*00000120*/ STR         R1, [SP, #92]               @ 0x5c 
    /*00000124*/ ADD         R1, R8, #48                 @ 0x30 
    /*00000128*/ STR         R1, [SP, #96]               @ 0x60 
    /*0000012c*/ ADD         R1, R8, #46                 @ 0x2e 
    /*00000130*/ STR         R1, [SP, #100]              @ 0x64 
    /*00000134*/ ADD         R1, R8, #44                 @ 0x2c 
    /*00000138*/ STR         R1, [SP, #104]              @ 0x68 
    /*0000013c*/ ADD         R1, R8, #42                 @ 0x2a 
    /*00000140*/ STR         R1, [SP, #108]              @ 0x6c 
    /*00000144*/ ADD         R1, R8, #40                 @ 0x28 
    /*00000148*/ STR         R1, [SP, #112]              @ 0x70 
    /*0000014c*/ ADD         R1, R8, #38                 @ 0x26 
    /*00000150*/ STR         R1, [SP, #116]              @ 0x74 
    /*00000154*/ ADD         R1, R8, #36                 @ 0x24 
    /*00000158*/ STR         R1, [SP, #120]              @ 0x78 
    /*0000015c*/ MOV         SL, R9 
    /*00000160*/ ADD         R1, R8, #34                 @ 0x22 
    /*00000164*/ ADD         R3, R9, #14 
    /*00000168*/ STR         R1, [SP, #124]              @ 0x7c 
    /*0000016c*/ ADD         R1, R8, #32 
    /*00000170*/ STR         R3, [SP, #188]              @ 0xbc 
    /*00000174*/ ADD         R3, SL, #42                 @ 0x2a 
    /*00000178*/ STR         R1, [SP, #128]              @ 0x80 
    /*0000017c*/ ADD         R1, R9, #8 
    /*00000180*/ STR         R3, [SP, #192]              @ 0xc0 
    /*00000184*/ ADD         R3, SL, #13 
    /*00000188*/ STR         R1, [SP, #132]              @ 0x84 
    /*0000018c*/ ADD         R1, R9, #7 
    /*00000190*/ STR         R3, [SP, #196]              @ 0xc4 
    /*00000194*/ ADD         R3, SL, #38                 @ 0x26 
    /*00000198*/ STR         R1, [SP, #136]              @ 0x88 
    /*0000019c*/ ADD         R1, R9, #6 
    /*000001a0*/ STR         R3, [SP, #200]              @ 0xc8 
    /*000001a4*/ ADD         R3, R0, #16 
    /*000001a8*/ STR         R1, [SP, #140]              @ 0x8c 
    /*000001ac*/ ADD         R1, R9, #5 
    /*000001b0*/ STR         R3, [SP, #204]              @ 0xcc 
    /*000001b4*/ ADD         R3, R8, #22 
    /*000001b8*/ STR         R1, [SP, #144]              @ 0x90 
    /*000001bc*/ ADD         R1, R9, #4 
    /*000001c0*/ STR         R3, [SP, #208]              @ 0xd0 
    /*000001c4*/ ADD         R3, R8, #20 
    /*000001c8*/ STR         R1, [SP, #148]              @ 0x94 
    /*000001cc*/ ADD         R1, R9, #3 
    /*000001d0*/ STR         R3, [SP, #212]              @ 0xd4 
    /*000001d4*/ ADD         R3, R8, #18 
    /*000001d8*/ STR         R1, [SP, #152]              @ 0x98 
    /*000001dc*/ ADD         R1, R9, #2 
    /*000001e0*/ STR         R3, [SP, #216]              @ 0xd8 
    /*000001e4*/ ADD         R3, R8, #16 
    /*000001e8*/ STR         R1, [SP, #156]              @ 0x9c 
    /*000001ec*/ ADD         R1, R9, #1 
    /*000001f0*/ STR         R3, [SP, #220]              @ 0xdc 
    /*000001f4*/ ADD         R3, R8, #14 
    /*000001f8*/ STR         R1, [SP, #160]              @ 0xa0 
    /*000001fc*/ ADD         R1, R0, #32 
    /*00000200*/ STR         R3, [SP, #224]              @ 0xe0 
    /*00000204*/ ADD         R3, SL, #37                 @ 0x25 
    /*00000208*/ STR         R1, [SP, #164]              @ 0xa4 
    /*0000020c*/ ADD         R2, FP, #5952               @ 0x1740 
    /*00000210*/ STR         R3, [SP, #228]              @ 0xe4 
    /*00000214*/ ADD         R1, R9, #30 
    /*00000218*/ STR         R1, [SP, #168]              @ 0xa8 
    /*0000021c*/ ADD         R3, SL, #60                 @ 0x3c 
    /*00000220*/ STR         R3, [SP, #232]              @ 0xe8 
    /*00000224*/ ADD         R1, R9, #29 
    /*00000228*/ STR         R1, [SP, #172]              @ 0xac 
    /*0000022c*/ ADD         R3, R2, #4 
    /*00000230*/ STR         R3, [SP, #236]              @ 0xec 
    /*00000234*/ ADD         R1, R9, #28 
    /*00000238*/ STR         R1, [SP, #176]              @ 0xb0 
    /*0000023c*/ ADD         R3, SL, #56                 @ 0x38 
    /*00000240*/ STR         R3, [SP, #240]              @ 0xf0 
    /*00000244*/ ADD         R1, R9, #27 
    /*00000248*/ STR         R1, [SP, #180]              @ 0xb4 
    /*0000024c*/ ADD         R3, SL, #58                 @ 0x3a 
    /*00000250*/ STR         R3, [SP, #244]              @ 0xf4 
    /*00000254*/ ADD         R2, FP, #5952               @ 0x1740 
    /*00000258*/ ADD         R3, R2, #2 
    /*0000025c*/ ADD         R1, R9, #15 
    /*00000260*/ STR         R1, [SP, #184]              @ 0xb8 
    /*00000264*/ ADD         R2, FP, #5952               @ 0x1740 
    /*00000268*/ STR         R3, [SP, #248]              @ 0xf8 
    /*0000026c*/ ADD         R3, SL, #54                 @ 0x36 
    /*00000270*/ STR         R3, [SP, #252]              @ 0xfc 
    /*00000274*/ ADD         R3, SL, #52                 @ 0x34 
    /*00000278*/ STR         R3, [SP, #256]              @ 0x100 
    /*0000027c*/ ADD         R3, SL, #48                 @ 0x30 
    /*00000280*/ STR         R3, [SP, #264]              @ 0x108 
    /*00000284*/ ADD         R3, SL, #50                 @ 0x32 
    /*00000288*/ STR         R3, [SP, #268]              @ 0x10c 
    /*0000028c*/ ADD         R3, SL, #62                 @ 0x3e 
    /*00000290*/ STR         R3, [SP, #272]              @ 0x110 
    /*00000294*/ ADD         R3, SL, #46                 @ 0x2e 
    /*00000298*/ STR         R3, [SP, #276]              @ 0x114 
    /*0000029c*/ ADD         R3, R8, #4 
    /*000002a0*/ STR         R3, [SP, #280]              @ 0x118 
    /*000002a4*/ ADD         R3, R8, #2 
    /*000002a8*/ STR         R3, [SP, #284]              @ 0x11c 
    /*000002ac*/ ADD         R3, R8, #12 
    /*000002b0*/ STR         R3, [SP, #288]              @ 0x120 
    /*000002b4*/ ADD         R3, R8, #10 
    /*000002b8*/ STR         R3, [SP, #292]              @ 0x124 
    /*000002bc*/ ADD         R3, R2, #60                 @ 0x3c 
    /*000002c0*/ STR         R3, [SP, #296]              @ 0x128 
    /*000002c4*/ ADD         R3, R2, #58                 @ 0x3a 
    /*000002c8*/ STR         R3, [SP, #300]              @ 0x12c 
    /*000002cc*/ ADD         R2, FP, #5952               @ 0x1740 
    /*000002d0*/ ADD         R3, SL, #21 
    /*000002d4*/ ADD         R9, R9, #24 
    /*000002d8*/ STR         R3, [SP, #304]              @ 0x130 
    /*000002dc*/ ADD         R3, R2, #62                 @ 0x3e 
    /*000002e0*/ STR         R3, [SP, #312]              @ 0x138 
    /*000002e4*/ ADD         R3, R8, #8 
    /*000002e8*/ STR         R3, [SP, #316]              @ 0x13c 
    /*000002ec*/ ADD         R2, FP, #5952               @ 0x1740 
    /*000002f0*/ ADD         R3, R8, #6 
    /*000002f4*/ STR         R3, [SP, #320]              @ 0x140 
    /*000002f8*/ ADD         R3, R2, #56                 @ 0x38 
    /*000002fc*/ STR         R3, [SP, #324]              @ 0x144 
    /*00000300*/ ADD         R3, R2, #54                 @ 0x36 
    /*00000304*/ STR         R3, [SP, #328]              @ 0x148 
    /*00000308*/ ADD         R2, FP, #5952               @ 0x1740 
    /*0000030c*/ ADD         R3, SL, #20 
    /*00000310*/ STR         R3, [SP, #332]              @ 0x14c 
    /*00000314*/ ADD         R3, R2, #44                 @ 0x2c 
    /*00000318*/ STR         R3, [SP, #336]              @ 0x150 
    /*0000031c*/ ADD         R3, R2, #42                 @ 0x2a 
    /*00000320*/ STR         R3, [SP, #340]              @ 0x154 
    /*00000324*/ ADD         R3, R2, #52                 @ 0x34 
    /*00000328*/ STR         R3, [SP, #344]              @ 0x158 
    /*0000032c*/ ADD         R3, R2, #50                 @ 0x32 
    /*00000330*/ STR         R3, [SP, #348]              @ 0x15c 
    /*00000334*/ ADD         R3, R2, #36                 @ 0x24 
    /*00000338*/ STR         R3, [SP, #352]              @ 0x160 
    /*0000033c*/ ADD         R3, R2, #34                 @ 0x22 
    /*00000340*/ STR         R3, [SP, #356]              @ 0x164 
    /*00000344*/ ADD         R2, FP, #5952               @ 0x1740 
    /*00000348*/ ADD         R3, SL, #19 
    /*0000034c*/ STR         R3, [SP, #360]              @ 0x168 
    /*00000350*/ ADD         R3, R2, #40                 @ 0x28 
    /*00000354*/ STR         R3, [SP, #364]              @ 0x16c 
    /*00000358*/ ADD         R3, R2, #38                 @ 0x26 
    /*0000035c*/ STR         R3, [SP, #368]              @ 0x170 
    /*00000360*/ ADD         R3, R2, #48                 @ 0x30 
    /*00000364*/ STR         R3, [SP, #372]              @ 0x174 
    /*00000368*/ ADD         R3, R2, #46                 @ 0x2e 
    /*0000036c*/ STR         R3, [SP, #376]              @ 0x178 
    /*00000370*/ ADD         R3, R2, #32 
    /*00000374*/ STR         R3, [SP, #380]              @ 0x17c 
    /*00000378*/ ADD         R3, R2, #30 
    /*0000037c*/ STR         R3, [SP, #384]              @ 0x180 
    /*00000380*/ ADD         R3, SL, #18 
    /*00000384*/ STR         R3, [SP, #388]              @ 0x184 
    /*00000388*/ ADD         R3, SL, #40                 @ 0x28 
    /*0000038c*/ STR         R3, [SP, #392]              @ 0x188 
    /*00000390*/ ADD         R3, SL, #12 
    /*00000394*/ STR         R3, [SP, #396]              @ 0x18c 
    /*00000398*/ ADD         R3, SL, #25 
    /*0000039c*/ STR         R3, [SP, #400]              @ 0x190 
    /*000003a0*/ ADD         R3, SL, #26 
    /*000003a4*/ STR         R3, [SP, #404]              @ 0x194 
    /*000003a8*/ ADD         R3, SL, #10 
    /*000003ac*/ STR         R8, [SP, #308]              @ 0x134 
    /*000003b0*/ LDR         R8, [SP, #428]              @ 0x1ac 
    /*000003b4*/ STR         R3, [SP, #412]              @ 0x19c 
    /*000003b8*/ ADD         R3, FP, #5952               @ 0x1740 
    /*000003bc*/ LDR         R6, [SP, #416]              @ 0x1a0 
    /*000003c0*/ ADD         SL, R8, #188416             @ 0x2e000 
    /*000003c4*/ STR         R0, [SP, #32] 
    /*000003c8*/ MOV         R4, R8 
    /*000003cc*/ STR         R3, [SP, #260]              @ 0x104 
    /*000003d0*/ LDR         R5, [SP, #424]              @ 0x1a8 
    /*000003d4*/ STR         FP, [SP, #416]              @ 0x1a0 
    /*000003d8*/ B           ISP_AfBeCfgRegs_x79c
    ISP_AfBeCfgRegs_x3dc:
    /*000003dc*/ LDR         R0, [SP, #200]              @ 0xc8 
    /*000003e0*/ ADD         R7, R7, #1 
    /*000003e4*/ ADD         R5, R5, #20 
    /*000003e8*/ BL          IO_READ8
    /*000003ec*/ STRB        R0, [R4, #1087]             @ 0x43f 
    /*000003f0*/ LDR         R0, [SP, #196]              @ 0xc4 
    /*000003f4*/ BL          IO_READ8
    /*000003f8*/ LDR         R3, [SP, #408]              @ 0x198 
    /*000003fc*/ AND         R0, R0, #1 
    /*00000400*/ LDR         R3, [R3, #8] 
    /*00000404*/ STR         R0, [R4, #1032]             @ 0x408 
    /*00000408*/ LDR         R0, [SP, #404]              @ 0x194 
    /*0000040c*/ CMP         R3, #1 
    /*00000410*/ MOVEQ       R2, #2 
    /*00000414*/ MOVEQ       R3, #0 
    /*00000418*/ STRBEQ      R2, [R4, #1087]             @ 0x43f 
    /*0000041c*/ STREQ       R3, [R4, #1032]             @ 0x408 
    /*00000420*/ BL          IO_READ8
    /*00000424*/ STRB        R0, [R4, #1074]             @ 0x432 
    /*00000428*/ LDR         R0, [SP, #400]              @ 0x190 
    /*0000042c*/ BL          IO_READ8
    /*00000430*/ STRB        R0, [R4, #1073]             @ 0x431 
    /*00000434*/ MOV         R0, R9 
    /*00000438*/ BL          IO_READ8
    /*0000043c*/ STRB        R0, [R4, #1072]             @ 0x430 
    /*00000440*/ ADD         R2, R4, #1120               @ 0x460 
    /*00000444*/ LDR         R0, [SP, #396]              @ 0x18c 
    /*00000448*/ MOVW        R1, #1118                   @ 0x45e 
    /*0000044c*/ MOV         R3, #0 
    /*00000450*/ STRH        R3, [R4, R1] 
    /*00000454*/ STR         R3, [R4, #1016]             @ 0x3f8 
    /*00000458*/ STRH        R3, [R2] 
    /*0000045c*/ BL          IO_READ8
    /*00000460*/ AND         R3, R0, #1 
    /*00000464*/ STR         R3, [R4, #1028]             @ 0x404 
    /*00000468*/ LDR         R0, [SP, #392]              @ 0x188 
    /*0000046c*/ BL          IO_READ16
    /*00000470*/ ADD         R3, R4, #1088               @ 0x440 
    /*00000474*/ STRH        R0, [R3] 
    /*00000478*/ LDR         R0, [SP, #388]              @ 0x184 
    /*0000047c*/ BL          IO_READ8
    /*00000480*/ AND         R3, R0, #1 
    /*00000484*/ STR         R3, [R4, #1052]             @ 0x41c 
    /*00000488*/ LDR         R0, [SP, #384]              @ 0x180 
    /*0000048c*/ BL          IO_READ16
    /*00000490*/ MOVW        R3, #1138                   @ 0x472 
    /*00000494*/ STRH        R0, [R4, R3] 
    /*00000498*/ LDR         R0, [SP, #380]              @ 0x17c 
    /*0000049c*/ BL          IO_READ16
    /*000004a0*/ MOVW        R3, #1140                   @ 0x474 
    /*000004a4*/ STRH        R0, [R4, R3] 
    /*000004a8*/ LDR         R0, [SP, #376]              @ 0x178 
    /*000004ac*/ BL          IO_READ16
    /*000004b0*/ MOVW        R3, #1154                   @ 0x482 
    /*000004b4*/ STRH        R0, [R4, R3] 
    /*000004b8*/ LDR         R0, [SP, #372]              @ 0x174 
    /*000004bc*/ BL          IO_READ16
    /*000004c0*/ MOVW        R3, #1156                   @ 0x484 
    /*000004c4*/ STRH        R0, [R4, R3] 
    /*000004c8*/ LDR         R0, [SP, #368]              @ 0x170 
    /*000004cc*/ BL          IO_READ16
    /*000004d0*/ MOVW        R3, #1146                   @ 0x47a 
    /*000004d4*/ STRH        R0, [R4, R3] 
    /*000004d8*/ LDR         R0, [SP, #364]              @ 0x16c 
    /*000004dc*/ BL          IO_READ16
    /*000004e0*/ MOVW        R3, #1148                   @ 0x47c 
    /*000004e4*/ STRH        R0, [R4, R3] 
    /*000004e8*/ LDR         R0, [SP, #360]              @ 0x168 
    /*000004ec*/ BL          IO_READ8
    /*000004f0*/ AND         R3, R0, #1 
    /*000004f4*/ STR         R3, [R4, #1056]             @ 0x420 
    /*000004f8*/ LDR         R0, [SP, #356]              @ 0x164 
    /*000004fc*/ BL          IO_READ16
    /*00000500*/ MOVW        R3, #1142                   @ 0x476 
    /*00000504*/ STRH        R0, [R4, R3] 
    /*00000508*/ LDR         R0, [SP, #352]              @ 0x160 
    /*0000050c*/ BL          IO_READ16
    /*00000510*/ MOVW        R3, #1144                   @ 0x478 
    /*00000514*/ STRH        R0, [R4, R3] 
    /*00000518*/ LDR         R0, [SP, #348]              @ 0x15c 
    /*0000051c*/ BL          IO_READ16
    /*00000520*/ MOVW        R3, #1158                   @ 0x486 
    /*00000524*/ STRH        R0, [R4, R3] 
    /*00000528*/ LDR         R0, [SP, #344]              @ 0x158 
    /*0000052c*/ BL          IO_READ16
    /*00000530*/ MOVW        R3, #1160                   @ 0x488 
    /*00000534*/ STRH        R0, [R4, R3] 
    /*00000538*/ LDR         R0, [SP, #340]              @ 0x154 
    /*0000053c*/ BL          IO_READ16
    /*00000540*/ MOVW        R3, #1150                   @ 0x47e 
    /*00000544*/ STRH        R0, [R4, R3] 
    /*00000548*/ LDR         R0, [SP, #336]              @ 0x150 
    /*0000054c*/ BL          IO_READ16
    /*00000550*/ ADD         R3, R4, #1152               @ 0x480 
    /*00000554*/ STRH        R0, [R3] 
    /*00000558*/ LDR         R0, [SP, #332]              @ 0x14c 
    /*0000055c*/ BL          IO_READ8
    /*00000560*/ AND         R3, R0, #1 
    /*00000564*/ STR         R3, [R4, #1060]             @ 0x424 
    /*00000568*/ LDR         R0, [SP, #328]              @ 0x148 
    /*0000056c*/ BL          IO_READ16
    /*00000570*/ MOVW        R3, #1162                   @ 0x48a 
    /*00000574*/ STRH        R0, [R4, R3] 
    /*00000578*/ LDR         R0, [SP, #324]              @ 0x144 
    /*0000057c*/ BL          IO_READ16
    /*00000580*/ MOVW        R3, #1164                   @ 0x48c 
    /*00000584*/ STRH        R0, [R4, R3] 
    /*00000588*/ LDR         R0, [SP, #320]              @ 0x140 
    /*0000058c*/ BL          IO_READ16
    /*00000590*/ MOVW        R3, #1178                   @ 0x49a 
    /*00000594*/ STRH        R0, [R4, R3] 
    /*00000598*/ LDR         R0, [SP, #316]              @ 0x13c 
    /*0000059c*/ BL          IO_READ16
    /*000005a0*/ MOVW        R3, #1180                   @ 0x49c 
    /*000005a4*/ STRH        R0, [R4, R3] 
    /*000005a8*/ LDR         R0, [SP, #312]              @ 0x138 
    /*000005ac*/ BL          IO_READ16
    /*000005b0*/ MOVW        R3, #1170                   @ 0x492 
    /*000005b4*/ STRH        R0, [R4, R3] 
    /*000005b8*/ LDR         R0, [SP, #308]              @ 0x134 
    /*000005bc*/ BL          IO_READ16
    /*000005c0*/ MOVW        R3, #1172                   @ 0x494 
    /*000005c4*/ STRH        R0, [R4, R3] 
    /*000005c8*/ LDR         R0, [SP, #304]              @ 0x130 
    /*000005cc*/ BL          IO_READ8
    /*000005d0*/ AND         R3, R0, #1 
    /*000005d4*/ STR         R3, [R4, #1064]             @ 0x428 
    /*000005d8*/ LDR         R0, [SP, #300]              @ 0x12c 
    /*000005dc*/ BL          IO_READ16
    /*000005e0*/ MOVW        R3, #1166                   @ 0x48e 
    /*000005e4*/ STRH        R0, [R4, R3] 
    /*000005e8*/ LDR         R0, [SP, #296]              @ 0x128 
    /*000005ec*/ BL          IO_READ16
    /*000005f0*/ ADD         R3, R4, #1168               @ 0x490 
    /*000005f4*/ STRH        R0, [R3] 
    /*000005f8*/ LDR         R0, [SP, #292]              @ 0x124 
    /*000005fc*/ BL          IO_READ16
    /*00000600*/ MOVW        R3, #1182                   @ 0x49e 
    /*00000604*/ STRH        R0, [R4, R3] 
    /*00000608*/ LDR         R0, [SP, #288]              @ 0x120 
    /*0000060c*/ BL          IO_READ16
    /*00000610*/ ADD         R3, R4, #1184               @ 0x4a0 
    /*00000614*/ STRH        R0, [R3] 
    /*00000618*/ LDR         R0, [SP, #284]              @ 0x11c 
    /*0000061c*/ BL          IO_READ16
    /*00000620*/ MOVW        R3, #1174                   @ 0x496 
    /*00000624*/ STRH        R0, [R4, R3] 
    /*00000628*/ LDR         R0, [SP, #280]              @ 0x118 
    /*0000062c*/ BL          IO_READ16
    /*00000630*/ MOVW        R3, #1176                   @ 0x498 
    /*00000634*/ STRH        R0, [R4, R3] 
    /*00000638*/ LDR         R0, [SP, #276]              @ 0x114 
    /*0000063c*/ BL          IO_READ16
    /*00000640*/ MOVW        R3, #1094                   @ 0x446 
    /*00000644*/ STRH        R0, [R4, R3] 
    /*00000648*/ LDR         R0, [SP, #272]              @ 0x110 
    /*0000064c*/ BL          IO_READ16
    /*00000650*/ MOVW        R3, #1110                   @ 0x456 
    /*00000654*/ STRH        R0, [R4, R3] 
    /*00000658*/ LDR         R0, [SP, #268]              @ 0x10c 
    /*0000065c*/ BL          IO_READ16
    /*00000660*/ MOVW        R3, #1098                   @ 0x44a 
    /*00000664*/ STRH        R0, [R4, R3] 
    /*00000668*/ LDR         R0, [SP, #264]              @ 0x108 
    /*0000066c*/ BL          IO_READ16
    /*00000670*/ MOVW        R3, #1096                   @ 0x448 
    /*00000674*/ STRH        R0, [R4, R3] 
    /*00000678*/ LDR         R0, [SP, #260]              @ 0x104 
    /*0000067c*/ BL          IO_READ16
    /*00000680*/ MOVW        R3, #1112                   @ 0x458 
    /*00000684*/ STRH        R0, [R4, R3] 
    /*00000688*/ LDR         R0, [SP, #256]              @ 0x100 
    /*0000068c*/ BL          IO_READ16
    /*00000690*/ MOVW        R3, #1100                   @ 0x44c 
    /*00000694*/ STRH        R0, [R4, R3] 
    /*00000698*/ LDR         R0, [SP, #252]              @ 0xfc 
    /*0000069c*/ BL          IO_READ16
    /*000006a0*/ MOVW        R3, #1102                   @ 0x44e 
    /*000006a4*/ STRH        R0, [R4, R3] 
    /*000006a8*/ LDR         R0, [SP, #248]              @ 0xf8 
    /*000006ac*/ BL          IO_READ16
    /*000006b0*/ MOVW        R3, #1114                   @ 0x45a 
    /*000006b4*/ STRH        R0, [R4, R3] 
    /*000006b8*/ LDR         R0, [SP, #244]              @ 0xf4 
    /*000006bc*/ BL          IO_READ16
    /*000006c0*/ MOVW        R3, #1106                   @ 0x452 
    /*000006c4*/ STRH        R0, [R4, R3] 
    /*000006c8*/ LDR         R0, [SP, #240]              @ 0xf0 
    /*000006cc*/ BL          IO_READ16
    /*000006d0*/ ADD         R3, R4, #1104               @ 0x450 
    /*000006d4*/ STRH        R0, [R3] 
    /*000006d8*/ LDR         R0, [SP, #236]              @ 0xec 
    /*000006dc*/ BL          IO_READ16
    /*000006e0*/ MOVW        R3, #1116                   @ 0x45c 
    /*000006e4*/ STRH        R0, [R4, R3] 
    /*000006e8*/ LDR         R0, [SP, #232]              @ 0xe8 
    /*000006ec*/ BL          IO_READ16
    /*000006f0*/ MOVW        R3, #1108                   @ 0x454 
    /*000006f4*/ STRH        R0, [R4, R3] 
    /*000006f8*/ LDR         R0, [SP, #228]              @ 0xe4 
    /*000006fc*/ BL          IO_READ8
    /*00000700*/ STRB        R0, [R4, #1086]             @ 0x43e 
    /*00000704*/ LDR         R0, [SP, #224]              @ 0xe0 
    /*00000708*/ BL          IO_READ16
    /*0000070c*/ MOVW        R3, #1186                   @ 0x4a2 
    /*00000710*/ STRH        R0, [R4, R3] 
    /*00000714*/ LDR         R0, [SP, #220]              @ 0xdc 
    /*00000718*/ BL          IO_READ16
    /*0000071c*/ MOVW        R3, #1188                   @ 0x4a4 
    /*00000720*/ STRH        R0, [R4, R3] 
    /*00000724*/ LDR         R0, [SP, #216]              @ 0xd8 
    /*00000728*/ BL          IO_READ16
    /*0000072c*/ MOVW        R3, #1190                   @ 0x4a6 
    /*00000730*/ STRH        R0, [R4, R3] 
    /*00000734*/ LDR         R0, [SP, #212]              @ 0xd4 
    /*00000738*/ BL          IO_READ16
    /*0000073c*/ MOVW        R3, #1192                   @ 0x4a8 
    /*00000740*/ STRH        R0, [R4, R3] 
    /*00000744*/ LDR         R0, [SP, #208]              @ 0xd0 
    /*00000748*/ BL          IO_READ16
    /*0000074c*/ MOVW        R3, #1194                   @ 0x4aa 
    /*00000750*/ STRH        R0, [R4, R3] 
    /*00000754*/ LDR         R0, [SP, #204]              @ 0xcc 
    /*00000758*/ BL          IO_READ16
    /*0000075c*/ ADD         R3, R4, #1200               @ 0x4b0 
    /*00000760*/ UXTB        R2, R7 
    /*00000764*/ CMP         R6, R2 
    /*00000768*/ STRH        R0, [R3] 
    /*0000076c*/ LDR         R3, [R4, #1264]             @ 0x4f0 
    /*00000770*/ ADD         R3, R3, #1 
    /*00000774*/ STR         R3, [R4, #1264]             @ 0x4f0 
    /*00000778*/ ADD         R4, R4, #63744              @ 0xf900 
    /*0000077c*/ LDRB        R3, [R8, #12] 
    /*00000780*/ ADD         R4, R4, #152                @ 0x98 
    /*00000784*/ ORR         R3, R3, #16 
    /*00000788*/ STRB        R3, [R8, #12] 
    /*0000078c*/ LDRB        R3, [SL, #3288]             @ 0xcd8 
    /*00000790*/ ORR         R3, R3, #2 
    /*00000794*/ STRB        R3, [SL, #3288]             @ 0xcd8 
    /*00000798*/ BLS         ISP_AfBeCfgRegs_xb60
    ISP_AfBeCfgRegs_x79c:
    /*0000079c*/ MOV         R0, R9 
    /*000007a0*/ BL          IO_READ8
    /*000007a4*/ STRB        R0, [R4, #1072]             @ 0x430 
    /*000007a8*/ LDR         R0, [SP, #188]              @ 0xbc 
    /*000007ac*/ BL          IO_READ8
    /*000007b0*/ AND         R3, R0, #1 
    /*000007b4*/ STR         R3, [R4, #1036]             @ 0x40c 
    /*000007b8*/ LDR         R0, [SP, #184]              @ 0xb8 
    /*000007bc*/ BL          IO_READ8
    /*000007c0*/ LDR         R2, [R4, #1036]             @ 0x40c 
    /*000007c4*/ AND         R0, R0, #1 
    /*000007c8*/ STR         R0, [R4, #1040]             @ 0x410 
    /*000007cc*/ ADD         R0, R0, #1 
    /*000007d0*/ ADD         R2, R2, #1 
    /*000007d4*/ LSL         R3, R0, #1 
    /*000007d8*/ ADD         R3, R0, R3 
    /*000007dc*/ STRB        R3, [R4, #1085]             @ 0x43d 
    /*000007e0*/ LSL         R3, R2, #1 
    /*000007e4*/ ADD         R2, R2, R3 
    /*000007e8*/ STRB        R2, [R4, #1084]             @ 0x43c 
    /*000007ec*/ LDR         R0, [SP, #180]              @ 0xb4 
    /*000007f0*/ BL          IO_READ8
    /*000007f4*/ STRB        R0, [R4, #1075]             @ 0x433 
    /*000007f8*/ LDR         R0, [SP, #176]              @ 0xb0 
    /*000007fc*/ BL          IO_READ8
    /*00000800*/ STRB        R0, [R4, #1076]             @ 0x434 
    /*00000804*/ LDR         R0, [SP, #172]              @ 0xac 
    /*00000808*/ BL          IO_READ8
    /*0000080c*/ STRB        R0, [R4, #1077]             @ 0x435 
    /*00000810*/ LDR         R0, [SP, #168]              @ 0xa8 
    /*00000814*/ BL          IO_READ8
    /*00000818*/ STRB        R0, [R4, #1078]             @ 0x436 
    /*0000081c*/ LDR         R0, [SP, #164]              @ 0xa4 
    /*00000820*/ BL          IO_READ8
    /*00000824*/ UBFX        R3, R0, #1, #1 
    /*00000828*/ STR         R3, [R4, #980]              @ 0x3d4 
    /*0000082c*/ LDR         R0, [SP, #160]              @ 0xa0 
    /*00000830*/ BL          IO_READ8
    /*00000834*/ AND         R3, R0, #1 
    /*00000838*/ STR         R3, [R4, #984]              @ 0x3d8 
    /*0000083c*/ LDR         R0, [SP, #156]              @ 0x9c 
    /*00000840*/ BL          IO_READ8
    /*00000844*/ AND         R3, R0, #1 
    /*00000848*/ STR         R3, [R4, #988]              @ 0x3dc 
    /*0000084c*/ LDR         R0, [SP, #152]              @ 0x98 
    /*00000850*/ BL          IO_READ8
    /*00000854*/ AND         R3, R0, #1 
    /*00000858*/ STR         R3, [R4, #992]              @ 0x3e0 
    /*0000085c*/ LDR         R0, [SP, #148]              @ 0x94 
    /*00000860*/ BL          IO_READ8
    /*00000864*/ AND         R3, R0, #1 
    /*00000868*/ STR         R3, [R4, #996]              @ 0x3e4 
    /*0000086c*/ LDR         R0, [SP, #144]              @ 0x90 
    /*00000870*/ BL          IO_READ8
    /*00000874*/ AND         R3, R0, #1 
    /*00000878*/ STR         R3, [R4, #1000]             @ 0x3e8 
    /*0000087c*/ LDR         R0, [SP, #140]              @ 0x8c 
    /*00000880*/ BL          IO_READ8
    /*00000884*/ AND         R3, R0, #1 
    /*00000888*/ STR         R3, [R4, #1004]             @ 0x3ec 
    /*0000088c*/ LDR         R0, [SP, #136]              @ 0x88 
    /*00000890*/ BL          IO_READ8
    /*00000894*/ AND         R3, R0, #1 
    /*00000898*/ STR         R3, [R4, #1008]             @ 0x3f0 
    /*0000089c*/ LDR         R0, [SP, #132]              @ 0x84 
    /*000008a0*/ BL          IO_READ8
    /*000008a4*/ AND         R3, R0, #1 
    /*000008a8*/ STR         R3, [R4, #1012]             @ 0x3f4 
    /*000008ac*/ LDR         R0, [SP, #128]              @ 0x80 
    /*000008b0*/ BL          IO_READ16
    /*000008b4*/ MOVW        R3, #1206                   @ 0x4b6 
    /*000008b8*/ STRH        R0, [R4, R3] 
    /*000008bc*/ LDR         R0, [SP, #124]              @ 0x7c 
    /*000008c0*/ BL          IO_READ16
    /*000008c4*/ MOVW        R3, #1208                   @ 0x4b8 
    /*000008c8*/ STRH        R0, [R4, R3] 
    /*000008cc*/ LDR         R0, [SP, #120]              @ 0x78 
    /*000008d0*/ BL          IO_READ16
    /*000008d4*/ MOVW        R3, #1210                   @ 0x4ba 
    /*000008d8*/ STRH        R0, [R4, R3] 
    /*000008dc*/ LDR         R0, [SP, #116]              @ 0x74 
    /*000008e0*/ BL          IO_READ16
    /*000008e4*/ MOVW        R3, #1212                   @ 0x4bc 
    /*000008e8*/ STRH        R0, [R4, R3] 
    /*000008ec*/ LDR         R0, [SP, #112]              @ 0x70 
    /*000008f0*/ BL          IO_READ16
    /*000008f4*/ MOVW        R3, #1214                   @ 0x4be 
    /*000008f8*/ STRH        R0, [R4, R3] 
    /*000008fc*/ LDR         R0, [SP, #108]              @ 0x6c 
    /*00000900*/ BL          IO_READ16
    /*00000904*/ ADD         R3, R4, #1216               @ 0x4c0 
    /*00000908*/ STRH        R0, [R3] 
    /*0000090c*/ LDR         R0, [SP, #104]              @ 0x68 
    /*00000910*/ BL          IO_READ16
    /*00000914*/ MOVW        R3, #1218                   @ 0x4c2 
    /*00000918*/ STRH        R0, [R4, R3] 
    /*0000091c*/ LDR         R0, [SP, #100]              @ 0x64 
    /*00000920*/ BL          IO_READ16
    /*00000924*/ MOVW        R3, #1220                   @ 0x4c4 
    /*00000928*/ STRH        R0, [R4, R3] 
    /*0000092c*/ LDR         R0, [SP, #96]               @ 0x60 
    /*00000930*/ BL          IO_READ16
    /*00000934*/ MOVW        R3, #1222                   @ 0x4c6 
    /*00000938*/ STRH        R0, [R4, R3] 
    /*0000093c*/ LDR         R0, [SP, #92]               @ 0x5c 
    /*00000940*/ BL          IO_READ16
    /*00000944*/ MOVW        R3, #1224                   @ 0x4c8 
    /*00000948*/ STRH        R0, [R4, R3] 
    /*0000094c*/ LDR         R0, [SP, #88]               @ 0x58 
    /*00000950*/ BL          IO_READ16
    /*00000954*/ MOVW        R3, #1226                   @ 0x4ca 
    /*00000958*/ STRH        R0, [R4, R3] 
    /*0000095c*/ LDR         R0, [SP, #84]               @ 0x54 
    /*00000960*/ BL          IO_READ16
    /*00000964*/ MOVW        R3, #1228                   @ 0x4cc 
    /*00000968*/ STRH        R0, [R4, R3] 
    /*0000096c*/ LDR         R0, [SP, #80]               @ 0x50 
    /*00000970*/ BL          IO_READ16
    /*00000974*/ MOVW        R3, #1230                   @ 0x4ce 
    /*00000978*/ STRH        R0, [R4, R3] 
    /*0000097c*/ LDR         R0, [SP, #76]               @ 0x4c 
    /*00000980*/ BL          IO_READ16
    /*00000984*/ ADD         R3, R4, #1232               @ 0x4d0 
    /*00000988*/ STRH        R0, [R3] 
    /*0000098c*/ LDR         R0, [SP, #72]               @ 0x48 
    /*00000990*/ BL          IO_READ16
    /*00000994*/ MOVW        R3, #1122                   @ 0x462 
    /*00000998*/ STRH        R0, [R4, R3] 
    /*0000099c*/ LDR         R0, [SP, #68]               @ 0x44 
    /*000009a0*/ BL          IO_READ16
    /*000009a4*/ MOVW        R3, #1124                   @ 0x464 
    /*000009a8*/ STRH        R0, [R4, R3] 
    /*000009ac*/ LDR         R0, [SP, #64]               @ 0x40 
    /*000009b0*/ BL          IO_READ16
    /*000009b4*/ MOVW        R3, #1126                   @ 0x466 
    /*000009b8*/ STRH        R0, [R4, R3] 
    /*000009bc*/ LDR         R0, [SP, #60]               @ 0x3c 
    /*000009c0*/ BL          IO_READ16
    /*000009c4*/ MOVW        R3, #1128                   @ 0x468 
    /*000009c8*/ STRH        R0, [R4, R3] 
    /*000009cc*/ LDR         R0, [SP, #56]               @ 0x38 
    /*000009d0*/ BL          IO_READ16
    /*000009d4*/ MOVW        R3, #1130                   @ 0x46a 
    /*000009d8*/ STRH        R0, [R4, R3] 
    /*000009dc*/ LDR         R0, [SP, #52]               @ 0x34 
    /*000009e0*/ BL          IO_READ16
    /*000009e4*/ MOVW        R3, #1132                   @ 0x46c 
    /*000009e8*/ STRH        R0, [R4, R3] 
    /*000009ec*/ LDR         R0, [SP, #48]               @ 0x30 
    /*000009f0*/ BL          IO_READ16
    /*000009f4*/ MOVW        R3, #1134                   @ 0x46e 
    /*000009f8*/ STRH        R0, [R4, R3] 
    /*000009fc*/ LDR         R0, [SP, #44]               @ 0x2c 
    /*00000a00*/ BL          IO_READ16
    /*00000a04*/ ADD         R3, R4, #1136               @ 0x470 
    /*00000a08*/ STRH        R0, [R3] 
    /*00000a0c*/ LDR         R0, [SP, #40]               @ 0x28 
    /*00000a10*/ BL          IO_READ16
    /*00000a14*/ MOVW        R3, #1234                   @ 0x4d2 
    /*00000a18*/ STRH        R0, [R4, R3] 
    /*00000a1c*/ LDR         R0, [SP, #36]               @ 0x24 
    /*00000a20*/ BL          IO_READ16
    /*00000a24*/ MOVW        R3, #1236                   @ 0x4d4 
    /*00000a28*/ STRH        R0, [R4, R3] 
    /*00000a2c*/ LDR         R0, [SP, #32] 
    /*00000a30*/ BL          IO_READ16
    /*00000a34*/ MOVW        R3, #1238                   @ 0x4d6 
    /*00000a38*/ STRH        R0, [R4, R3] 
    /*00000a3c*/ LDR         R0, [SP, #28] 
    /*00000a40*/ BL          IO_READ16
    /*00000a44*/ MOVW        R3, #1240                   @ 0x4d8 
    /*00000a48*/ STRH        R0, [R4, R3] 
    /*00000a4c*/ LDR         R0, [SP, #24] 
    /*00000a50*/ BL          IO_READ16
    /*00000a54*/ MOVW        R3, #1242                   @ 0x4da 
    /*00000a58*/ STRH        R0, [R4, R3] 
    /*00000a5c*/ LDR         R0, [SP, #20] 
    /*00000a60*/ BL          IO_READ16
    /*00000a64*/ MOVW        R3, #1244                   @ 0x4dc 
    /*00000a68*/ STRH        R0, [R4, R3] 
    /*00000a6c*/ LDR         R0, [SP] 
    /*00000a70*/ BL          IO_READ16
    /*00000a74*/ MOVW        R3, #1246                   @ 0x4de 
    /*00000a78*/ STRH        R0, [R4, R3] 
    /*00000a7c*/ LDR         R0, [SP, #8] 
    /*00000a80*/ BL          IO_READ16
    /*00000a84*/ ADD         R3, R4, #1248               @ 0x4e0 
    /*00000a88*/ STRH        R0, [R3] 
    /*00000a8c*/ LDR         R0, [SP, #4] 
    /*00000a90*/ BL          IO_READ16
    /*00000a94*/ MOVW        R3, #1250                   @ 0x4e2 
    /*00000a98*/ STRH        R0, [R4, R3] 
    /*00000a9c*/ LDR         R0, [SP, #12] 
    /*00000aa0*/ BL          IO_READ16
    /*00000aa4*/ MOVW        R3, #1252                   @ 0x4e4 
    /*00000aa8*/ STRH        R0, [R4, R3] 
    /*00000aac*/ LDR         R0, [SP, #16] 
    /*00000ab0*/ BL          IO_READ16
    /*00000ab4*/ UXTB        R0, R0 
    /*00000ab8*/ MOVW        R1, #1092                   @ 0x444 
    /*00000abc*/ ADD         FP, R4, R1 
    /*00000ac0*/ SDIV        R3, R0, R6 
    /*00000ac4*/ MLS         R0, R6, R3, R0 
    /*00000ac8*/ CMP         R7, R0 
    /*00000acc*/ LDR         R0, [SP, #192]              @ 0xc0 
    /*00000ad0*/ ADDLT       R3, R3, #1 
    /*00000ad4*/ STRH        R3, [R4, R1] 
    /*00000ad8*/ BL          IO_READ16
    /*00000adc*/ MOVW        R3, #1090                   @ 0x442 
    /*00000ae0*/ CMP         R6, #1 
    /*00000ae4*/ STRH        R0, [R4, R3] 
    /*00000ae8*/ LDRH        R3, [FP] 
    /*00000aec*/ STR         R0, [R5, #4] 
    /*00000af0*/ STR         R3, [R5] 
    /*00000af4*/ BNE         ISP_AfBeCfgRegs_x3dc
    /*00000af8*/ LDR         R0, [SP, #412]              @ 0x19c 
    /*00000afc*/ BL          IO_READ8
    /*00000b00*/ LDR         FP, [SP, #416]              @ 0x1a0 
    /*00000b04*/ AND         R3, R0, #1 
    /*00000b08*/ STR         R3, [R4, #1020]             @ 0x3fc 
    /*00000b0c*/ ADD         R0, FP, #6016               @ 0x1780 
    /*00000b10*/ ADD         R0, R0, #24 
    /*00000b14*/ BL          IO_READ16
    /*00000b18*/ MOVW        R3, #1196                   @ 0x4ac 
    /*00000b1c*/ STRH        R0, [R4, R3] 
    /*00000b20*/ ADD         R0, FP, #6016               @ 0x1780 
    /*00000b24*/ ADD         R0, R0, #26 
    /*00000b28*/ BL          IO_READ16
    /*00000b2c*/ MOVW        R3, #1198                   @ 0x4ae 
    /*00000b30*/ STRH        R0, [R4, R3] 
    /*00000b34*/ ADD         R0, FP, #6016               @ 0x1780 
    /*00000b38*/ ADD         R0, R0, #30 
    /*00000b3c*/ BL          IO_READ16
    /*00000b40*/ MOVW        R3, #1204                   @ 0x4b4 
    /*00000b44*/ STRH        R0, [R4, R3] 
    /*00000b48*/ ADD         R0, FP, #6016               @ 0x1780 
    /*00000b4c*/ ADD         R0, R0, #28 
    /*00000b50*/ BL          IO_READ16
    /*00000b54*/ MOVW        R3, #1202                   @ 0x4b2 
    /*00000b58*/ STRH        R0, [R4, R3] 
    /*00000b5c*/ B           ISP_AfBeCfgRegs_x3dc
    ISP_AfBeCfgRegs_xb60:
    /*00000b60*/ MOV         R0, #0 
    /*00000b64*/ ADD         SP, SP, #436                @ 0x1b4 
    /*00000b68*/ POP         {R4, R5, R6, R7, R8, R9, SL, FP, PC} 
    /*00000b6c*/ WORD_0b6c: .word 0x00000b58
    /*00000b70*/ WORD_0b70: .word 0x00000000
FUNC_END ISP_AfBeCfgRegs


@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
@ .text.ISP_AfRun
@ Size: 0x88
@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 

FUNC_BEGIN ISP_AfRun
    /*00000000*/ LDR         R3, WORD_0080               @ LDR         R3, [PC, #120]              @ 0x0000000000000080 
    /*00000004*/ MOVW        IP, #4136                   @ 0x1028 
    /*00000008*/ LDR         R1, WORD_0084               @ LDR         R1, [PC, #116]              @ 0x0000000000000084 
    /*0000000c*/ ADD         R3, PC, R3 
    /*00000010*/ PUSH        {R4, R5, R6, R7, R8, LR} 
    /*00000014*/ LDR         LR, [R3, R1] 
    /*00000018*/ MLA         R3, IP, R0, LR 
    /*0000001c*/ LDR         R5, [R3, #3412]             @ 0xd54 
    /*00000020*/ CMP         R5, #0 
    /*00000024*/ BNE         ISP_AfRun_x5c
    /*00000028*/ LDR         R3, [R3, #3516]             @ 0xdbc 
    /*0000002c*/ CMP         R3, #1 
    /*00000030*/ BEQ         ISP_AfRun_x5c
    /*00000034*/ MOVW        R6, #5927                   @ 0x1727 
    /*00000038*/ MOV         R4, R0 
    /*0000003c*/ LSL         R3, R0, #17 
    /*00000040*/ MOV         R7, R2 
    /*00000044*/ MOVT        R6, #16 
    /*00000048*/ ADD         R6, R3, R6 
    /*0000004c*/ MOV         R0, R6 
    /*00000050*/ BL          IO_READ8
    /*00000054*/ CMP         R0, #1 
    /*00000058*/ BEQ         ISP_AfRun_x64
    ISP_AfRun_x5c:
    /*0000005c*/ MOV         R0, #0 
    /*00000060*/ POP         {R4, R5, R6, R7, R8, PC} 
    ISP_AfRun_x64:
    /*00000064*/ MOV         R1, R5 
    /*00000068*/ MOV         R0, R6 
    /*0000006c*/ BL          IO_WRITE8
    /*00000070*/ MOV         R1, R7 
    /*00000074*/ MOV         R0, R4 
    /*00000078*/ BL          ISP_AfBeCfgRegs
    /*0000007c*/ B           ISP_AfRun_x5c
    /*00000080*/ WORD_0080: .word 0x0000006c
    /*00000084*/ WORD_0084: .word 0x00000000
FUNC_END ISP_AfRun


@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
@ .text.ISP_AlgRegisterAf
@ Size: 0xec
@ - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 

FUNC_BEGIN ISP_AlgRegisterAf
    /*00000000*/ LDR         R1, WORD_00c8               @ LDR         R1, [PC, #192]              @ 0x00000000000000c8 
    /*00000004*/ MOVW        R3, #4136                   @ 0x1028 
    /*00000008*/ LDR         R2, WORD_00cc               @ LDR         R2, [PC, #188]              @ 0x00000000000000cc 
    /*0000000c*/ ADD         R1, PC, R1 
    /*00000010*/ MUL         R3, R3, R0 
    /*00000014*/ LDR         R2, [R1, R2] 
    /*00000018*/ ADD         R0, R2, R3 
    /*0000001c*/ LDRB        R0, [R0, #176]              @ 0xb0 
    /*00000020*/ ANDS        R0, R0, #4 
    /*00000024*/ BXEQ        LR 
    /*00000028*/ ADD         R3, R3, #1872               @ 0x750 
    /*0000002c*/ ADD         R3, R3, #4 
    /*00000030*/ ADD         R3, R3, R2 
    /*00000034*/ PUSH        {R4, LR} 
    /*00000038*/ ADD         R2, R3, #1536               @ 0x600 
    /*0000003c*/ B           ISP_AlgRegisterAf_x4c
    ISP_AlgRegisterAf_x40:
    /*00000040*/ ADD         R3, R3, #24 
    /*00000044*/ CMP         R3, R2 
    /*00000048*/ BEQ         ISP_AlgRegisterAf_x98
    ISP_AlgRegisterAf_x4c:
    /*0000004c*/ LDR         R0, [R3] 
    /*00000050*/ CMP         R0, #0 
    /*00000054*/ BNE         ISP_AlgRegisterAf_x40
    /*00000058*/ LDR         R2, WORD_00d0               @ LDR         R2, [PC, #112]              @ 0x00000000000000d0 
    /*0000005c*/ MOV         LR, #1 
    /*00000060*/ STR         LR, [R3, #4] 
    /*00000064*/ LDR         IP, [R1, R2] 
    /*00000068*/ LDR         R2, WORD_00d4               @ LDR         R2, [PC, #100]              @ 0x00000000000000d4 
    /*0000006c*/ STR         IP, [R3, #8] 
    /*00000070*/ LDR         IP, WORD_00d8               @ LDR         IP, [PC, #96]               @ 0x00000000000000d8 
    /*00000074*/ LDR         R4, [R1, R2] 
    /*00000078*/ LDR         R2, WORD_00dc               @ LDR         R2, [PC, #92]               @ 0x00000000000000dc 
    /*0000007c*/ STR         R4, [R3, #12] 
    /*00000080*/ LDR         IP, [R1, IP] 
    /*00000084*/ STR         IP, [R3, #16] 
    /*00000088*/ LDR         R2, [R1, R2] 
    /*0000008c*/ STR         LR, [R3] 
    /*00000090*/ STR         R2, [R3, #20] 
    /*00000094*/ POP         {R4, PC} 
    ISP_AlgRegisterAf_x98:
    /*00000098*/ LDR         R0, WORD_00e0               @ LDR         R0, [PC, #64]               @ 0x00000000000000e0 
    /*0000009c*/ MOVW        R3, #807                    @ 0x327 
    /*000000a0*/ LDR         R2, WORD_00e4               @ LDR         R2, [PC, #60]               @ 0x00000000000000e4 
    /*000000a4*/ LDR         R0, [R1, R0] 
    /*000000a8*/ LDR         R1, WORD_00e8               @ LDR         R1, [PC, #56]               @ 0x00000000000000e8 
    /*000000ac*/ ADD         R2, PC, R2 
    /*000000b0*/ ADD         R1, PC, R1 
    /*000000b4*/ LDR         R0, [R0] 
    /*000000b8*/ BL          fprintf
    /*000000bc*/ MOVW        R0, #32774                  @ 0x8006 
    /*000000c0*/ MOVT        R0, #40988                  @ 0xa01c 
    /*000000c4*/ POP         {R4, PC} 
    /*000000c8*/ WORD_00c8: .word 0x000000b4
    /*000000cc*/ WORD_00cc: .word 0x00000000
    /*000000d0*/ WORD_00d0: .word 0x00000000
    /*000000d4*/ WORD_00d4: .word 0x00000000
    /*000000d8*/ WORD_00d8: .word 0x00000000
    /*000000dc*/ WORD_00dc: .word 0x00000000
    /*000000e0*/ WORD_00e0: .word 0x00000000
    /*000000e4*/ WORD_00e4: .word 0x00000030
    /*000000e8*/ WORD_00e8: .word 0x00000030
FUNC_END ISP_AlgRegisterAf


