<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>S7_SM_alg_server_1_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN">S7_util_ds_buf_0_0_IBUF_OUT</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk200</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk200</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK200.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK200.ASSOCIATED_BUSIF">smc_0:smc_1:smc_2:smc_3:smc_4:smc_5:smc_6:smc_7:smc_8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK200.FREQ_HZ">200000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK200.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK200.CLK_DOMAIN">S7_util_ds_buf_0_0_IBUF_OUT</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK200.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>smc_0</spirit:name>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_0_ACC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_0_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_0_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_0_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_0_Next_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_0_Next_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_0_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>smc_1</spirit:name>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_1_ACC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_1_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_1_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_1_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_1_Next_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_1_Next_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_1_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>smc_2</spirit:name>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_2_ACC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_2_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_2_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_2_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_2_Next_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_2_Next_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_2_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>smc_3</spirit:name>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_3_ACC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_3_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_3_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_3_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_3_Next_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_3_Next_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_3_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>smc_4</spirit:name>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_4_ACC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_4_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_4_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_4_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_4_Next_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_4_Next_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_4_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>smc_5</spirit:name>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_5_ACC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_5_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_5_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_5_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_5_Next_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_5_Next_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_5_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>smc_6</spirit:name>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_6_ACC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_6_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_6_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_6_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_6_Next_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_6_Next_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_6_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>smc_7</spirit:name>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_7_ACC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_7_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_7_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_7_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_7_Next_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_7_Next_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_7_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>smc_8</spirit:name>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_8_ACC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_8_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_8_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_8_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_8_Next_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_8_Next_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_8_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>smc_9</spirit:name>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_9_ACC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_9_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_9_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_9_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_9_Next_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_9_Next_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_9_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>SM_alg_server</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Apr 19 09:47:03 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d51cd0f1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d51cd0f1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>S7_SM_alg_server_1_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Apr 19 09:47:08 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d51cd0f1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>SM_alg_server</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Apr 19 09:47:03 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1aef57d4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>S7_SM_alg_server_1_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Apr 19 09:47:08 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1aef57d4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Apr 19 09:47:49 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d51cd0f1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk200</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_0_ACC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_0_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">4194303</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_0_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_0_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_0_Next_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_0_Next_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_0_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_1_ACC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_1_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">4194303</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_1_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_1_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_1_Next_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_1_Next_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_1_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_2_ACC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_2_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">4194303</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_2_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_2_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_2_Next_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_2_Next_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_2_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_3_ACC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_3_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">4194303</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_3_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_3_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_3_Next_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_3_Next_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_3_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_4_ACC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_4_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">4194303</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_4_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_4_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_4_Next_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_4_Next_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_4_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_5_ACC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_5_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">4194303</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_5_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_5_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_5_Next_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_5_Next_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_5_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_6_ACC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_6_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">4194303</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_6_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_6_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_6_Next_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_6_Next_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_6_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_7_ACC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_7_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">4194303</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_7_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_7_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_7_Next_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_7_Next_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_7_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_8_ACC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_8_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">4194303</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_8_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_8_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_8_Next_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_8_Next_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_8_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_9_ACC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_9_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">4194303</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_9_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_9_req</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_9_Next_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_9_Next_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_9_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/div_s50_s36_lat34/div_s50_s36_lat34.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/mult_s22_10995/mult_s22_10995.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/mult_s36_u43_lat7/mult_s36_u43_lat7.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/mult_u22_fclk/mult_u22_fclk.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/mult_u22_u22/mult_u22_u22.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/SM_req_fifo/SM_req_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/add_s36_fclk_lat3/add_s36_fclk_lat3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3923/SM_alg_server.srcs/sources_1/new/next_ec_engine.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3923/SM_alg_server.srcs/sources_1/new/SM_alg_server.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/S7_SM_alg_server_1_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/div_s50_s36_lat34/div_s50_s36_lat34.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/mult_s22_10995/mult_s22_10995.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/mult_s36_u43_lat7/mult_s36_u43_lat7.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/mult_u22_fclk/mult_u22_fclk.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/mult_u22_u22/mult_u22_u22.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/SM_req_fifo/SM_req_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/SM_status_fifo/SM_status_fifo.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_alg_server.srcs/sources_1/ip/add_s36_fclk_lat3/add_s36_fclk_lat3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3923/SM_alg_server.srcs/sources_1/new/next_ec_engine.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/3923/SM_alg_server.srcs/sources_1/new/SM_alg_server.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/S7_SM_alg_server_1_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>S7_SM_alg_server_1_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>S7_SM_alg_server_1_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>S7_SM_alg_server_1_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>S7_SM_alg_server_1_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>S7_SM_alg_server_1_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>SM_alg_server_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">S7_SM_alg_server_1_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>SM_alg_server_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7578f804_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db4c26c_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae0d0fd_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6632b279_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425c1577_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a1ab61_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a843b10_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524f3740_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0b50fb_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43714f3e_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274fa3c2_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@517166ee_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26294bde_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673f93e0_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593dc02_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7754d3_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21152ce1_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aba74c0_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7c5581_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4670e84a_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb06da2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ac1a6b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381602c2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464278_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81a4538_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1832f138_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8e3b12_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5b6a3_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65dc3c32_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6addb45a_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b92e4e6_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1199e3_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf0b964_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9ca62b_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b0dca8_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c226c0_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_3/repo/sm_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf36ccd_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14f6ab6d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f96ae60_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a57f876_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5840807e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577fbc9b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33400372_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6becaf_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607e5d60_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0a9738_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620357c5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426e12e6_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6674e45e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@645938eb_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c9a60d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249dbd72_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4fde1f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710529bc_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c22caa8_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9514f5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d4b74f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1e71dd_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8af4d2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efb0e2a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c84bb1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d87d0d2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c103c1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f48708_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1343c8_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587a64e8_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474ea1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f1ac7e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eed1856_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae80e1a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2537722e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8155c5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b1c214_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be74cb8_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac07b05_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0d28b3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5bde43_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f7a4be_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4d8b45_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544913e8_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbdb396_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4579dde3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5d57fc_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52fb156f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a58438_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2118822d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8b13e6_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c71c31_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acb6a94_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c633fa_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bbe58a9_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@905d03_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ca16f6_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fce2e41_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e526cc7_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a83df2b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1acfdf_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70fb2755_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb512_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70031e1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64935b8_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20ad477b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4425a6_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45fffce9_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f7acdc_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d617352_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753b0497_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a79609_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224df47d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efdc60d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10914012_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491ec14c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ab520b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f20f7a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7018f6fc_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19088767_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7855ac75_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202400d0_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507693c7_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780963b1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150afc18_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c35c0c7_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3101666e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8b8fb0_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b684da_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae50f93_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560e1e8b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d9b5beb_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b98a37c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d8784d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44db9305_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b42128b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620d932_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a0217ba_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0a8b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4948404b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@151967ab_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4d656c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@abd60e1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1301a95_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3e6af_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca05180_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5010f14a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791cf266_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191deabb_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b41d696_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100cd611_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4650de93_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3be475_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43813ee1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3896b992_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167454bb_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26504123_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24b97a8a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bb4591_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5160725b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b05b8fa_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@505a5c5c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140e552c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e29a774_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2444e138_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665f3856_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3b8042_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c94e9c3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a102ec9_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fcd5ac_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699c5311_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d127d34_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efbd013_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c2d3a4_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad10e29_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240fbda_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f891bf_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/SM_alg_server</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK200.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK200.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK200.PHASE" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9ddc89b9"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3db79876"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="b154b3ff"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7d3bf3b6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
