

================================================================
== Vivado HLS Report for 'operator_double_div5'
================================================================
* Date:           Wed Aug 22 14:45:33 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       my_version
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    41.410|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                        |                |  Latency  |  Interval | Pipeline|
        |                Instance                |     Module     | min | max | min | max |   Type  |
        +----------------------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_145               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_152               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_158               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_164               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_170               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_176               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_182               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div5_chunk_fu_188               |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_14_i_i_lut_div5_chunk_fu_194  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_15_i_i_lut_div5_chunk_fu_200  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        |call_ret4_16_i_i_lut_div5_chunk_fu_206  |lut_div5_chunk  |    0|    0|    0|    0|   none  |
        +----------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     709|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|   18018|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     177|
|Register         |        -|      -|     186|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     186|   18904|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      18|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------+----------------+---------+-------+---+------+
    |                Instance                |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +----------------------------------------+----------------+---------+-------+---+------+
    |grp_lut_div5_chunk_fu_145               |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_152               |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_158               |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_164               |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_170               |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_176               |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_182               |lut_div5_chunk  |        0|      0|  0|  1638|
    |grp_lut_div5_chunk_fu_188               |lut_div5_chunk  |        0|      0|  0|  1638|
    |call_ret4_14_i_i_lut_div5_chunk_fu_194  |lut_div5_chunk  |        0|      0|  0|  1638|
    |call_ret4_15_i_i_lut_div5_chunk_fu_200  |lut_div5_chunk  |        0|      0|  0|  1638|
    |call_ret4_16_i_i_lut_div5_chunk_fu_206  |lut_div5_chunk  |        0|      0|  0|  1638|
    +----------------------------------------+----------------+---------+-------+---+------+
    |Total                                   |                |        0|      0|  0| 18018|
    +----------------------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |shift_V_1_fu_408_p2          |     +    |      0|  0|   18|           2|          11|
    |xf_V_fu_520_p2               |     +    |      0|  0|   63|           2|          56|
    |new_exp_V_1_fu_346_p2        |     -    |      0|  0|   18|          11|          11|
    |shift_V_fu_402_p2            |     -    |      0|  0|   18|           1|          11|
    |sel_tmp4_fu_426_p2           |    and   |      0|  0|    6|           1|           1|
    |sel_tmp8_fu_454_p2           |    and   |      0|  0|    6|           1|           1|
    |icmp4_fu_396_p2              |   icmp   |      0|  0|   13|          10|           1|
    |icmp_fu_320_p2               |   icmp   |      0|  0|    8|           2|           1|
    |tmp_1_fu_334_p2              |   icmp   |      0|  0|   13|          11|           2|
    |tmp_2_fu_340_p2              |   icmp   |      0|  0|   13|          11|          11|
    |tmp_4_fu_374_p2              |   icmp   |      0|  0|   13|          11|           1|
    |tmp_5_fu_380_p2              |   icmp   |      0|  0|   13|          11|          11|
    |r_V_3_fu_496_p2              |   lshr   |      0|  0|  160|          53|          53|
    |sel_tmp3_demorgan_fu_414_p2  |    or    |      0|  0|    6|           1|           1|
    |tmp_7_fu_360_p2              |    or    |      0|  0|    6|           1|           1|
    |p_Repl2_1_fu_366_p3          |  select  |      0|  0|   11|           1|          11|
    |p_new_exp_V_1_fu_352_p3      |  select  |      0|  0|    2|           1|           2|
    |shift_V_2_fu_432_p3          |  select  |      0|  0|   11|           1|          11|
    |shift_V_3_fu_440_p3          |  select  |      0|  0|   11|           1|           1|
    |shift_V_4_fu_460_p3          |  select  |      0|  0|   11|           1|          11|
    |shift_V_cast_cast_fu_326_p3  |  select  |      0|  0|    2|           1|           2|
    |xf_V_1_fu_476_p3             |  select  |      0|  0|   53|           1|          53|
    |xf_V_3_fu_512_p3             |  select  |      0|  0|   56|           1|          56|
    |r_V_4_fu_506_p2              |    shl   |      0|  0|  166|          56|          56|
    |sel_tmp3_fu_420_p2           |    xor   |      0|  0|    6|           1|           2|
    |sel_tmp7_fu_448_p2           |    xor   |      0|  0|    6|           1|           2|
    +-----------------------------+----------+-------+---+-----+------------+------------+
    |Total                        |          |      0|  0|  709|         195|         380|
    +-----------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  15|          3|    1|          3|
    |ap_phi_mux_p_Repl2_s_phi_fu_139_p4  |   9|          2|   52|        104|
    |ap_return                           |   9|          2|   64|        128|
    |grp_lut_div5_chunk_fu_145_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_145_r_in_V    |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_152_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_158_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_164_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_170_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_176_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_182_d_V       |  15|          3|    3|          9|
    |grp_lut_div5_chunk_fu_188_d_V       |  15|          3|    3|          9|
    |p_Repl2_s_reg_136                   |   9|          2|   52|        104|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 177|         36|  196|        420|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   2|   0|    2|          0|
    |ap_return_preg                |  64|   0|   64|          0|
    |p_Repl2_1_reg_812             |  11|   0|   11|          0|
    |p_Repl2_2_reg_798             |   1|   0|    1|          0|
    |p_Repl2_s_reg_136             |  52|   0|   52|          0|
    |p_Result_22_10_i_i_reg_872    |   3|   0|    3|          0|
    |p_Result_22_11_i_i_reg_877    |   3|   0|    3|          0|
    |p_Result_22_12_i_i_reg_882    |   3|   0|    3|          0|
    |p_Result_22_13_i_i_reg_887    |   3|   0|    3|          0|
    |p_Result_22_14_i_i_reg_892    |   3|   0|    3|          0|
    |p_Result_22_15_i_i_reg_897    |   3|   0|    3|          0|
    |p_Result_22_7_i_i_reg_852     |   3|   0|    3|          0|
    |p_Result_22_8_i_i_reg_857     |   3|   0|    3|          0|
    |p_Result_22_9_i_i_reg_862     |   3|   0|    3|          0|
    |p_Result_22_i_i_10_reg_867    |   3|   0|    3|          0|
    |q_chunk_V_ret2_1_i_i_reg_817  |   3|   0|    3|          0|
    |q_chunk_V_ret2_2_i_i_reg_822  |   3|   0|    3|          0|
    |q_chunk_V_ret2_3_i_i_reg_827  |   3|   0|    3|          0|
    |q_chunk_V_ret2_4_i_i_reg_832  |   3|   0|    3|          0|
    |q_chunk_V_ret2_5_i_i_reg_837  |   3|   0|    3|          0|
    |q_chunk_V_ret2_6_i_i_reg_842  |   3|   0|    3|          0|
    |r_V_ret3_6_i_i_reg_847        |   3|   0|    3|          0|
    |tmp_10_reg_907                |   1|   0|    1|          0|
    |tmp_1_reg_808                 |   1|   0|    1|          0|
    |tmp_9_reg_902                 |   3|   0|    3|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 186|   0|  186|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div5 | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

