
*** Running vivado
    with args -log WRAPPER.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source WRAPPER.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source WRAPPER.tcl -notrace
Command: synth_design -top WRAPPER -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9176
WARNING: [Synth 8-2507] parameter declaration becomes local in CELL with formal parameter declaration list [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/cell.v:12]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 998.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'WRAPPER' [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/wrapper.v:4]
INFO: [Synth 8-6157] synthesizing module 'MATRIX' [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/matrix.v:3]
	Parameter DLY bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CELL' [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/cell.v:7]
	Parameter S_0 bound to: 0 - type: integer 
	Parameter DLY bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IS_2' [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/is_2.v:3]
	Parameter DLY bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IS_2' (1#1) [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/is_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'IS_3' [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/is_3.v:3]
	Parameter DLY bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IS_3' (2#1) [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/is_3.v:3]
INFO: [Synth 8-6157] synthesizing module 'DFF' [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/lib/dff.v:4]
	Parameter W bound to: 1 - type: integer 
	Parameter INITVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DFF' (3#1) [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/lib/dff.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/cell.v:26]
INFO: [Synth 8-6155] done synthesizing module 'CELL' (4#1) [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/cell.v:7]
INFO: [Synth 8-6155] done synthesizing module 'MATRIX' (5#1) [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/matrix.v:3]
WARNING: [Synth 8-567] referenced signal 'divider' should be on the sensitivity list [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/wrapper.v:48]
WARNING: [Synth 8-567] referenced signal 'matrix_clk' should be on the sensitivity list [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/wrapper.v:48]
INFO: [Synth 8-6155] done synthesizing module 'WRAPPER' (6#1) [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/wrapper.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 998.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 998.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 998.375 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 998.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado_project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc]
WARNING: [Vivado 12-4379] -period contains time 1953125.000000 which cannot be represented in single precision floating point without rounding by more than 1 picosecond [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado_project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:9]
WARNING: [Vivado 12-4379] -waveform contains time 976562.000000 which cannot be represented in single precision floating point without rounding by more than 1 picosecond [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado_project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:9]
Finished Parsing XDC File [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado_project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado_project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/WRAPPER_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/WRAPPER_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 998.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 998.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 998.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 998.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 998.375 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'matrix_clk_reg' [C:/Users/aoleary/Documents/GitHub/game-of-life/verilog/wrapper.v:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 998.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	  28 Input      1 Bit         XORs := 64    
	  56 Input      1 Bit         XORs := 64    
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 72    
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 82    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 998.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-681] value '1953125000.0ps' out of range, cropping to '214748368.0ps' [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado_project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:9]
WARNING: [Synth 8-681] value '976562000.0ps' out of range, cropping to '214748368.0ps' [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado_project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:9]
WARNING: [Synth 8-681] value '1953125000.0ps' out of range, cropping to '214748368.0ps' [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado_project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:9]
WARNING: [Synth 8-681] value '976562000.0ps' out of range, cropping to '214748368.0ps' [C:/Users/aoleary/Documents/GitHub/game-of-life/vivado_project/game_of_life.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Master.xdc:9]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 998.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 998.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1011.094 ; gain = 12.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1016.926 ; gain = 18.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1016.926 ; gain = 18.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1016.926 ; gain = 18.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1016.926 ; gain = 18.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1016.926 ; gain = 18.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1016.926 ; gain = 18.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |    14|
|4     |LUT4 |     2|
|5     |LUT5 |    20|
|6     |FDCE |    20|
|7     |FDPE |    12|
|8     |LDC  |    12|
|9     |IBUF |     2|
|10    |OBUF |    16|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1016.926 ; gain = 18.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1016.926 ; gain = 18.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1016.926 ; gain = 18.551
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LDC => LDCE: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1028.977 ; gain = 30.602
INFO: [Common 17-1381] The checkpoint 'C:/Users/aoleary/Documents/GitHub/game-of-life/vivado_project/game_of_life.runs/synth_1/WRAPPER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file WRAPPER_utilization_synth.rpt -pb WRAPPER_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 14 00:29:39 2020...
