command: riscv32-unknown-elf-gcc   -I/nc/templates/mgmt_core_wrapper/verilog/dv/firmware -I/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs -I/nc/templates/mgmt_core_wrapper/verilog/dv/generated  -I/nc/templates/mgmt_core_wrapper/verilog/dv/ -I/nc/templates/mgmt_core_wrapper/verilog/common -I/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/hw -I/workspace/verilog/dv/cocotb -I/nc/ip/CF_SPI/v2.0.1/fw -I/nc/ip/CF_IP_UTIL/v1.0.0/fw -I/nc/ip/EF_I2C/v1.1.0/fw -I/nc/ip/EF_IP_UTIL/v1.0.0/fw -I/nc/ip/EF_GPIO8/v1.1.0/fw -O2 -g -march=rv32i_zicsr -mabi=ilp32 -D__vexriscv__ -ffreestanding -nostdlib -Wl,-Bstatic,-T,/workspace/verilog/dv/cocotb/sim/mp_test/RTL-basic_test/linker_script.lds,--strip-debug  -o /workspace/verilog/dv/cocotb/sim/hex_files//basic_test.elf /nc/templates/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S /nc/templates/mgmt_core_wrapper/verilog/dv/firmware/isr.c /nc/templates/mgmt_core_wrapper/verilog/dv/firmware/simple_system_common.c /workspace/ip/CF_SPI/fw/CF_SPI.c /workspace/verilog/dv/cocotb/basic_test/basic_test.c -lgcc && riscv32-unknown-elf-objdump -d -S /workspace/verilog/dv/cocotb/sim/hex_files//basic_test.elf > /workspace/verilog/dv/cocotb/sim/hex_files//basic_test.lst  && riscv32-unknown-elf-objcopy -O verilog /workspace/verilog/dv/cocotb/sim/hex_files//basic_test.elf /workspace/verilog/dv/cocotb/sim/hex_files//basic_test.hex  && sed -ie "s/@10/@00/g" /workspace/verilog/dv/cocotb/sim/hex_files//basic_test.hex

In file included from /nc/templates/mgmt_core_wrapper/verilog/dv/firmware/isr.c:8:
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/defs.h:273: warning: "reg_debug_2" redefined
  273 | #define reg_debug_2 (*(volatile unsigned int*)(USER_SPACE_ADDR + USER_SPACE_SIZE))
      | 
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/defs.h:147: note: this is the location of the previous definition
  147 | #define reg_debug_2 (*(volatile uint32_t*)0x300FFFFC)
      | 
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/defs.h:274: warning: "reg_debug_1" redefined
  274 | #define reg_debug_1 (*(volatile unsigned int*)(USER_SPACE_ADDR + USER_SPACE_SIZE - 4))
      | 
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/defs.h:146: note: this is the location of the previous definition
  146 | #define reg_debug_1 (*(volatile uint32_t*)0x300FFFF8)
      | 
In file included from /nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/firmware_apis.h:12,
                 from /workspace/verilog/dv/cocotb/basic_test/basic_test.c:1:
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/defs.h:273: warning: "reg_debug_2" redefined
  273 | #define reg_debug_2 (*(volatile unsigned int*)(USER_SPACE_ADDR + USER_SPACE_SIZE))
      | 
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/defs.h:147: note: this is the location of the previous definition
  147 | #define reg_debug_2 (*(volatile uint32_t*)0x300FFFFC)
      | 
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/defs.h:274: warning: "reg_debug_1" redefined
  274 | #define reg_debug_1 (*(volatile unsigned int*)(USER_SPACE_ADDR + USER_SPACE_SIZE - 4))
      | 
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/defs.h:146: note: this is the location of the previous definition
  146 | #define reg_debug_1 (*(volatile uint32_t*)0x300FFFF8)
      | 
In file included from /nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/firmware_apis.h:18:
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/gpios.h: In function 'GPIOs_writeLowHigh':
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/gpios.h:204:27: warning: left shift count >= width of type [-Wshift-count-overflow]
  204 |     reg_mprj_datah = data <<32;
      |                           ^~
In file included from /nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/firmware_apis.h:19:
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/timer0.h: In function 'timer0_configureOneShot':
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/timer0.h:22:9: warning: implicit declaration of function 'timer0_enable'; did you mean 'timer0_en_write'? [-Wimplicit-function-declaration]
   22 |         timer0_enable(0); // disable
      |         ^~~~~~~~~~~~~
      |         timer0_en_write
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/timer0.h: At top level:
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/timer0.h:45:6: warning: conflicting types for 'timer0_enable'; have 'void(_Bool)'
   45 | void timer0_enable(bool is_enable){
      |      ^~~~~~~~~~~~~
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/timer0.h:22:9: note: previous implicit declaration of 'timer0_enable' with type 'void(_Bool)'
   22 |         timer0_enable(0); // disable
      |         ^~~~~~~~~~~~~
In file included from /nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/firmware_apis.h:20:
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/mgmt_gpio.h: In function 'ManagmentGpio_inputEnable':
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/mgmt_gpio.h:30:5: warning: implicit declaration of function 'dummyDelay' [-Wimplicit-function-declaration]
   30 |     dummyDelay(1);
      |     ^~~~~~~~~~
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/firmware_apis.h: At top level:
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/firmware_apis.h:97:6: warning: conflicting types for 'dummyDelay'; have 'void(int)'
   97 | void dummyDelay(int num){
      |      ^~~~~~~~~~
/nc/templates/mgmt_core_wrapper/verilog/dv/firmware/APIs/mgmt_gpio.h:30:5: note: previous implicit declaration of 'dummyDelay' with type 'void(int)'
   30 |     dummyDelay(1);
      |     ^~~~~~~~~~
Pass: hex generation