# do tb_hal_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/james/Programas/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/james/Documents/UFMG/oc2/TP2/tb_hal_1 {/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:24 on Oct 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/james/Documents/UFMG/oc2/TP2/tb_hal_1" /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v 
# -- Compiling module tb_hal_1
# 
# Top level modules:
# 	tb_hal_1
# End time: 20:39:24 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/james/Documents/UFMG/oc2/TP2/tb_hal_1 {/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/register_bank.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:24 on Oct 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/james/Documents/UFMG/oc2/TP2/tb_hal_1" /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/register_bank.v 
# -- Compiling module register_bank
# 
# Top level modules:
# 	register_bank
# End time: 20:39:24 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/james/Documents/UFMG/oc2/TP2/tb_hal_1 {/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:24 on Oct 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/james/Documents/UFMG/oc2/TP2/tb_hal_1" /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 20:39:24 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/james/Documents/UFMG/oc2/TP2/tb_hal_1 {/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:39:24 on Oct 12,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/james/Documents/UFMG/oc2/TP2/tb_hal_1" /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v 
# -- Compiling module hal_1
# ** Error: /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v(20): (vlog-2730) Undefined variable: 'key_3'.
# ** Error (suppressible): /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v(37): (vlog-2388) 'key_3' already declared in this scope (hal_1).
# -- Compiling module bcd_7seg
# -- Compiling module debouncer
# -- Compiling module control
# End time: 20:39:24 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/james/Programas/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./tb_hal_1_run_msim_rtl_verilog.do line 11
# /home/james/Programas/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+/home/james/Documents/UFMG/oc2/TP2/tb_hal_1 {/home/james/Documents/UFMG/oc2/TP2/tb_hal_1/hal_1.v}"
vsim work.alu work.bcd_7seg work.control work.debouncer work.register_bank work.tb_hal_1
# vsim work.alu work.bcd_7seg work.control work.debouncer work.register_bank work.tb_hal_1 
# Start time: 20:39:32 on Oct 12,2017
# Loading work.alu
# Loading work.bcd_7seg
# Loading work.control
# Loading work.debouncer
# Loading work.register_bank
# Loading work.tb_hal_1
# ** Error: (vsim-3033) /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v(23): Instantiation of 'hal_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_hal_1 File: /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v
#         Searched libraries:
#             /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/simulation/modelsim/rtl_work
# Error loading design
vsim work.alu work.bcd_7seg work.control work.debouncer work.register_bank work.tb_hal_1
# End time: 20:39:32 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# vsim work.alu work.bcd_7seg work.control work.debouncer work.register_bank work.tb_hal_1 
# Start time: 20:39:32 on Oct 12,2017
# Loading work.alu
# Loading work.bcd_7seg
# Loading work.control
# Loading work.debouncer
# Loading work.register_bank
# Loading work.tb_hal_1
# ** Error: (vsim-3033) /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v(23): Instantiation of 'hal_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_hal_1 File: /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v
#         Searched libraries:
#             /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/simulation/modelsim/rtl_work
# Error loading design
vsim work.alu work.bcd_7seg work.control work.debouncer work.register_bank work.tb_hal_1
# End time: 20:39:32 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# vsim work.alu work.bcd_7seg work.control work.debouncer work.register_bank work.tb_hal_1 
# Start time: 20:39:32 on Oct 12,2017
# Loading work.alu
# Loading work.bcd_7seg
# Loading work.control
# Loading work.debouncer
# Loading work.register_bank
# Loading work.tb_hal_1
# ** Error: (vsim-3033) /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v(23): Instantiation of 'hal_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_hal_1 File: /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v
#         Searched libraries:
#             /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/simulation/modelsim/rtl_work
# Error loading design
vsim work.alu work.bcd_7seg work.control work.debouncer work.register_bank work.tb_hal_1
# End time: 20:39:33 on Oct 12,2017, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# vsim work.alu work.bcd_7seg work.control work.debouncer work.register_bank work.tb_hal_1 
# Start time: 20:39:33 on Oct 12,2017
# Loading work.alu
# Loading work.bcd_7seg
# Loading work.control
# Loading work.debouncer
# Loading work.register_bank
# Loading work.tb_hal_1
# ** Error: (vsim-3033) /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v(23): Instantiation of 'hal_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_hal_1 File: /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v
#         Searched libraries:
#             /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/simulation/modelsim/rtl_work
# Error loading design
vsim work.alu work.bcd_7seg work.control work.debouncer work.register_bank work.tb_hal_1
# End time: 20:39:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# vsim work.alu work.bcd_7seg work.control work.debouncer work.register_bank work.tb_hal_1 
# Start time: 20:39:33 on Oct 12,2017
# Loading work.alu
# Loading work.bcd_7seg
# Loading work.control
# Loading work.debouncer
# Loading work.register_bank
# Loading work.tb_hal_1
# ** Error: (vsim-3033) /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v(23): Instantiation of 'hal_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_hal_1 File: /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v
#         Searched libraries:
#             /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/simulation/modelsim/rtl_work
# Error loading design
vsim work.alu work.bcd_7seg work.control work.debouncer work.register_bank work.tb_hal_1
# End time: 20:39:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# vsim work.alu work.bcd_7seg work.control work.debouncer work.register_bank work.tb_hal_1 
# Start time: 20:39:33 on Oct 12,2017
# Loading work.alu
# Loading work.bcd_7seg
# Loading work.control
# Loading work.debouncer
# Loading work.register_bank
# Loading work.tb_hal_1
# ** Error: (vsim-3033) /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v(23): Instantiation of 'hal_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_hal_1 File: /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/tb_hal_1.v
#         Searched libraries:
#             /home/james/Documents/UFMG/oc2/TP2/tb_hal_1/simulation/modelsim/rtl_work
# Error loading design
# End time: 20:39:33 on Oct 12,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
