
---------- Begin Simulation Statistics ----------
final_tick                                27855521000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46631                       # Simulator instruction rate (inst/s)
host_mem_usage                                 844220                       # Number of bytes of host memory used
host_op_rate                                    88716                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   643.34                       # Real time elapsed on the host
host_tick_rate                               43298026                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      57074778                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.027856                       # Number of seconds simulated
sim_ticks                                 27855521000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  35491395                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 22428152                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      57074778                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.857035                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.857035                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2514635                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2007558                       # number of floating regfile writes
system.cpu.idleCycles                         4967972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               832367                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  7548494                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.409633                       # Inst execution rate
system.cpu.iew.exec_refs                     18896117                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    7638823                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3876906                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              12273456                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               6422                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             62754                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              8385477                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            85995311                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              11257294                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1244757                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              78532107                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  17046                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1386684                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 775437                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1399266                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          14599                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       597996                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         234371                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  81938564                       # num instructions consuming a value
system.cpu.iew.wb_count                      76999623                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.649770                       # average fanout of values written-back
system.cpu.iew.wb_producers                  53241232                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.382125                       # insts written-back per cycle
system.cpu.iew.wb_sent                       78113407                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                112278980                       # number of integer regfile reads
system.cpu.int_regfile_writes                59087169                       # number of integer regfile writes
system.cpu.ipc                               0.538493                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.538493                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1975170      2.48%      2.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              58136080     72.87%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                49234      0.06%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11287      0.01%     75.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               44970      0.06%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6449      0.01%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                73940      0.09%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   30      0.00%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                36788      0.05%     75.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              131088      0.16%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4104      0.01%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             105      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             554      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              67      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            167      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9795551     12.28%     88.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5824728      7.30%     95.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1726694      2.16%     97.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1959678      2.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               79776864                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4520247                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             8551966                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3952381                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7325504                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1631125                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020446                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  756363     46.37%     46.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     46.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     46.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     46.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     46.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     46.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     46.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     46.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     46.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     46.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     46.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     13      0.00%     46.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     46.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2508      0.15%     46.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     46.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    354      0.02%     46.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   208      0.01%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   72      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     46.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 108089      6.63%     53.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                273024     16.74%     69.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            416247     25.52%     95.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            74233      4.55%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               74912572                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          203490741                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     73047242                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         107604183                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   85972425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  79776864                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               22886                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        28920451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            114783                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          14005                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     26272839                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      50743071                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.572173                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.244954                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            28871996     56.90%     56.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3947540      7.78%     64.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3741845      7.37%     72.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3500681      6.90%     78.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3421846      6.74%     85.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2554506      5.03%     90.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2415661      4.76%     95.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1422257      2.80%     98.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              866739      1.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        50743071                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.431976                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            579623                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           840175                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             12273456                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8385477                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                36348280                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         55711043                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          433532                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   228                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        90979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        190150                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3603                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1297019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1040                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2596390                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1041                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                10191310                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7680403                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            823278                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4618168                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3916097                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             84.797630                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  558030                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1203                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          650881                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             163152                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           487729                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       114096                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        27647409                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            8881                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            693573                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     46727497                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.221439                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.234496                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        30543867     65.37%     65.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4603749      9.85%     75.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2341506      5.01%     80.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3362774      7.20%     87.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1415789      3.03%     90.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          712727      1.53%     91.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          530074      1.13%     93.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          443628      0.95%     94.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2773383      5.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     46727497                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               57074778                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    11951795                       # Number of memory references committed
system.cpu.commit.loads                       7407322                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        5668                       # Number of memory barriers committed
system.cpu.commit.branches                    6256849                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     942648                       # Number of committed floating point instructions.
system.cpu.commit.integer                    56281250                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                384261                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       542628      0.95%      0.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     44264785     77.56%     78.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        47135      0.08%     78.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        10742      0.02%     78.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        35556      0.06%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         5216      0.01%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        57941      0.10%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     78.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        33024      0.06%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       123394      0.22%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1757      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           76      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          403      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           31      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           91      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      7196387     12.61%     91.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      4107835      7.20%     98.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       210935      0.37%     99.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       436638      0.77%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     57074778                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2773383                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     14228158                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14228158                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     14625917                       # number of overall hits
system.cpu.dcache.overall_hits::total        14625917                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       436708                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         436708                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       442899                       # number of overall misses
system.cpu.dcache.overall_misses::total        442899                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11061408988                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11061408988                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11061408988                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11061408988                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     14664866                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14664866                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15068816                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15068816                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029779                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029779                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029392                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029392                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25329.073404                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25329.073404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24975.014592                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24975.014592                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        61967                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          422                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2221                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.900495                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.333333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       212452                       # number of writebacks
system.cpu.dcache.writebacks::total            212452                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       136004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       136004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       136004                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       136004                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       300704                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       300704                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       304843                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       304843                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7436768489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7436768489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7540712989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7540712989                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020505                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020505                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020230                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020230                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24731.192432                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24731.192432                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24736.382298                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24736.382298                       # average overall mshr miss latency
system.cpu.dcache.replacements                 303582                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      9762048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9762048                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       357445                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        357445                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7489588500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7489588500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10119493                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10119493                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20953.121459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20953.121459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       133091                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       133091                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       224354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       224354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3999311000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3999311000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022170                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022170                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17825.895683                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17825.895683                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4466110                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4466110                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        79263                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79263                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3571820488                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3571820488                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4545373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45062.898048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45062.898048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2913                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2913                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        76350                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76350                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3437457489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3437457489                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45022.363969                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45022.363969                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       397759                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        397759                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6191                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6191                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       403950                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       403950                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.015326                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.015326                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4139                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4139                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    103944500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    103944500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010246                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010246                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25113.433196                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25113.433196                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.395280                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14931475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            304094                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.101511                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.395280                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998819                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998819                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30441726                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30441726                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 24347055                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              11262255                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  13582067                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                776257                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 775437                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3826777                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                135434                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               92457077                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                590854                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    11266120                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7640769                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         63178                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         33707                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           26023498                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       50743326                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    10191310                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4637279                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      23775055                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1816770                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        165                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 4110                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         31115                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          731                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   7937503                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                456718                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           50743071                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.948141                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.162279                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 34827766     68.64%     68.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   692415      1.36%     70.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1162692      2.29%     72.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1033255      2.04%     74.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1205861      2.38%     76.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1204099      2.37%     79.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1064428      2.10%     81.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   913839      1.80%     82.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  8638716     17.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             50743071                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.182932                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.910831                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      6869246                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6869246                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6869246                       # number of overall hits
system.cpu.icache.overall_hits::total         6869246                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1068245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1068245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1068245                       # number of overall misses
system.cpu.icache.overall_misses::total       1068245                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  16268770973                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  16268770973                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  16268770973                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  16268770973                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7937491                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7937491                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7937491                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7937491                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.134582                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.134582                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.134582                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.134582                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15229.437978                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15229.437978                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15229.437978                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15229.437978                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12322                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               625                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.715200                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       993375                       # number of writebacks
system.cpu.icache.writebacks::total            993375                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        73655                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        73655                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        73655                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        73655                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       994590                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       994590                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       994590                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       994590                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14398332479                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14398332479                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14398332479                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14398332479                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.125303                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.125303                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.125303                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.125303                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14476.651162                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14476.651162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14476.651162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14476.651162                       # average overall mshr miss latency
system.cpu.icache.replacements                 993375                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6869246                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6869246                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1068245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1068245                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  16268770973                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  16268770973                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7937491                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7937491                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.134582                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.134582                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15229.437978                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15229.437978                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        73655                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        73655                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       994590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       994590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14398332479                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14398332479                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.125303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.125303                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14476.651162                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14476.651162                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.122270                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7863835                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            994589                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.906618                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.122270                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998286                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998286                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          270                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16869571                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16869571                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7944441                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        108048                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      690760                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4866128                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 5105                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               14599                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                3840993                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                23667                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1642                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  27855521000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 775437                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 24917285                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6011434                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5400                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  13661229                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               5372286                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               89784829                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 44835                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 389764                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  59386                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                4811989                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            96566287                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   220662241                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                132161446                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2693715                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63900064                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 32666129                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     127                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  99                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3234345                       # count of insts added to the skid buffer
system.cpu.rob.reads                        127773139                       # The number of ROB reads
system.cpu.rob.writes                       173477624                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   57074778                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               956770                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               241962                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1198732                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              956770                       # number of overall hits
system.l2.overall_hits::.cpu.data              241962                       # number of overall hits
system.l2.overall_hits::total                 1198732                       # number of overall hits
system.l2.demand_misses::.cpu.inst              37040                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              62133                       # number of demand (read+write) misses
system.l2.demand_misses::total                  99173                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             37040                       # number of overall misses
system.l2.overall_misses::.cpu.data             62133                       # number of overall misses
system.l2.overall_misses::total                 99173                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   2772333000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4500286500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7272619500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   2772333000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4500286500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7272619500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           993810                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           304095                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1297905                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          993810                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          304095                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1297905                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.037271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.204321                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076410                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.037271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.204321                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076410                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74847.003240                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72429.892328                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 73332.656066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74847.003240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72429.892328                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 73332.656066                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45963                       # number of writebacks
system.l2.writebacks::total                     45963                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         37040                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         62133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             99173                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        37040                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        62133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            99173                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2394671750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3866145750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6260817500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2394671750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3866145750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6260817500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.037271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.204321                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076410                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.037271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.204321                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.076410                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64650.965173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62223.709623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63130.262269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64650.965173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62223.709623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63130.262269                       # average overall mshr miss latency
system.l2.replacements                          91768                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       212452                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           212452                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       212452                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       212452                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       993019                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           993019                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       993019                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       993019                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          112                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           112                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              748                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  748                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          748                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              748                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             33093                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33093                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           42617                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42617                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2963683500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2963683500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         75710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             75710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.562898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.562898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69542.283596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69542.283596                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42617                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42617                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2527977500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2527977500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.562898                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.562898                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59318.523125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59318.523125                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         956770                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             956770                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        37040                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37040                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2772333000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2772333000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       993810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         993810                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.037271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.037271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74847.003240                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74847.003240                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        37040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37040                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2394671750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2394671750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.037271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.037271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64650.965173                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64650.965173                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        208869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            208869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        19516                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           19516                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1536603000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1536603000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       228385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        228385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.085452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78735.550318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78735.550318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        19516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        19516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1338168250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1338168250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.085452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.085452                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68567.752101                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68567.752101                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8115.649369                       # Cycle average of tags in use
system.l2.tags.total_refs                     2595059                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     99960                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.960974                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      99.592073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3761.217272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4254.840025                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.459133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.519390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990680                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2026                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5935                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20861328                       # Number of tag accesses
system.l2.tags.data_accesses                 20861328                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     45963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     37040.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     62004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000996931500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2733                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2733                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247361                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43254                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       99173                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45963                       # Number of write requests accepted
system.mem_ctrls.readBursts                     99173                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45963                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    129                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 99173                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45963                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   85311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.237102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.173554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    119.275329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2729     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.11%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2733                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.809367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.778908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.023816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1647     60.26%     60.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               42      1.54%     61.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              972     35.57%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               64      2.34%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.26%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2733                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    8256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6347072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2941632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    227.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   27854773000                       # Total gap between requests
system.mem_ctrls.avgGap                     191921.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2370560                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3968256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2940160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 85101980.321962028742                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 142458509.392087817192                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 105550350.323729351163                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        37040                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        62133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        45963                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1172321000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1816955750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 664693957000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31650.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29243.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14461500.71                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2370560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3976512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6347072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2370560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2370560                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2941632                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2941632                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        37040                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        62133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          99173                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        45963                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         45963                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     85101980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    142754896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        227856876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     85101980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     85101980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    105603194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       105603194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    105603194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     85101980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    142754896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       333460071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                99044                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               45940                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         6050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         7383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         7969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         6149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         6632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         6354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         6609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         6999                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         6483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         3531                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2997                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2759                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2443                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2649                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2895                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2856                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1132201750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             495220000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2989276750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11431.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30181.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               70915                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27806                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.53                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        46261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   200.564968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   129.044963                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   238.541104                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22613     48.88%     48.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12652     27.35%     76.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4187      9.05%     85.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1937      4.19%     89.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1199      2.59%     92.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          759      1.64%     93.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          561      1.21%     94.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          376      0.81%     95.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1977      4.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        46261                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6338816                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2940160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              227.560490                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              105.550350                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.60                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               68.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       168596820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        89607540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      362804820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     120994380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2198567280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8299925040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3707109600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   14947605480                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.611951                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9550492250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    930020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  17375008750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       161721000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        85952955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      344369340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     118812420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2198567280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   8262952560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3738244320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   14910619875                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   535.284186                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9631956250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    930020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  17293544750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              56556                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45963                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45014                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42617                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42617                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         56556                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       289323                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       289323                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 289323                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      9288704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      9288704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 9288704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             99173                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   99173    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               99173                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            93500500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          123966250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1222973                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       258415                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       993375                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          136935                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             748                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            748                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            75710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           75710                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        994590                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       228385                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2981774                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       913267                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3895041                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    127179776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     33058944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              160238720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           92548                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2991552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1391201                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003342                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057730                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1386552     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4648      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1391201                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  27855521000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2504022000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1492200365                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         456700129                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
