
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.69

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: system_expander.link_regAddr[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by clk_core)
Endpoint: system_expander.link_regAddr[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.25    0.00    0.00 ^ system_expander.link_regAddr[0]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.04    0.24    0.24 v system_expander.link_regAddr[0]$_DFFE_PP_/Q_N (sg13g2_dfrbp_1)
                                         _0026_ (net)
                  0.04    0.00    0.24 v _1242_/A (sg13g2_nand2_1)
     1    0.00    0.03    0.03    0.27 ^ _1242_/Y (sg13g2_nand2_1)
                                         _0570_ (net)
                  0.03    0.00    0.27 ^ _1243_/B1 (sg13g2_o21ai_1)
     1    0.00    0.03    0.04    0.31 v _1243_/Y (sg13g2_o21ai_1)
                                         _0184_ (net)
                  0.03    0.00    0.31 v system_expander.link_regAddr[0]$_DFFE_PP_/D (sg13g2_dfrbp_1)
                                  0.31   data arrival time

                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.15    0.15   clock uncertainty
                          0.00    0.15   clock reconvergence pessimism
                                  0.15 ^ system_expander.link_regAddr[0]$_DFFE_PP_/CLK (sg13g2_dfrbp_1)
                          0.02    0.17   library hold time
                                  0.17   data required time
-----------------------------------------------------------------------------
                                  0.17   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: io_i2c_scl_PAD (input port clocked by clk_core)
Endpoint: system_expander.i2cCtrl.io_i2c_scl_read_buffercc/buffers_0$_SDFF_PN1_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          8.00    8.00 v input external delay
     2    5.20    4.53    2.23   10.23 v io_i2c_scl_PAD (inout)
                                         io_i2c_scl_PAD (net)
                  4.53    0.00   10.23 v sg13g2_IOPad_io_i2c_scl/pad (sg13g2_IOPadInOut4mA)
     1    0.00    0.13    2.77   13.00 v sg13g2_IOPad_io_i2c_scl/p2c (sg13g2_IOPadInOut4mA)
                                         sg13g2_IOPad_io_i2c_scl_p2c (net)
                  0.10    0.00   13.00 v system_expander.i2cCtrl.io_i2c_scl_read_buffercc/_5_/A_N (sg13g2_nand2b_1)
     1    0.00    0.03    0.10   13.10 v system_expander.i2cCtrl.io_i2c_scl_read_buffercc/_5_/Y (sg13g2_nand2b_1)
                                         system_expander.i2cCtrl.io_i2c_scl_read_buffercc/_0_ (net)
                  0.03    0.00   13.10 v system_expander.i2cCtrl.io_i2c_scl_read_buffercc/buffers_0$_SDFF_PN1_/D (sg13g2_dfrbp_1)
                                 13.10   data arrival time

                  0.25   20.00   20.00   clock clk_core (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.15   19.85   clock uncertainty
                          0.00   19.85   clock reconvergence pessimism
                                 19.85 ^ system_expander.i2cCtrl.io_i2c_scl_read_buffercc/buffers_0$_SDFF_PN1_/CLK (sg13g2_dfrbp_1)
                         -0.06   19.79   library setup time
                                 19.79   data required time
-----------------------------------------------------------------------------
                                 19.79   data required time
                                -13.10   data arrival time
-----------------------------------------------------------------------------
                                  6.69   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: io_i2c_scl_PAD (input port clocked by clk_core)
Endpoint: system_expander.i2cCtrl.io_i2c_scl_read_buffercc/buffers_0$_SDFF_PN1_
          (rising edge-triggered flip-flop clocked by clk_core)
Path Group: clk_core
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.25    0.00    0.00   clock clk_core (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          8.00    8.00 v input external delay
     2    5.20    4.53    2.23   10.23 v io_i2c_scl_PAD (inout)
                                         io_i2c_scl_PAD (net)
                  4.53    0.00   10.23 v sg13g2_IOPad_io_i2c_scl/pad (sg13g2_IOPadInOut4mA)
     1    0.00    0.13    2.77   13.00 v sg13g2_IOPad_io_i2c_scl/p2c (sg13g2_IOPadInOut4mA)
                                         sg13g2_IOPad_io_i2c_scl_p2c (net)
                  0.10    0.00   13.00 v system_expander.i2cCtrl.io_i2c_scl_read_buffercc/_5_/A_N (sg13g2_nand2b_1)
     1    0.00    0.03    0.10   13.10 v system_expander.i2cCtrl.io_i2c_scl_read_buffercc/_5_/Y (sg13g2_nand2b_1)
                                         system_expander.i2cCtrl.io_i2c_scl_read_buffercc/_0_ (net)
                  0.03    0.00   13.10 v system_expander.i2cCtrl.io_i2c_scl_read_buffercc/buffers_0$_SDFF_PN1_/D (sg13g2_dfrbp_1)
                                 13.10   data arrival time

                  0.25   20.00   20.00   clock clk_core (rise edge)
                          0.00   20.00   clock network delay (ideal)
                         -0.15   19.85   clock uncertainty
                          0.00   19.85   clock reconvergence pessimism
                                 19.85 ^ system_expander.i2cCtrl.io_i2c_scl_read_buffercc/buffers_0$_SDFF_PN1_/CLK (sg13g2_dfrbp_1)
                         -0.06   19.79   library setup time
                                 19.79   data required time
-----------------------------------------------------------------------------
                                 19.79   data required time
                                -13.10   data arrival time
-----------------------------------------------------------------------------
                                  6.69   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.06e-04   8.35e-06   9.50e-08   1.14e-04  61.9%
Combinational          3.73e-05   2.99e-05   1.08e-07   6.73e-05  36.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    6.79e-07   2.18e-06   2.80e-08   2.89e-06   1.6%
----------------------------------------------------------------
Total                  1.44e-04   4.04e-05   2.31e-07   1.84e-04 100.0%
                          77.9%      21.9%       0.1%
