<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › arch-v10 › kernel › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	linux/arch/cris/kernel/irq.c</span>
<span class="cm"> *</span>
<span class="cm"> *      Copyright (c) 2000-2002 Axis Communications AB</span>
<span class="cm"> *</span>
<span class="cm"> *      Authors: Bjorn Wesen (bjornw@axis.com)</span>
<span class="cm"> *</span>
<span class="cm"> *      This file contains the interrupt vectors and some </span>
<span class="cm"> *      helper functions</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/current.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#define crisv10_mask_irq(irq_nr) (*R_VECT_MASK_CLR = 1 &lt;&lt; (irq_nr));</span>
<span class="cp">#define crisv10_unmask_irq(irq_nr) (*R_VECT_MASK_SET = 1 &lt;&lt; (irq_nr));</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">kgdb_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">breakpoint</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* don&#39;t use set_int_vector, it bypasses the linux interrupt handlers. it is</span>
<span class="cm"> * global just so that the kernel gdb can use it.</span>
<span class="cm"> */</span>

<span class="kt">void</span>
<span class="nf">set_int_vector</span><span class="p">(</span><span class="kt">int</span> <span class="n">n</span><span class="p">,</span> <span class="n">irqvectptr</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">etrax_irv</span><span class="o">-&gt;</span><span class="n">v</span><span class="p">[</span><span class="n">n</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">irqvectptr</span><span class="p">)</span><span class="n">addr</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* the breakpoint vector is obviously not made just like the normal irq handlers</span>
<span class="cm"> * but needs to contain _code_ to jump to addr.</span>
<span class="cm"> *</span>
<span class="cm"> * the BREAK n instruction jumps to IBR + n * 8</span>
<span class="cm"> */</span>

<span class="kt">void</span>
<span class="nf">set_break_vector</span><span class="p">(</span><span class="kt">int</span> <span class="n">n</span><span class="p">,</span> <span class="n">irqvectptr</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">jinstr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">etrax_irv</span><span class="o">-&gt;</span><span class="n">v</span><span class="p">[</span><span class="n">n</span><span class="o">*</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">jaddr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)(</span><span class="n">jinstr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* if you don&#39;t know what this does, do not touch it! */</span>
	
	<span class="o">*</span><span class="n">jinstr</span> <span class="o">=</span> <span class="mh">0x0d3f</span><span class="p">;</span>
	<span class="o">*</span><span class="n">jaddr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">addr</span><span class="p">;</span>

	<span class="cm">/* 00000026 &lt;clrlop+1a&gt; 3f0d82000000     jump  0x82 */</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This builds up the IRQ handler stubs using some ugly macros in irq.h</span>
<span class="cm"> *</span>
<span class="cm"> * These macros create the low-level assembly IRQ routines that do all</span>
<span class="cm"> * the operations that are needed. They are also written to be fast - and to</span>
<span class="cm"> * disable interrupts as little as humanly possible.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/* IRQ0 and 1 are special traps */</span>
<span class="kt">void</span> <span class="n">hwbreakpoint</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">IRQ1_interrupt</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="n">BUILD_TIMER_IRQ</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">)</span>       <span class="cm">/* the timer interrupt is somewhat special */</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="mh">0x100</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">9</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mh">0x800</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span> <span class="mh">0x1000</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mh">0x2000</span><span class="p">)</span>
<span class="kt">void</span> <span class="n">mmu_bus_fault</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>      <span class="cm">/* IRQ 14 is the bus fault interrupt */</span>
<span class="kt">void</span> <span class="n">multiple_interrupt</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span> <span class="cm">/* IRQ 15 is the multiple IRQ interrupt */</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span> <span class="mh">0x10000</span> <span class="o">|</span> <span class="mh">0x20000</span><span class="p">)</span>  <span class="cm">/* ethernet tx interrupt needs to block rx */</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">17</span><span class="p">,</span> <span class="mh">0x20000</span> <span class="o">|</span> <span class="mh">0x10000</span><span class="p">)</span>  <span class="cm">/* ...and vice versa */</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">18</span><span class="p">,</span> <span class="mh">0x40000</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">19</span><span class="p">,</span> <span class="mh">0x80000</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">20</span><span class="p">,</span> <span class="mh">0x100000</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">21</span><span class="p">,</span> <span class="mh">0x200000</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">22</span><span class="p">,</span> <span class="mh">0x400000</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">23</span><span class="p">,</span> <span class="mh">0x800000</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">24</span><span class="p">,</span> <span class="mh">0x1000000</span><span class="p">)</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">25</span><span class="p">,</span> <span class="mh">0x2000000</span><span class="p">)</span>
<span class="cm">/* IRQ 26-30 are reserved */</span>
<span class="n">BUILD_IRQ</span><span class="p">(</span><span class="mi">31</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">)</span>
 
<span class="cm">/*</span>
<span class="cm"> * Pointers to the low-level handlers </span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">interrupt</span><span class="p">[</span><span class="n">NR_IRQS</span><span class="p">])(</span><span class="kt">void</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>
	<span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">IRQ2_interrupt</span><span class="p">,</span> <span class="n">IRQ3_interrupt</span><span class="p">,</span>
	<span class="n">IRQ4_interrupt</span><span class="p">,</span> <span class="n">IRQ5_interrupt</span><span class="p">,</span> <span class="n">IRQ6_interrupt</span><span class="p">,</span> <span class="n">IRQ7_interrupt</span><span class="p">,</span>
	<span class="n">IRQ8_interrupt</span><span class="p">,</span> <span class="n">IRQ9_interrupt</span><span class="p">,</span> <span class="n">IRQ10_interrupt</span><span class="p">,</span> <span class="n">IRQ11_interrupt</span><span class="p">,</span>
	<span class="n">IRQ12_interrupt</span><span class="p">,</span> <span class="n">IRQ13_interrupt</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>	
	<span class="n">IRQ16_interrupt</span><span class="p">,</span> <span class="n">IRQ17_interrupt</span><span class="p">,</span> <span class="n">IRQ18_interrupt</span><span class="p">,</span> <span class="n">IRQ19_interrupt</span><span class="p">,</span>	
	<span class="n">IRQ20_interrupt</span><span class="p">,</span> <span class="n">IRQ21_interrupt</span><span class="p">,</span> <span class="n">IRQ22_interrupt</span><span class="p">,</span> <span class="n">IRQ23_interrupt</span><span class="p">,</span>	
	<span class="n">IRQ24_interrupt</span><span class="p">,</span> <span class="n">IRQ25_interrupt</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="n">IRQ31_interrupt</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_crisv10_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">crisv10_unmask_irq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_crisv10_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">crisv10_mask_irq</span><span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">crisv10_irq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;CRISv10&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_shutdown</span>	<span class="o">=</span> <span class="n">disable_crisv10_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span>	<span class="o">=</span> <span class="n">enable_crisv10_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span>	<span class="o">=</span> <span class="n">disable_crisv10_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">weird_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">system_call</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>  <span class="cm">/* from entry.S */</span>
<span class="kt">void</span> <span class="n">do_sigtrap</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span> <span class="cm">/* from entry.S */</span>
<span class="kt">void</span> <span class="n">gdb_handle_breakpoint</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span> <span class="cm">/* from entry.S */</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">do_IRQ</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span> <span class="n">regs</span><span class="p">);</span>

<span class="cm">/* Handle multiple IRQs */</span>
<span class="kt">void</span> <span class="nf">do_multiple_IRQ</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span><span class="o">*</span> <span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">bit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">masked</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">mask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">ethmask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Get interrupts to mask and handle */</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">masked</span> <span class="o">=</span> <span class="o">*</span><span class="n">R_VECT_MASK_RD</span><span class="p">;</span>

	<span class="cm">/* Never mask timer IRQ */</span>
	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">IO_MASK</span><span class="p">(</span><span class="n">R_VECT_MASK_RD</span><span class="p">,</span> <span class="n">timer0</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * If either ethernet interrupt (rx or tx) is active then block</span>
<span class="cm">	 * the other one too. Unblock afterwards also.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mask</span> <span class="o">&amp;</span>
	    <span class="p">(</span><span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_VECT_MASK_RD</span><span class="p">,</span> <span class="n">dma0</span><span class="p">,</span> <span class="n">active</span><span class="p">)</span> <span class="o">|</span>
	     <span class="n">IO_STATE</span><span class="p">(</span><span class="n">R_VECT_MASK_RD</span><span class="p">,</span> <span class="n">dma1</span><span class="p">,</span> <span class="n">active</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">ethmask</span> <span class="o">=</span> <span class="p">(</span><span class="n">IO_MASK</span><span class="p">(</span><span class="n">R_VECT_MASK_RD</span><span class="p">,</span> <span class="n">dma0</span><span class="p">)</span> <span class="o">|</span>
			   <span class="n">IO_MASK</span><span class="p">(</span><span class="n">R_VECT_MASK_RD</span><span class="p">,</span> <span class="n">dma1</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="cm">/* Block them */</span>
	<span class="o">*</span><span class="n">R_VECT_MASK_CLR</span> <span class="o">=</span> <span class="p">(</span><span class="n">mask</span> <span class="o">|</span> <span class="n">ethmask</span><span class="p">);</span>

	<span class="cm">/* An extra irq_enter here to prevent softIRQs to run after</span>
<span class="cm">	 * each do_IRQ. This will decrease the interrupt latency.</span>
<span class="cm">	 */</span>
	<span class="n">irq_enter</span><span class="p">();</span>

	<span class="cm">/* Handle all IRQs */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="n">bit</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">bit</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">masked</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">bit</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">do_IRQ</span><span class="p">(</span><span class="n">bit</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* This irq_exit() will trigger the soft IRQs. */</span>
	<span class="n">irq_exit</span><span class="p">();</span>

	<span class="cm">/* Unblock the IRQs again */</span>
	<span class="o">*</span><span class="n">R_VECT_MASK_SET</span> <span class="o">=</span> <span class="p">(</span><span class="n">masked</span> <span class="o">|</span> <span class="n">ethmask</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* init_IRQ() is called by start_kernel and is responsible for fixing IRQ masks and</span>
<span class="cm">   setting the irq vector table.</span>
<span class="cm">*/</span>

<span class="kt">void</span> <span class="n">__init</span>
<span class="nf">init_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* clear all interrupt masks */</span>

<span class="cp">#ifndef CONFIG_SVINTO_SIM</span>
	<span class="o">*</span><span class="n">R_IRQ_MASK0_CLR</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="o">*</span><span class="n">R_IRQ_MASK1_CLR</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
	<span class="o">*</span><span class="n">R_IRQ_MASK2_CLR</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="o">*</span><span class="n">R_VECT_MASK_CLR</span> <span class="o">=</span> <span class="mh">0xffffffff</span><span class="p">;</span>

        <span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">256</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
               <span class="n">etrax_irv</span><span class="o">-&gt;</span><span class="n">v</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">weird_irq</span><span class="p">;</span>

	<span class="cm">/* Initialize IRQ handler descriptors. */</span>
	<span class="k">for</span><span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_IRQS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">crisv10_irq_type</span><span class="p">,</span>
					 <span class="n">handle_simple_irq</span><span class="p">);</span>
		<span class="n">set_int_vector</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">interrupt</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

        <span class="cm">/* the entries in the break vector contain actual code to be</span>
<span class="cm">           executed by the associated break handler, rather than just a jump</span>
<span class="cm">           address. therefore we need to setup a default breakpoint handler</span>
<span class="cm">           for all breakpoints */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
                <span class="n">set_break_vector</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">do_sigtrap</span><span class="p">);</span>
        
	<span class="cm">/* except IRQ 15 which is the multiple-IRQ handler on Etrax100 */</span>

	<span class="n">set_int_vector</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span> <span class="n">multiple_interrupt</span><span class="p">);</span>
	
	<span class="cm">/* 0 and 1 which are special breakpoint/NMI traps */</span>

	<span class="n">set_int_vector</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">hwbreakpoint</span><span class="p">);</span>
	<span class="n">set_int_vector</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">IRQ1_interrupt</span><span class="p">);</span>

	<span class="cm">/* and irq 14 which is the mmu bus fault handler */</span>

	<span class="n">set_int_vector</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span> <span class="n">mmu_bus_fault</span><span class="p">);</span>

	<span class="cm">/* setup the system-call trap, which is reached by BREAK 13 */</span>

	<span class="n">set_break_vector</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="n">system_call</span><span class="p">);</span>

        <span class="cm">/* setup a breakpoint handler for debugging used for both user and</span>
<span class="cm">           kernel mode debugging  (which is why it is not inside an ifdef</span>
<span class="cm">           CONFIG_ETRAX_KGDB) */</span>
        <span class="n">set_break_vector</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="n">gdb_handle_breakpoint</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_ETRAX_KGDB</span>
	<span class="cm">/* setup kgdb if its enabled, and break into the debugger */</span>
	<span class="n">kgdb_init</span><span class="p">();</span>
	<span class="n">breakpoint</span><span class="p">();</span>
<span class="cp">#endif</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
