// Seed: 3990653245
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  id_14(
      .id_0(id_9), .id_1(1), .id_2((1'b0))
  );
endmodule
module module_1 (
    input tri1 id_0
    , id_7,
    input wor id_1,
    output supply1 id_2,
    input uwire id_3,
    output wor id_4,
    output wor id_5
);
  specify
    if (1) (id_8 => id_9) = 1;
    (id_10 => id_11) = 1;
  endspecify module_0(
      id_11, id_7, id_7, id_9, id_7, id_11, id_10, id_8, id_10, id_10, id_10, id_8, id_9
  );
endmodule
