#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7f86188065b0 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
v0x7f86188174c0_0 .var *"_s0", 0 0; Local signal
v0x7f8618817550_0 .var "arst", 0 0;
v0x7f86188175e0_0 .var "clock", 0 0;
S_0x7f8618806710 .scope module, "dut" "test_sc_module_1" 2 20, 3 14 0, S_0x7f86188065b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 32 "out1"
v0x7f8618806c20_0 .var/s "_scclang_next_state_single_wait", 31 0;
v0x7f8618816cd0_0 .var/s "_scclang_next_wait_counter_single_wait", 31 0;
v0x7f8618816d80_0 .var/s "_scclang_save_wait_next_state_single_wait", 31 0;
v0x7f8618816e40_0 .var/s "_scclang_state_single_wait", 31 0;
v0x7f8618816ef0_0 .var/s "_scclang_wait_counter_single_wait", 31 0;
v0x7f8618816fe0_0 .var/s "_scclang_wait_next_state_single_wait", 31 0;
v0x7f8618817090_0 .net "clk", 0 0, v0x7f86188175e0_0;  1 drivers
o0x7f8617732158 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f8618817140_0 .net/s "in1", 31 0, o0x7f8617732158;  0 drivers
v0x7f86188171f0_0 .var/s "k", 31 0;
v0x7f8618817300_0 .var/s "out1", 31 0;
v0x7f86188173b0_0 .net "reset", 0 0, v0x7f8618817550_0;  1 drivers
E_0x7f8618806260 .event edge, v0x7f8618816e40_0, v0x7f8618816ef0_0, v0x7f8618816fe0_0, v0x7f8618816cd0_0;
E_0x7f8618806870/0 .event negedge, v0x7f86188173b0_0;
E_0x7f8618806870/1 .event posedge, v0x7f8618817090_0;
E_0x7f8618806870 .event/or E_0x7f8618806870/0, E_0x7f8618806870/1;
S_0x7f86188068a0 .scope begin, "single_wait" "single_wait" 3 40, 3 40 0, S_0x7f8618806710;
 .timescale 0 0;
S_0x7f8618806a60 .scope begin, "single_wait_state_update" "single_wait_state_update" 3 28, 3 28 0, S_0x7f8618806710;
 .timescale 0 0;
    .scope S_0x7f8618806710;
T_0 ;
    %wait E_0x7f8618806870;
    %fork t_1, S_0x7f8618806a60;
    %jmp t_0;
    .scope S_0x7f8618806a60;
t_1 ;
    %load/vec4 v0x7f86188173b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8618816e40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8618816fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8618816ef0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8618806c20_0;
    %assign/vec4 v0x7f8618816e40_0, 0;
    %load/vec4 v0x7f8618816cd0_0;
    %assign/vec4 v0x7f8618816ef0_0, 0;
    %load/vec4 v0x7f8618816d80_0;
    %assign/vec4 v0x7f8618816fe0_0, 0;
T_0.1 ;
    %end;
    .scope S_0x7f8618806710;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8618806710;
T_1 ;
    %wait E_0x7f8618806260;
    %fork t_3, S_0x7f86188068a0;
    %jmp t_2;
    .scope S_0x7f86188068a0;
t_3 ;
    %load/vec4 v0x7f8618816e40_0;
    %store/vec4 v0x7f8618806c20_0, 0, 32;
    %load/vec4 v0x7f8618816ef0_0;
    %store/vec4 v0x7f8618816cd0_0, 0, 32;
    %load/vec4 v0x7f8618816fe0_0;
    %store/vec4 v0x7f8618816d80_0, 0, 32;
    %load/vec4 v0x7f8618816e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f86188171f0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7f8618816cd0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8618816d80_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f8618806c20_0, 0, 32;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f86188171f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f86188171f0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7f8618816cd0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f8618816d80_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f8618806c20_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f8618816cd0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %store/vec4 v0x7f8618816cd0_0, 0, 32;
    %load/vec4 v0x7f8618816cd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7f8618816fe0_0;
    %store/vec4 v0x7f8618806c20_0, 0, 32;
T_1.4 ;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %end;
    .scope S_0x7f8618806710;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f86188065b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f86188175e0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x7f86188065b0;
T_3 ;
T_3.0 ;
    %load/vec4 v0x7f86188175e0_0;
    %nor/r;
    %store/vec4 v0x7f86188174c0_0, 0, 1;
    %pushi/vec4 5, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x7f86188174c0_0;
    %store/vec4 v0x7f86188175e0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7f86188065b0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8618817550_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8618817550_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8618817550_0, 0, 1;
    %delay 150, 0;
    %vpi_call/w 2 14 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7f86188065b0;
T_5 ;
    %vpi_call/w 2 17 "$dumpfile", "single-wait.vcd" {0 0 0};
    %vpi_call/w 2 18 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.sv";
    "output/wait-example-v0.sv";
