factorialLRU8

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000184                       # Number of seconds simulated
sim_ticks                                   183997000                       # Number of ticks simulated
final_tick                                  183997000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 396903                       # Simulator instruction rate (inst/s)
host_op_rate                                   396507                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             7056723173                       # Simulator tick rate (ticks/s)
host_mem_usage                                8485376                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                       10329                       # Number of instructions simulated
sim_ops                                         10329                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    183997000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                8105                       # Number of hits
system.cache.misses                              5460                       # Number of misses
system.cache.missLatency::samples                5460                       # Ticks for misses to the cache
system.cache.missLatency::mean           31214.652015                       # Ticks for misses to the cache
system.cache.missLatency::gmean          27787.353967                       # Ticks for misses to the cache
system.cache.missLatency::stdev          24084.438184                       # Ticks for misses to the cache
system.cache.missLatency::0-65535                5215     95.51%     95.51% # Ticks for misses to the cache
system.cache.missLatency::65536-131071            203      3.72%     99.23% # Ticks for misses to the cache
system.cache.missLatency::131072-196607            25      0.46%     99.69% # Ticks for misses to the cache
system.cache.missLatency::196608-262143             2      0.04%     99.73% # Ticks for misses to the cache
system.cache.missLatency::262144-327679            10      0.18%     99.91% # Ticks for misses to the cache
system.cache.missLatency::327680-393215             3      0.05%     99.96% # Ticks for misses to the cache
system.cache.missLatency::393216-458751             1      0.02%     99.98% # Ticks for misses to the cache
system.cache.missLatency::458752-524287             0      0.00%     99.98% # Ticks for misses to the cache
system.cache.missLatency::524288-589823             0      0.00%     99.98% # Ticks for misses to the cache
system.cache.missLatency::589824-655359             1      0.02%    100.00% # Ticks for misses to the cache
system.cache.missLatency::655360-720895             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::720896-786431             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::786432-851967             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::851968-917503             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::917504-983039             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::983040-1.04858e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                  5460                       # Ticks for misses to the cache
system.cache.hitRatio                        0.597494                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port        16252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port       690688                       # Cumulative packet size per connected master and slave (bytes)
