TRACE::2020-10-21.18:03:07::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:07::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:07::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:10::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:10::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-21.18:03:11::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:11::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-10-21.18:03:11::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK"
		}]
}
TRACE::2020-10-21.18:03:11::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-10-21.18:03:11::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2020-10-21.18:03:11::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK"
		}]
}
TRACE::2020-10-21.18:03:11::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:11::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:11::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:11::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:11::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-21.18:03:11::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:11::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:11::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:11::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:11::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:11::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:11::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:11::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:11::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:11::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:11::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:11::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:11::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-21.18:03:11::SCWMssOS::No sw design opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:11::SCWMssOS::mss does not exists at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:11::SCWMssOS::Creating sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:11::SCWMssOS::Adding the swdes entry, created swdb E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:11::SCWMssOS::updating the scw layer changes to swdes at   E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:11::SCWMssOS::Writing mss at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:11::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-10-21.18:03:11::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-10-21.18:03:11::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-10-21.18:03:11::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-10-21.18:03:11::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-10-21.18:03:13::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.18:03:13::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-10-21.18:03:13::SCWMssOS::Could not open the swdb for E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2020-10-21.18:03:13::SCWMssOS::Could not open the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-10-21.18:03:13::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-21.18:03:13::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.18:03:13::SCWMssOS::Writing the mss file completed E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:13::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.18:03:13::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:13::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:13::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:13::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:13::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:13::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:13::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:13::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:13::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:13::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:13::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:13::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:13::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:13::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:13::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:13::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:13::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:13::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:13::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:13::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:13::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:13::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-10-21.18:03:13::SCWPlatform::Started generating the artifacts platform FMC_FSK
TRACE::2020-10-21.18:03:13::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-21.18:03:13::SCWPlatform::Started generating the artifacts for system configuration FMC_FSK
LOG::2020-10-21.18:03:13::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-21.18:03:13::SCWSystem::Not a boot domain 
LOG::2020-10-21.18:03:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-21.18:03:13::SCWDomain::Generating domain artifcats
TRACE::2020-10-21.18:03:13::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-21.18:03:13::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-21.18:03:13::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:13::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:13::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:13::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:13::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:13::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:13::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:13::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-10-21.18:03:13::SCWMssOS::Mss edits present, copying mssfile into export location E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-21.18:03:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-21.18:03:13::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-21.18:03:13::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-21.18:03:13::SCWMssOS::Copying to export directory.
TRACE::2020-10-21.18:03:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-21.18:03:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-21.18:03:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-21.18:03:14::SCWSystem::Completed Processing the sysconfig FMC_FSK
LOG::2020-10-21.18:03:14::SCWPlatform::Completed generating the artifacts for system configuration FMC_FSK
TRACE::2020-10-21.18:03:14::SCWPlatform::Started preparing the platform 
TRACE::2020-10-21.18:03:14::SCWSystem::Writing the bif file for system config FMC_FSK
TRACE::2020-10-21.18:03:14::SCWSystem::dir created 
TRACE::2020-10-21.18:03:14::SCWSystem::Writing the bif 
TRACE::2020-10-21.18:03:14::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-21.18:03:14::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-21.18:03:14::SCWPlatform::Completed generating the platform
TRACE::2020-10-21.18:03:14::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.18:03:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.18:03:14::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-21.18:03:14::SCWPlatform::updated the xpfm file.
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.18:03:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.18:03:14::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.18:03:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.18:03:14::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-21.18:03:14::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.18:03:14::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.18:03:14::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.18:03:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:14::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:14::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-21.18:03:14::SCWPlatform::Clearing the existing platform
TRACE::2020-10-21.18:03:14::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-21.18:03:14::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:14::SCWSystem::Clearing the domains completed.
TRACE::2020-10-21.18:03:14::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Removing the HwDB with name E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-21.18:03:16::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_1
TRACE::2020-10-21.18:03:16::SCWReader::Active system found as  FMC_FSK
TRACE::2020-10-21.18:03:16::SCWReader::Handling sysconfig FMC_FSK
TRACE::2020-10-21.18:03:16::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-21.18:03:16::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:16::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:16::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_1
TRACE::2020-10-21.18:03:16::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-10-21.18:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:16::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:16::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:16::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_1
TRACE::2020-10-21.18:03:16::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-10-21.18:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:16::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:16::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:16::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_1
TRACE::2020-10-21.18:03:16::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-10-21.18:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:16::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:16::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:16::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_1
TRACE::2020-10-21.18:03:16::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-10-21.18:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:16::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-21.18:03:16::SCWMssOS::No sw design opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:16::SCWMssOS::mss exists loading the mss file  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:16::SCWMssOS::Opened the sw design from mss  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:16::SCWMssOS::Adding the swdes entry E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.18:03:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-21.18:03:16::SCWMssOS::Opened the sw design.  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:16::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.18:03:16::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.18:03:16::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.18:03:16::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-21.18:03:16::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-21.18:03:16::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:16::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:16::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_1
TRACE::2020-10-21.18:03:16::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-10-21.18:03:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:16::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:16::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:16::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:16::SCWReader::No isolation master present  
LOG::2020-10-21.18:03:21::SCWPlatform::Started generating the artifacts platform FMC_FSK
TRACE::2020-10-21.18:03:21::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-21.18:03:21::SCWPlatform::Started generating the artifacts for system configuration FMC_FSK
LOG::2020-10-21.18:03:21::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-21.18:03:21::SCWSystem::Not a boot domain 
LOG::2020-10-21.18:03:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-21.18:03:21::SCWDomain::Generating domain artifcats
TRACE::2020-10-21.18:03:21::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-21.18:03:21::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-21.18:03:21::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:21::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:21::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:21::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:03:21::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:03:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:03:21::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_1
TRACE::2020-10-21.18:03:21::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-10-21.18:03:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:03:21::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:21::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:03:21::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:21::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-10-21.18:03:21::SCWMssOS::Mss edits present, copying mssfile into export location E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:03:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-21.18:03:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-21.18:03:21::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-21.18:03:21::SCWMssOS::doing bsp build ... 
TRACE::2020-10-21.18:03:21::SCWMssOS::System Command Ran  E: & cd  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp & make 
TRACE::2020-10-21.18:03:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_4/src"

TRACE::2020-10-21.18:03:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.18:03:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.18:03:21::SCWMssOS::-Wextra"

TRACE::2020-10-21.18:03:21::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_11/src"

TRACE::2020-10-21.18:03:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.18:03:21::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.18:03:21::SCWMssOS::-Wextra"

TRACE::2020-10-21.18:03:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/FLC_ctrl_v1_0/src"

TRACE::2020-10-21.18:03:22::SCWMssOS::make -C microblaze_0/libsrc/FLC_ctrl_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-10-21.18:03:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-10-21.18:03:22::SCWMssOS::all -Wextra"

TRACE::2020-10-21.18:03:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-21.18:03:22::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.18:03:22::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.18:03:22::SCWMssOS::-Wextra"

TRACE::2020-10-21.18:03:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_6/src"

TRACE::2020-10-21.18:03:22::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-21.18:03:22::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2020-10-21.18:03:22::SCWMssOS::Wextra"

TRACE::2020-10-21.18:03:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-21.18:03:22::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-10-21.18:03:22::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2020-10-21.18:03:22::SCWMssOS::-Wall -Wextra"

TRACE::2020-10-21.18:03:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src"

TRACE::2020-10-21.18:03:22::SCWMssOS::make -C microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2020-10-21.18:03:22::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2020-10-21.18:03:22::SCWMssOS::ions -Wall -Wextra"

TRACE::2020-10-21.18:03:22::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_4/src"

TRACE::2020-10-21.18:03:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-10-21.18:03:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-10-21.18:03:22::SCWMssOS::all -Wextra"

TRACE::2020-10-21.18:03:22::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_4/src"

TRACE::2020-10-21.18:03:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-21.18:03:22::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-10-21.18:03:22::SCWMssOS::xtra"

TRACE::2020-10-21.18:03:22::SCWMssOS::"Compiling bram"

TRACE::2020-10-21.18:03:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_11/src"

TRACE::2020-10-21.18:03:23::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-21.18:03:23::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-10-21.18:03:23::SCWMssOS::xtra"

TRACE::2020-10-21.18:03:23::SCWMssOS::"Compiling cpu"

TRACE::2020-10-21.18:03:23::SCWMssOS::"Running Make libs in microblaze_0/libsrc/FLC_ctrl_v1_0/src"

TRACE::2020-10-21.18:03:23::SCWMssOS::make -C microblaze_0/libsrc/FLC_ctrl_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-10-21.18:03:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-10-21.18:03:23::SCWMssOS:: -Wextra"

TRACE::2020-10-21.18:03:23::SCWMssOS::"Compiling FLC_ctrl..."

ERROR::2020-10-21.18:03:23::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2020-10-21.18:03:23::SCWSystem::Error in Processing the domain standalone_domain
LOG::2020-10-21.18:04:58::SCWPlatform::Started generating the artifacts platform FMC_FSK
TRACE::2020-10-21.18:04:58::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-21.18:04:58::SCWPlatform::Started generating the artifacts for system configuration FMC_FSK
LOG::2020-10-21.18:04:58::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-21.18:04:58::SCWSystem::Not a boot domain 
LOG::2020-10-21.18:04:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-21.18:04:58::SCWDomain::Generating domain artifcats
TRACE::2020-10-21.18:04:58::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-21.18:04:58::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-21.18:04:58::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:04:58::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:04:58::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:04:58::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:04:58::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:04:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:04:58::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_1
TRACE::2020-10-21.18:04:58::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-10-21.18:04:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:04:58::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:04:58::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:04:58::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:04:58::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-10-21.18:04:58::SCWMssOS::Mss edits present, copying mssfile into export location E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:04:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-21.18:04:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-21.18:04:58::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-21.18:04:58::SCWMssOS::doing bsp build ... 
TRACE::2020-10-21.18:04:58::SCWMssOS::System Command Ran  E: & cd  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp & make 
TRACE::2020-10-21.18:04:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_4/src"

TRACE::2020-10-21.18:04:58::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.18:04:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.18:04:58::SCWMssOS::-Wextra"

TRACE::2020-10-21.18:04:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_11/src"

TRACE::2020-10-21.18:04:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.18:04:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.18:04:58::SCWMssOS::-Wextra"

TRACE::2020-10-21.18:04:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/FLC_ctrl_v1_0/src"

TRACE::2020-10-21.18:04:58::SCWMssOS::make -C microblaze_0/libsrc/FLC_ctrl_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-10-21.18:04:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-10-21.18:04:58::SCWMssOS::all -Wextra"

TRACE::2020-10-21.18:04:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-21.18:04:58::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.18:04:58::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.18:04:58::SCWMssOS::-Wextra"

TRACE::2020-10-21.18:04:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_6/src"

TRACE::2020-10-21.18:04:58::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-21.18:04:58::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2020-10-21.18:04:58::SCWMssOS::Wextra"

TRACE::2020-10-21.18:04:58::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-21.18:04:58::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-10-21.18:04:58::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2020-10-21.18:04:58::SCWMssOS::-Wall -Wextra"

TRACE::2020-10-21.18:04:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src"

TRACE::2020-10-21.18:04:59::SCWMssOS::make -C microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2020-10-21.18:04:59::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2020-10-21.18:04:59::SCWMssOS::ions -Wall -Wextra"

TRACE::2020-10-21.18:04:59::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_4/src"

TRACE::2020-10-21.18:04:59::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-10-21.18:04:59::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-10-21.18:04:59::SCWMssOS::all -Wextra"

TRACE::2020-10-21.18:04:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_4/src"

TRACE::2020-10-21.18:04:59::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-21.18:04:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-10-21.18:04:59::SCWMssOS::xtra"

TRACE::2020-10-21.18:04:59::SCWMssOS::"Compiling bram"

TRACE::2020-10-21.18:04:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_11/src"

TRACE::2020-10-21.18:04:59::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-21.18:04:59::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-10-21.18:04:59::SCWMssOS::xtra"

TRACE::2020-10-21.18:04:59::SCWMssOS::"Compiling cpu"

TRACE::2020-10-21.18:04:59::SCWMssOS::"Running Make libs in microblaze_0/libsrc/FLC_ctrl_v1_0/src"

TRACE::2020-10-21.18:04:59::SCWMssOS::make -C microblaze_0/libsrc/FLC_ctrl_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-10-21.18:04:59::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-10-21.18:04:59::SCWMssOS:: -Wextra"

TRACE::2020-10-21.18:04:59::SCWMssOS::"Compiling FLC_ctrl..."

TRACE::2020-10-21.18:05:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-21.18:05:00::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-21.18:05:00::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-10-21.18:05:00::SCWMssOS::xtra"

TRACE::2020-10-21.18:05:00::SCWMssOS::"Compiling gpio"

TRACE::2020-10-21.18:05:00::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_6/src"

TRACE::2020-10-21.18:05:00::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-21.18:05:00::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2020-10-21.18:05:00::SCWMssOS::tra"

TRACE::2020-10-21.18:05:00::SCWMssOS::"Compiling iic"

TRACE::2020-10-21.18:05:02::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-21.18:05:02::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-10-21.18:05:02::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2020-10-21.18:05:02::SCWMssOS::ll -Wextra"

TRACE::2020-10-21.18:05:02::SCWMssOS::"Compiling standalone";

TRACE::2020-10-21.18:05:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src"

TRACE::2020-10-21.18:05:04::SCWMssOS::make -C microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-10-21.18:05:04::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2020-10-21.18:05:04::SCWMssOS::s -Wall -Wextra"

TRACE::2020-10-21.18:05:04::SCWMssOS::"Compiling Touch_Intr_ctrl..."

ERROR::2020-10-21.18:05:04::SCWMssOS::Failed to build  the bsp sources for domain - standalone_domain
ERROR::2020-10-21.18:05:04::SCWSystem::Error in Processing the domain standalone_domain
LOG::2020-10-21.18:06:02::SCWPlatform::Started generating the artifacts platform FMC_FSK
TRACE::2020-10-21.18:06:02::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-21.18:06:02::SCWPlatform::Started generating the artifacts for system configuration FMC_FSK
LOG::2020-10-21.18:06:02::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-21.18:06:02::SCWSystem::Not a boot domain 
LOG::2020-10-21.18:06:02::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-21.18:06:02::SCWDomain::Generating domain artifcats
TRACE::2020-10-21.18:06:02::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-21.18:06:02::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-21.18:06:02::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:06:02::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:06:02::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:06:02::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:06:02::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:06:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:06:02::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_1
TRACE::2020-10-21.18:06:02::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-10-21.18:06:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:06:02::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:06:02::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:06:02::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:06:02::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-10-21.18:06:02::SCWMssOS::Mss edits present, copying mssfile into export location E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:06:02::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-21.18:06:02::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-21.18:06:02::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-21.18:06:02::SCWMssOS::doing bsp build ... 
TRACE::2020-10-21.18:06:02::SCWMssOS::System Command Ran  E: & cd  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp & make 
TRACE::2020-10-21.18:06:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_4/src"

TRACE::2020-10-21.18:06:02::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.18:06:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.18:06:02::SCWMssOS::-Wextra"

TRACE::2020-10-21.18:06:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_11/src"

TRACE::2020-10-21.18:06:02::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.18:06:02::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.18:06:02::SCWMssOS::-Wextra"

TRACE::2020-10-21.18:06:02::SCWMssOS::"Running Make include in microblaze_0/libsrc/FLC_ctrl_v1_0/src"

TRACE::2020-10-21.18:06:02::SCWMssOS::make -C microblaze_0/libsrc/FLC_ctrl_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-10-21.18:06:02::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-10-21.18:06:02::SCWMssOS::all -Wextra"

TRACE::2020-10-21.18:06:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-21.18:06:03::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.18:06:03::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.18:06:03::SCWMssOS::-Wextra"

TRACE::2020-10-21.18:06:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_6/src"

TRACE::2020-10-21.18:06:03::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-21.18:06:03::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2020-10-21.18:06:03::SCWMssOS::Wextra"

TRACE::2020-10-21.18:06:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-21.18:06:03::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-10-21.18:06:03::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2020-10-21.18:06:03::SCWMssOS::-Wall -Wextra"

TRACE::2020-10-21.18:06:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src"

TRACE::2020-10-21.18:06:03::SCWMssOS::make -C microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2020-10-21.18:06:03::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2020-10-21.18:06:03::SCWMssOS::ions -Wall -Wextra"

TRACE::2020-10-21.18:06:03::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_4/src"

TRACE::2020-10-21.18:06:03::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-10-21.18:06:03::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-10-21.18:06:03::SCWMssOS::all -Wextra"

TRACE::2020-10-21.18:06:03::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_4/src"

TRACE::2020-10-21.18:06:03::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-21.18:06:03::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-10-21.18:06:03::SCWMssOS::xtra"

TRACE::2020-10-21.18:06:03::SCWMssOS::"Compiling bram"

TRACE::2020-10-21.18:06:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_11/src"

TRACE::2020-10-21.18:06:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-21.18:06:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-10-21.18:06:04::SCWMssOS::xtra"

TRACE::2020-10-21.18:06:04::SCWMssOS::"Compiling cpu"

TRACE::2020-10-21.18:06:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/FLC_ctrl_v1_0/src"

TRACE::2020-10-21.18:06:04::SCWMssOS::make -C microblaze_0/libsrc/FLC_ctrl_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-10-21.18:06:04::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-10-21.18:06:04::SCWMssOS:: -Wextra"

TRACE::2020-10-21.18:06:04::SCWMssOS::"Compiling FLC_ctrl..."

TRACE::2020-10-21.18:06:04::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-21.18:06:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-21.18:06:04::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-10-21.18:06:04::SCWMssOS::xtra"

TRACE::2020-10-21.18:06:04::SCWMssOS::"Compiling gpio"

TRACE::2020-10-21.18:06:05::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_6/src"

TRACE::2020-10-21.18:06:05::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-21.18:06:05::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2020-10-21.18:06:05::SCWMssOS::tra"

TRACE::2020-10-21.18:06:05::SCWMssOS::"Compiling iic"

TRACE::2020-10-21.18:06:06::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-21.18:06:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-10-21.18:06:06::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2020-10-21.18:06:06::SCWMssOS::ll -Wextra"

TRACE::2020-10-21.18:06:07::SCWMssOS::"Compiling standalone";

TRACE::2020-10-21.18:06:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src"

TRACE::2020-10-21.18:06:09::SCWMssOS::make -C microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-10-21.18:06:09::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2020-10-21.18:06:09::SCWMssOS::s -Wall -Wextra"

TRACE::2020-10-21.18:06:09::SCWMssOS::"Compiling Touch_Intr_ctrl..."

TRACE::2020-10-21.18:06:09::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src"

TRACE::2020-10-21.18:06:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-10-21.18:06:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-10-21.18:06:09::SCWMssOS:: -Wextra"

TRACE::2020-10-21.18:06:09::SCWMssOS::"Compiling uartlite"

TRACE::2020-10-21.18:06:10::SCWMssOS::'Finished building libraries'

TRACE::2020-10-21.18:06:10::SCWMssOS::Copying to export directory.
TRACE::2020-10-21.18:06:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-21.18:06:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-21.18:06:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-21.18:06:10::SCWSystem::Completed Processing the sysconfig FMC_FSK
LOG::2020-10-21.18:06:10::SCWPlatform::Completed generating the artifacts for system configuration FMC_FSK
TRACE::2020-10-21.18:06:10::SCWPlatform::Started preparing the platform 
TRACE::2020-10-21.18:06:10::SCWSystem::Writing the bif file for system config FMC_FSK
TRACE::2020-10-21.18:06:10::SCWSystem::dir created 
TRACE::2020-10-21.18:06:10::SCWSystem::Writing the bif 
TRACE::2020-10-21.18:06:10::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-21.18:06:10::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-21.18:06:10::SCWPlatform::Completed generating the platform
TRACE::2020-10-21.18:06:10::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:06:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.18:06:10::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.18:06:10::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.18:06:10::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:06:10::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:06:10::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:06:10::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:06:10::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:06:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:06:10::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_1
TRACE::2020-10-21.18:06:10::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-10-21.18:06:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:06:10::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:06:10::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:06:10::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:06:10::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-21.18:06:10::SCWPlatform::updated the xpfm file.
TRACE::2020-10-21.18:06:10::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:06:10::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:06:10::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:06:10::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.18:06:10::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.18:06:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.18:06:10::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_1
TRACE::2020-10-21.18:06:10::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-10-21.18:06:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.18:06:10::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.18:06:10::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.18:06:10::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:06::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:06::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:06::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:08::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:07:08::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-21.19:07:10::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:10::SCWReader::Active system found as  FMC_FSK
TRACE::2020-10-21.19:07:10::SCWReader::Handling sysconfig FMC_FSK
TRACE::2020-10-21.19:07:10::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-21.19:07:10::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:07:10::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:10::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:10::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:07:10::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:07:10::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:10::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:10::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:07:10::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:07:10::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:10::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:10::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:07:10::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:07:10::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:10::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:10::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:07:10::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-21.19:07:10::SCWMssOS::No sw design opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:10::SCWMssOS::mss exists loading the mss file  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:10::SCWMssOS::Opened the sw design from mss  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:10::SCWMssOS::Adding the swdes entry E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.19:07:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-21.19:07:10::SCWMssOS::Opened the sw design.  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:10::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.19:07:10::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.19:07:10::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.19:07:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-21.19:07:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-21.19:07:10::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:07:10::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:10::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:10::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:07:10::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:10::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.19:07:10::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:10::SCWReader::No isolation master present  
TRACE::2020-10-21.19:07:15::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:15::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:15::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:15::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:07:16::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:16::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:16::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:07:16::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:16::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:16::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-10-21.19:07:16::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:07:17::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-21.19:07:17::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:07:17::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:17::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:17::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:07:17::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:07:17::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:17::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:17::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-10-21.19:07:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:07:17::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:17::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.19:07:17::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:17::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-10-21.19:07:17::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:17::SCWPlatform::update - Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-10-21.19:07:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:07:17::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.19:07:17::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.19:07:17::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.19:07:17::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-21.19:07:17::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:17::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:07:17::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-21.19:07:19::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_2
TRACE::2020-10-21.19:07:19::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.19:07:19::SCWMssOS::Writing the mss file completed E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:19::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.19:07:19::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:19::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:19::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:19::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:07:19::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:19::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_2
TRACE::2020-10-21.19:07:19::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_2
TRACE::2020-10-21.19:07:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:07:19::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:19::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.19:07:19::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:19::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-10-21.19:07:27::SCWPlatform::Started generating the artifacts platform FMC_FSK
TRACE::2020-10-21.19:07:27::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-21.19:07:27::SCWPlatform::Started generating the artifacts for system configuration FMC_FSK
LOG::2020-10-21.19:07:27::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-21.19:07:27::SCWSystem::Not a boot domain 
LOG::2020-10-21.19:07:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-21.19:07:27::SCWDomain::Generating domain artifcats
TRACE::2020-10-21.19:07:27::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-21.19:07:27::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-21.19:07:27::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:27::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:27::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:27::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:07:27::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:27::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_2
TRACE::2020-10-21.19:07:27::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_2
TRACE::2020-10-21.19:07:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:07:27::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:27::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.19:07:27::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:27::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-10-21.19:07:27::SCWMssOS::Mss edits present, copying mssfile into export location E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-21.19:07:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-21.19:07:27::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-21.19:07:27::SCWMssOS::doing bsp build ... 
TRACE::2020-10-21.19:07:27::SCWMssOS::System Command Ran  E: & cd  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp & make 
TRACE::2020-10-21.19:07:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_4/src"

TRACE::2020-10-21.19:07:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.19:07:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.19:07:27::SCWMssOS::-Wextra"

TRACE::2020-10-21.19:07:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_11/src"

TRACE::2020-10-21.19:07:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.19:07:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.19:07:27::SCWMssOS::-Wextra"

TRACE::2020-10-21.19:07:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/FLC_ctrl_v1_0/src"

TRACE::2020-10-21.19:07:27::SCWMssOS::make -C microblaze_0/libsrc/FLC_ctrl_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-10-21.19:07:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-10-21.19:07:27::SCWMssOS::all -Wextra"

TRACE::2020-10-21.19:07:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-21.19:07:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.19:07:28::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.19:07:28::SCWMssOS::-Wextra"

TRACE::2020-10-21.19:07:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_6/src"

TRACE::2020-10-21.19:07:28::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-21.19:07:28::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2020-10-21.19:07:28::SCWMssOS::Wextra"

TRACE::2020-10-21.19:07:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-21.19:07:28::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-10-21.19:07:28::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2020-10-21.19:07:28::SCWMssOS::-Wall -Wextra"

TRACE::2020-10-21.19:07:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src"

TRACE::2020-10-21.19:07:28::SCWMssOS::make -C microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2020-10-21.19:07:28::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2020-10-21.19:07:28::SCWMssOS::ions -Wall -Wextra"

TRACE::2020-10-21.19:07:28::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_4/src"

TRACE::2020-10-21.19:07:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-10-21.19:07:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-10-21.19:07:28::SCWMssOS::all -Wextra"

TRACE::2020-10-21.19:07:28::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_4/src"

TRACE::2020-10-21.19:07:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-21.19:07:28::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-10-21.19:07:28::SCWMssOS::xtra"

TRACE::2020-10-21.19:07:28::SCWMssOS::"Compiling bram"

TRACE::2020-10-21.19:07:29::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_11/src"

TRACE::2020-10-21.19:07:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-21.19:07:29::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-10-21.19:07:29::SCWMssOS::xtra"

TRACE::2020-10-21.19:07:29::SCWMssOS::"Compiling cpu"

TRACE::2020-10-21.19:07:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/FLC_ctrl_v1_0/src"

TRACE::2020-10-21.19:07:30::SCWMssOS::make -C microblaze_0/libsrc/FLC_ctrl_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-10-21.19:07:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-10-21.19:07:30::SCWMssOS:: -Wextra"

TRACE::2020-10-21.19:07:30::SCWMssOS::"Compiling FLC_ctrl..."

TRACE::2020-10-21.19:07:30::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-21.19:07:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-21.19:07:30::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-10-21.19:07:30::SCWMssOS::xtra"

TRACE::2020-10-21.19:07:30::SCWMssOS::"Compiling gpio"

TRACE::2020-10-21.19:07:31::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_6/src"

TRACE::2020-10-21.19:07:31::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-21.19:07:31::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2020-10-21.19:07:31::SCWMssOS::tra"

TRACE::2020-10-21.19:07:31::SCWMssOS::"Compiling iic"

TRACE::2020-10-21.19:07:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-21.19:07:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-10-21.19:07:32::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2020-10-21.19:07:32::SCWMssOS::ll -Wextra"

TRACE::2020-10-21.19:07:32::SCWMssOS::"Compiling standalone";

TRACE::2020-10-21.19:07:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src"

TRACE::2020-10-21.19:07:35::SCWMssOS::make -C microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-10-21.19:07:35::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2020-10-21.19:07:35::SCWMssOS::s -Wall -Wextra"

TRACE::2020-10-21.19:07:35::SCWMssOS::"Compiling Touch_Intr_ctrl..."

TRACE::2020-10-21.19:07:35::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src"

TRACE::2020-10-21.19:07:35::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-10-21.19:07:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-10-21.19:07:35::SCWMssOS:: -Wextra"

TRACE::2020-10-21.19:07:35::SCWMssOS::"Compiling uartlite"

TRACE::2020-10-21.19:07:36::SCWMssOS::'Finished building libraries'

TRACE::2020-10-21.19:07:36::SCWMssOS::Copying to export directory.
TRACE::2020-10-21.19:07:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-21.19:07:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-21.19:07:36::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-21.19:07:36::SCWSystem::Completed Processing the sysconfig FMC_FSK
LOG::2020-10-21.19:07:36::SCWPlatform::Completed generating the artifacts for system configuration FMC_FSK
TRACE::2020-10-21.19:07:36::SCWPlatform::Started preparing the platform 
TRACE::2020-10-21.19:07:36::SCWSystem::Writing the bif file for system config FMC_FSK
TRACE::2020-10-21.19:07:36::SCWSystem::dir created 
TRACE::2020-10-21.19:07:36::SCWSystem::Writing the bif 
TRACE::2020-10-21.19:07:36::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-21.19:07:36::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-21.19:07:36::SCWPlatform::Completed generating the platform
TRACE::2020-10-21.19:07:36::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.19:07:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.19:07:36::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.19:07:36::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:36::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:36::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:36::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:07:36::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:36::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_2
TRACE::2020-10-21.19:07:36::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_2
TRACE::2020-10-21.19:07:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:07:36::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:36::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.19:07:36::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:36::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-21.19:07:36::SCWPlatform::updated the xpfm file.
TRACE::2020-10-21.19:07:37::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:37::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:37::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:37::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:07:37::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:07:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:07:37::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_2
TRACE::2020-10-21.19:07:37::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_2
TRACE::2020-10-21.19:07:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:07:37::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:07:37::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.19:07:37::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:09:04::SCWMssOS::cleaning the bsp 
TRACE::2020-10-21.19:09:04::SCWMssOS::System Command Ran  E: & cd  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp & make clean 
TRACE::2020-10-21.19:09:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-10-21.19:09:05::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-10-21.19:09:05::SCWMssOS::make -C microblaze_0/libsrc/FLC_ctrl_v1_0/src -s clean 

TRACE::2020-10-21.19:09:05::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-10-21.19:09:05::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_6/src -s clean 

TRACE::2020-10-21.19:09:05::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2020-10-21.19:09:05::SCWMssOS::make -C microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src -s clean 

TRACE::2020-10-21.19:09:05::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-10-21.19:09:05::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-10-21.19:09:09::SCWPlatform::Started generating the artifacts platform FMC_FSK
TRACE::2020-10-21.19:09:09::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-21.19:09:09::SCWPlatform::Started generating the artifacts for system configuration FMC_FSK
LOG::2020-10-21.19:09:09::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-21.19:09:09::SCWSystem::Not a boot domain 
LOG::2020-10-21.19:09:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-21.19:09:09::SCWDomain::Generating domain artifcats
TRACE::2020-10-21.19:09:09::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-21.19:09:09::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-21.19:09:09::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:09:09::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:09:09::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:09:09::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:09:09::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:09:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:09:09::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_2
TRACE::2020-10-21.19:09:09::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_2
TRACE::2020-10-21.19:09:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:09:09::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:09:09::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.19:09:09::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:09:09::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-10-21.19:09:09::SCWMssOS::Mss edits present, copying mssfile into export location E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:09:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-21.19:09:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-21.19:09:09::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-10-21.19:09:09::SCWMssOS::doing bsp build ... 
TRACE::2020-10-21.19:09:09::SCWMssOS::System Command Ran  E: & cd  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp & make 
TRACE::2020-10-21.19:09:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_4/src"

TRACE::2020-10-21.19:09:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.19:09:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.19:09:10::SCWMssOS::-Wextra"

TRACE::2020-10-21.19:09:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_11/src"

TRACE::2020-10-21.19:09:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.19:09:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.19:09:10::SCWMssOS::-Wextra"

TRACE::2020-10-21.19:09:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/FLC_ctrl_v1_0/src"

TRACE::2020-10-21.19:09:10::SCWMssOS::make -C microblaze_0/libsrc/FLC_ctrl_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-10-21.19:09:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-10-21.19:09:10::SCWMssOS::all -Wextra"

TRACE::2020-10-21.19:09:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-21.19:09:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2020-10-21.19:09:10::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2020-10-21.19:09:10::SCWMssOS::-Wextra"

TRACE::2020-10-21.19:09:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/iic_v3_6/src"

TRACE::2020-10-21.19:09:10::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2020-10-21.19:09:10::SCWMssOS::_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -
TRACE::2020-10-21.19:09:10::SCWMssOS::Wextra"

TRACE::2020-10-21.19:09:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-21.19:09:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-10-21.19:09:10::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2020-10-21.19:09:10::SCWMssOS::-Wall -Wextra"

TRACE::2020-10-21.19:09:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src"

TRACE::2020-10-21.19:09:10::SCWMssOS::make -C microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-a
TRACE::2020-10-21.19:09:10::SCWMssOS::r" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sect
TRACE::2020-10-21.19:09:10::SCWMssOS::ions -Wall -Wextra"

TRACE::2020-10-21.19:09:10::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_4/src"

TRACE::2020-10-21.19:09:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-10-21.19:09:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-10-21.19:09:10::SCWMssOS::all -Wextra"

TRACE::2020-10-21.19:09:10::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_4/src"

TRACE::2020-10-21.19:09:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-21.19:09:10::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-10-21.19:09:10::SCWMssOS::xtra"

TRACE::2020-10-21.19:09:10::SCWMssOS::"Compiling bram"

TRACE::2020-10-21.19:09:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_11/src"

TRACE::2020-10-21.19:09:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-21.19:09:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-10-21.19:09:11::SCWMssOS::xtra"

TRACE::2020-10-21.19:09:11::SCWMssOS::"Compiling cpu"

TRACE::2020-10-21.19:09:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/FLC_ctrl_v1_0/src"

TRACE::2020-10-21.19:09:11::SCWMssOS::make -C microblaze_0/libsrc/FLC_ctrl_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-10-21.19:09:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-10-21.19:09:11::SCWMssOS:: -Wextra"

TRACE::2020-10-21.19:09:11::SCWMssOS::"Compiling FLC_ctrl..."

TRACE::2020-10-21.19:09:11::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_6/src"

TRACE::2020-10-21.19:09:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2020-10-21.19:09:11::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2020-10-21.19:09:11::SCWMssOS::xtra"

TRACE::2020-10-21.19:09:12::SCWMssOS::"Compiling gpio"

TRACE::2020-10-21.19:09:12::SCWMssOS::"Running Make libs in microblaze_0/libsrc/iic_v3_6/src"

TRACE::2020-10-21.19:09:12::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2020-10-21.19:09:12::SCWMssOS::AGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wex
TRACE::2020-10-21.19:09:12::SCWMssOS::tra"

TRACE::2020-10-21.19:09:12::SCWMssOS::"Compiling iic"

TRACE::2020-10-21.19:09:14::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_2/src"

TRACE::2020-10-21.19:09:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-10-21.19:09:14::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2020-10-21.19:09:14::SCWMssOS::ll -Wextra"

TRACE::2020-10-21.19:09:14::SCWMssOS::"Compiling standalone";

TRACE::2020-10-21.19:09:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src"

TRACE::2020-10-21.19:09:16::SCWMssOS::make -C microblaze_0/libsrc/Touch_Intr_ctrl_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-10-21.19:09:16::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2020-10-21.19:09:16::SCWMssOS::s -Wall -Wextra"

TRACE::2020-10-21.19:09:16::SCWMssOS::"Compiling Touch_Intr_ctrl..."

TRACE::2020-10-21.19:09:16::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src"

TRACE::2020-10-21.19:09:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-10-21.19:09:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-10-21.19:09:16::SCWMssOS:: -Wextra"

TRACE::2020-10-21.19:09:17::SCWMssOS::"Compiling uartlite"

TRACE::2020-10-21.19:09:17::SCWMssOS::'Finished building libraries'

TRACE::2020-10-21.19:09:17::SCWMssOS::Copying to export directory.
TRACE::2020-10-21.19:09:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-21.19:09:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-21.19:09:18::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-21.19:09:18::SCWSystem::Completed Processing the sysconfig FMC_FSK
LOG::2020-10-21.19:09:18::SCWPlatform::Completed generating the artifacts for system configuration FMC_FSK
TRACE::2020-10-21.19:09:18::SCWPlatform::Started preparing the platform 
TRACE::2020-10-21.19:09:18::SCWSystem::Writing the bif file for system config FMC_FSK
TRACE::2020-10-21.19:09:18::SCWSystem::dir created 
TRACE::2020-10-21.19:09:18::SCWSystem::Writing the bif 
TRACE::2020-10-21.19:09:18::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-21.19:09:18::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-21.19:09:18::SCWPlatform::Completed generating the platform
TRACE::2020-10-21.19:09:18::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:09:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.19:09:18::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.19:09:18::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.19:09:18::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:09:18::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:09:18::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:09:18::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:09:18::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:09:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:09:18::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_2
TRACE::2020-10-21.19:09:18::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_2
TRACE::2020-10-21.19:09:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:09:18::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:09:18::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.19:09:18::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:09:18::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-21.19:09:18::SCWPlatform::updated the xpfm file.
TRACE::2020-10-21.19:09:18::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:09:18::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:09:18::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:09:18::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.19:09:18::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.19:09:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.19:09:18::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_2
TRACE::2020-10-21.19:09:18::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_2
TRACE::2020-10-21.19:09:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.19:09:18::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.19:09:18::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.19:09:18::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:37::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:37::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:37::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:40::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.20:35:40::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:35:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-21.20:35:42::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:42::SCWReader::Active system found as  FMC_FSK
TRACE::2020-10-21.20:35:42::SCWReader::Handling sysconfig FMC_FSK
TRACE::2020-10-21.20:35:42::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-21.20:35:42::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.20:35:42::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:35:42::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:42::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.20:35:42::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.20:35:42::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:35:42::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:42::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.20:35:42::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.20:35:42::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:35:42::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:42::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.20:35:42::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.20:35:42::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:35:42::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:42::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.20:35:42::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-21.20:35:42::SCWMssOS::No sw design opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:42::SCWMssOS::mss exists loading the mss file  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:42::SCWMssOS::Opened the sw design from mss  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:42::SCWMssOS::Adding the swdes entry E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.20:35:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-21.20:35:42::SCWMssOS::Opened the sw design.  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:42::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.20:35:42::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.20:35:42::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.20:35:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-21.20:35:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-21.20:35:42::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.20:35:42::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:35:42::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:42::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.20:35:42::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:42::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.20:35:42::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:42::SCWReader::No isolation master present  
TRACE::2020-10-21.20:35:47::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:47::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:47::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:47::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.20:35:47::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:35:47::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:47::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.20:35:47::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:47::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:47::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-10-21.20:35:47::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.20:35:49::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-21.20:35:49::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.20:35:49::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:35:49::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:49::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.20:35:49::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.20:35:49::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:35:49::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:49::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_4
TRACE::2020-10-21.20:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.20:35:49::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:49::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.20:35:49::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:49::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-10-21.20:35:49::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:35:49::SCWPlatform::update - Opened existing hwdb FMC_LCD_test_top_5
TRACE::2020-10-21.20:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.20:35:49::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.20:35:49::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.20:35:49::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.20:35:49::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-21.20:35:49::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:49::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.20:35:49::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:35:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-21.20:35:50::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_6
TRACE::2020-10-21.20:35:50::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.20:35:50::SCWMssOS::Writing the mss file completed E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:50::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.20:35:50::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:50::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:50::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:50::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.20:35:50::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:35:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:35:50::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_6
TRACE::2020-10-21.20:35:50::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_6
TRACE::2020-10-21.20:35:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.20:35:50::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:50::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.20:35:50::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:35:50::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-10-21.20:35:59::SCWPlatform::Started generating the artifacts platform FMC_FSK
TRACE::2020-10-21.20:35:59::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-21.20:36:00::SCWPlatform::Started generating the artifacts for system configuration FMC_FSK
LOG::2020-10-21.20:36:00::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-21.20:36:00::SCWSystem::Not a boot domain 
LOG::2020-10-21.20:36:00::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-21.20:36:00::SCWDomain::Generating domain artifcats
TRACE::2020-10-21.20:36:00::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-21.20:36:00::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-21.20:36:00::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:36:00::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:36:00::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:36:00::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.20:36:00::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:36:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:36:00::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_6
TRACE::2020-10-21.20:36:00::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_6
TRACE::2020-10-21.20:36:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.20:36:00::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:36:00::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.20:36:00::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:36:00::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-10-21.20:36:00::SCWMssOS::Mss edits present, copying mssfile into export location E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:36:00::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-21.20:36:00::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-21.20:36:00::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-21.20:36:00::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-21.20:36:00::SCWMssOS::Copying to export directory.
TRACE::2020-10-21.20:36:00::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-21.20:36:00::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-21.20:36:00::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-21.20:36:00::SCWSystem::Completed Processing the sysconfig FMC_FSK
LOG::2020-10-21.20:36:00::SCWPlatform::Completed generating the artifacts for system configuration FMC_FSK
TRACE::2020-10-21.20:36:00::SCWPlatform::Started preparing the platform 
TRACE::2020-10-21.20:36:00::SCWSystem::Writing the bif file for system config FMC_FSK
TRACE::2020-10-21.20:36:00::SCWSystem::dir created 
TRACE::2020-10-21.20:36:00::SCWSystem::Writing the bif 
TRACE::2020-10-21.20:36:00::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-21.20:36:00::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-21.20:36:00::SCWPlatform::Completed generating the platform
TRACE::2020-10-21.20:36:00::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:36:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.20:36:00::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.20:36:00::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.20:36:00::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:36:00::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:36:00::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:36:00::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.20:36:00::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:36:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:36:00::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_6
TRACE::2020-10-21.20:36:00::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_6
TRACE::2020-10-21.20:36:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.20:36:00::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:36:00::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.20:36:00::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:36:00::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-21.20:36:00::SCWPlatform::updated the xpfm file.
TRACE::2020-10-21.20:36:00::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:36:00::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:36:00::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:36:00::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.20:36:00::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.20:36:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.20:36:00::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_6
TRACE::2020-10-21.20:36:00::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_6
TRACE::2020-10-21.20:36:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.20:36:00::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.20:36:00::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.20:36:00::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:07:00::SCWPlatform::Clearing the existing platform
TRACE::2020-10-21.21:07:00::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-21.21:07:00::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:07:00::SCWSystem::Clearing the domains completed.
TRACE::2020-10-21.21:07:00::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-21.21:07:00::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:00::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:00::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:07:00::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:07:00::SCWPlatform::Removing the HwDB with name E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:00::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:00::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:00::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:00::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:07:00::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:07:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-21.21:07:02::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_8
TRACE::2020-10-21.21:07:02::SCWReader::Active system found as  FMC_FSK
TRACE::2020-10-21.21:07:02::SCWReader::Handling sysconfig FMC_FSK
TRACE::2020-10-21.21:07:02::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-21.21:07:02::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:07:02::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:07:02::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_8
TRACE::2020-10-21.21:07:02::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_8
TRACE::2020-10-21.21:07:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:07:02::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:07:02::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:07:02::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_8
TRACE::2020-10-21.21:07:02::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_8
TRACE::2020-10-21.21:07:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:07:02::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:07:02::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:07:02::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_8
TRACE::2020-10-21.21:07:02::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_8
TRACE::2020-10-21.21:07:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:07:02::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:07:02::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:07:02::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_8
TRACE::2020-10-21.21:07:02::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_8
TRACE::2020-10-21.21:07:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:07:02::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:07:02::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-21.21:07:02::SCWMssOS::No sw design opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:07:02::SCWMssOS::mss exists loading the mss file  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:07:02::SCWMssOS::Opened the sw design from mss  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:07:02::SCWMssOS::Adding the swdes entry E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.21:07:02::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-21.21:07:02::SCWMssOS::Opened the sw design.  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:07:02::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:07:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.21:07:02::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.21:07:02::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.21:07:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-21.21:07:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-21.21:07:02::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:07:02::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:07:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:07:02::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_8
TRACE::2020-10-21.21:07:02::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_8
TRACE::2020-10-21.21:07:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:07:02::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:07:02::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:07:02::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:07:02::SCWReader::No isolation master present  
TRACE::2020-10-21.21:14:29::SCWPlatform::Clearing the existing platform
TRACE::2020-10-21.21:14:29::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-21.21:14:29::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:29::SCWSystem::Clearing the domains completed.
TRACE::2020-10-21.21:14:29::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-21.21:14:29::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:29::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:29::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:29::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:29::SCWPlatform::Removing the HwDB with name E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:29::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:29::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:29::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:29::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:29::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-21.21:14:31::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWReader::Active system found as  FMC_FSK
TRACE::2020-10-21.21:14:31::SCWReader::Handling sysconfig FMC_FSK
TRACE::2020-10-21.21:14:31::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:31::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:31::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:31::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:31::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:31::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-21.21:14:31::SCWMssOS::No sw design opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::mss exists loading the mss file  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::Opened the sw design from mss  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::Adding the swdes entry E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.21:14:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-21.21:14:31::SCWMssOS::Opened the sw design.  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.21:14:31::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.21:14:31::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.21:14:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-21.21:14:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:31::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:31::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:14:31::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWReader::No isolation master present  
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:31::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:31::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:14:31::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::In reload Mss file.
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:31::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:31::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

KEYINFO::2020-10-21.21:14:31::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-10-21.21:14:31::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-10-21.21:14:31::SCWMssOS::Cleared the swdb table entry
TRACE::2020-10-21.21:14:31::SCWMssOS::No sw design opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::mss exists loading the mss file  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::Opened the sw design from mss  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::Adding the swdes entry E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.21:14:31::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-21.21:14:31::SCWMssOS::Opened the sw design.  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.21:14:31::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.21:14:31::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:31::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:31::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:31::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:14:31::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:31::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:37::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:37::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:37::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:37::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:37::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:37::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:37::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:37::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:37::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:37::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-10-21.21:14:37::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:38::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-21.21:14:38::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:38::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:38::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:38::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:38::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:38::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:38::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:38::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_9
TRACE::2020-10-21.21:14:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:38::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-21.21:14:38::SCWMssOS::No sw design opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:38::SCWMssOS::mss exists loading the mss file  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:38::SCWMssOS::Opened the sw design from mss  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:38::SCWMssOS::Adding the swdes entry E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.21:14:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-21.21:14:38::SCWMssOS::Opened the sw design.  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:38::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-10-21.21:14:38::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:38::SCWPlatform::update - Opened existing hwdb FMC_LCD_test_top_10
TRACE::2020-10-21.21:14:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:38::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.21:14:38::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.21:14:38::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.21:14:38::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-21.21:14:38::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:38::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:38::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-21.21:14:40::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_11
TRACE::2020-10-21.21:14:40::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.21:14:40::SCWMssOS::Writing the mss file completed E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:40::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.21:14:40::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:40::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:40::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:40::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:40::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:40::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_11
TRACE::2020-10-21.21:14:40::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_11
TRACE::2020-10-21.21:14:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:40::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:40::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:14:40::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:40::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-21.21:14:41::SCWPlatform::Clearing the existing platform
TRACE::2020-10-21.21:14:41::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-21.21:14:41::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:41::SCWSystem::Clearing the domains completed.
TRACE::2020-10-21.21:14:41::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-21.21:14:41::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:41::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:41::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:41::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:41::SCWPlatform::Removing the HwDB with name E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:41::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:41::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:41::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:41::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:41::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-21.21:14:43::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_12
TRACE::2020-10-21.21:14:43::SCWReader::Active system found as  FMC_FSK
TRACE::2020-10-21.21:14:43::SCWReader::Handling sysconfig FMC_FSK
TRACE::2020-10-21.21:14:43::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-21.21:14:43::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:43::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:43::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_12
TRACE::2020-10-21.21:14:43::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_12
TRACE::2020-10-21.21:14:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:43::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:43::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:43::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_12
TRACE::2020-10-21.21:14:43::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_12
TRACE::2020-10-21.21:14:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:43::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:43::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:43::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_12
TRACE::2020-10-21.21:14:43::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_12
TRACE::2020-10-21.21:14:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:43::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:43::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:43::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_12
TRACE::2020-10-21.21:14:43::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_12
TRACE::2020-10-21.21:14:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:43::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-21.21:14:43::SCWMssOS::No sw design opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:43::SCWMssOS::mss exists loading the mss file  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:43::SCWMssOS::Opened the sw design from mss  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:43::SCWMssOS::Adding the swdes entry E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.21:14:43::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-21.21:14:43::SCWMssOS::Opened the sw design.  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:43::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.21:14:43::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.21:14:43::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.21:14:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-21.21:14:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-21.21:14:43::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:43::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:43::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_12
TRACE::2020-10-21.21:14:43::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_12
TRACE::2020-10-21.21:14:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:43::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:43::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:14:43::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:43::SCWReader::No isolation master present  
LOG::2020-10-21.21:14:47::SCWPlatform::Started generating the artifacts platform FMC_FSK
TRACE::2020-10-21.21:14:47::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-21.21:14:47::SCWPlatform::Started generating the artifacts for system configuration FMC_FSK
LOG::2020-10-21.21:14:47::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-21.21:14:47::SCWSystem::Not a boot domain 
LOG::2020-10-21.21:14:47::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-21.21:14:47::SCWDomain::Generating domain artifcats
TRACE::2020-10-21.21:14:47::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-21.21:14:47::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-21.21:14:47::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:47::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:47::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:47::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:47::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:47::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_12
TRACE::2020-10-21.21:14:47::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-10-21.21:14:47::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-10-21.21:14:47::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_13
TRACE::2020-10-21.21:14:47::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:47::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:14:47::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:47::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-10-21.21:14:47::SCWMssOS::Mss edits present, copying mssfile into export location E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:47::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-21.21:14:47::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-21.21:14:47::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-21.21:14:47::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-21.21:14:47::SCWMssOS::Copying to export directory.
TRACE::2020-10-21.21:14:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-21.21:14:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-21.21:14:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-21.21:14:48::SCWSystem::Completed Processing the sysconfig FMC_FSK
LOG::2020-10-21.21:14:48::SCWPlatform::Completed generating the artifacts for system configuration FMC_FSK
TRACE::2020-10-21.21:14:48::SCWPlatform::Started preparing the platform 
TRACE::2020-10-21.21:14:48::SCWSystem::Writing the bif file for system config FMC_FSK
TRACE::2020-10-21.21:14:48::SCWSystem::dir created 
TRACE::2020-10-21.21:14:48::SCWSystem::Writing the bif 
TRACE::2020-10-21.21:14:48::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-21.21:14:48::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-21.21:14:48::SCWPlatform::Completed generating the platform
TRACE::2020-10-21.21:14:48::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.21:14:48::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.21:14:48::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.21:14:48::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:48::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:48::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:48::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:48::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:48::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_13
TRACE::2020-10-21.21:14:48::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_13
TRACE::2020-10-21.21:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:48::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:48::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:14:48::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:48::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-21.21:14:48::SCWPlatform::updated the xpfm file.
TRACE::2020-10-21.21:14:48::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:48::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:48::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:48::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:14:48::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:14:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:14:48::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_13
TRACE::2020-10-21.21:14:48::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_13
TRACE::2020-10-21.21:14:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:14:48::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:14:48::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:14:48::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:14::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:14::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:14::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_13
TRACE::2020-10-21.21:31:14::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_13
TRACE::2020-10-21.21:31:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:31:14::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:14::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:14::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-10-21.21:31:14::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:31:16::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-21.21:31:16::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:16::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:16::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_13
TRACE::2020-10-21.21:31:16::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_13
TRACE::2020-10-21.21:31:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:31:16::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:16::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:16::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_13
TRACE::2020-10-21.21:31:16::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_13
TRACE::2020-10-21.21:31:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:31:16::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:16::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:31:16::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:16::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-10-21.21:31:16::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:16::SCWPlatform::update - Opened existing hwdb FMC_LCD_test_top_15
TRACE::2020-10-21.21:31:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:31:16::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.21:31:16::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.21:31:16::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.21:31:16::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-21.21:31:16::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:16::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:16::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-21.21:31:18::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_16
TRACE::2020-10-21.21:31:18::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.21:31:18::SCWMssOS::Writing the mss file completed E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:18::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.21:31:18::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:18::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:18::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:18::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:18::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:18::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_16
TRACE::2020-10-21.21:31:18::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_16
TRACE::2020-10-21.21:31:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:31:18::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:18::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:31:18::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:18::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-21.21:31:19::SCWPlatform::Clearing the existing platform
TRACE::2020-10-21.21:31:19::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-21.21:31:19::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:19::SCWSystem::Clearing the domains completed.
TRACE::2020-10-21.21:31:19::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-21.21:31:19::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:19::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:19::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:19::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:19::SCWPlatform::Removing the HwDB with name E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:19::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:19::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:19::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:19::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:19::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-21.21:31:21::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_17
TRACE::2020-10-21.21:31:21::SCWReader::Active system found as  FMC_FSK
TRACE::2020-10-21.21:31:21::SCWReader::Handling sysconfig FMC_FSK
TRACE::2020-10-21.21:31:21::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-21.21:31:21::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:21::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:21::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_17
TRACE::2020-10-21.21:31:21::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_17
TRACE::2020-10-21.21:31:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:31:21::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:21::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:21::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_17
TRACE::2020-10-21.21:31:21::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_17
TRACE::2020-10-21.21:31:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:31:21::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:21::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:21::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_17
TRACE::2020-10-21.21:31:21::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_17
TRACE::2020-10-21.21:31:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:31:21::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:21::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:21::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_17
TRACE::2020-10-21.21:31:21::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_17
TRACE::2020-10-21.21:31:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:31:21::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-21.21:31:21::SCWMssOS::No sw design opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:21::SCWMssOS::mss exists loading the mss file  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:21::SCWMssOS::Opened the sw design from mss  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:21::SCWMssOS::Adding the swdes entry E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.21:31:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-21.21:31:21::SCWMssOS::Opened the sw design.  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:21::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.21:31:21::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.21:31:21::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.21:31:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-21.21:31:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-21.21:31:21::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:21::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:21::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_17
TRACE::2020-10-21.21:31:21::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_17
TRACE::2020-10-21.21:31:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:31:21::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:21::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:31:21::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:21::SCWReader::No isolation master present  
LOG::2020-10-21.21:31:27::SCWPlatform::Started generating the artifacts platform FMC_FSK
TRACE::2020-10-21.21:31:27::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-21.21:31:27::SCWPlatform::Started generating the artifacts for system configuration FMC_FSK
LOG::2020-10-21.21:31:27::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-21.21:31:27::SCWSystem::Not a boot domain 
LOG::2020-10-21.21:31:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-21.21:31:27::SCWDomain::Generating domain artifcats
TRACE::2020-10-21.21:31:27::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-21.21:31:27::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-21.21:31:27::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:27::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:27::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:27::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:27::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:27::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_17
TRACE::2020-10-21.21:31:27::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-10-21.21:31:27::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-10-21.21:31:28::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_18
TRACE::2020-10-21.21:31:28::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:28::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:31:28::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:28::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-10-21.21:31:28::SCWMssOS::Mss edits present, copying mssfile into export location E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-21.21:31:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-21.21:31:28::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-21.21:31:28::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-21.21:31:28::SCWMssOS::Copying to export directory.
TRACE::2020-10-21.21:31:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-21.21:31:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-21.21:31:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-21.21:31:28::SCWSystem::Completed Processing the sysconfig FMC_FSK
LOG::2020-10-21.21:31:28::SCWPlatform::Completed generating the artifacts for system configuration FMC_FSK
TRACE::2020-10-21.21:31:28::SCWPlatform::Started preparing the platform 
TRACE::2020-10-21.21:31:28::SCWSystem::Writing the bif file for system config FMC_FSK
TRACE::2020-10-21.21:31:28::SCWSystem::dir created 
TRACE::2020-10-21.21:31:28::SCWSystem::Writing the bif 
TRACE::2020-10-21.21:31:28::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-21.21:31:28::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-21.21:31:28::SCWPlatform::Completed generating the platform
TRACE::2020-10-21.21:31:28::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.21:31:28::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.21:31:28::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.21:31:28::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:28::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:28::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:28::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:28::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:28::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_18
TRACE::2020-10-21.21:31:28::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_18
TRACE::2020-10-21.21:31:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:31:28::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:28::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:31:28::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:28::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-21.21:31:28::SCWPlatform::updated the xpfm file.
TRACE::2020-10-21.21:31:28::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:28::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:28::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:28::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.21:31:28::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.21:31:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.21:31:28::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_18
TRACE::2020-10-21.21:31:28::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_18
TRACE::2020-10-21.21:31:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.21:31:28::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.21:31:28::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.21:31:28::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:52::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:52::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:52::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:52::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:04:52::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:04:52::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_18
TRACE::2020-10-21.22:04:52::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_18
TRACE::2020-10-21.22:04:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.22:04:52::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:52::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:52::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-10-21.22:04:53::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.22:04:54::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-21.22:04:54::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:04:54::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:04:54::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_18
TRACE::2020-10-21.22:04:54::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_18
TRACE::2020-10-21.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.22:04:54::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:04:54::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:04:54::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_18
TRACE::2020-10-21.22:04:54::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_18
TRACE::2020-10-21.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.22:04:54::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:54::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.22:04:54::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:54::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-10-21.22:04:54::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:04:54::SCWPlatform::update - Opened existing hwdb FMC_LCD_test_top_20
TRACE::2020-10-21.22:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.22:04:54::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.22:04:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.22:04:54::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.22:04:54::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-21.22:04:54::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:54::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:04:54::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:04:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-21.22:04:56::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_21
TRACE::2020-10-21.22:04:56::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.22:04:56::SCWMssOS::Writing the mss file completed E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:56::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.22:04:56::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:56::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:56::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:56::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:04:56::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:04:56::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_21
TRACE::2020-10-21.22:04:56::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_21
TRACE::2020-10-21.22:04:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.22:04:56::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:56::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.22:04:56::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:56::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-21.22:04:57::SCWPlatform::Clearing the existing platform
TRACE::2020-10-21.22:04:57::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-21.22:04:57::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:57::SCWSystem::Clearing the domains completed.
TRACE::2020-10-21.22:04:57::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-21.22:04:57::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:57::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:57::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:04:57::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:04:57::SCWPlatform::Removing the HwDB with name E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:57::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:57::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:57::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:57::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:04:57::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:04:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-21.22:04:59::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_22
TRACE::2020-10-21.22:04:59::SCWReader::Active system found as  FMC_FSK
TRACE::2020-10-21.22:04:59::SCWReader::Handling sysconfig FMC_FSK
TRACE::2020-10-21.22:04:59::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-21.22:04:59::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:04:59::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:04:59::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_22
TRACE::2020-10-21.22:04:59::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_22
TRACE::2020-10-21.22:04:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.22:04:59::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:04:59::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:04:59::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_22
TRACE::2020-10-21.22:04:59::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_22
TRACE::2020-10-21.22:04:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.22:04:59::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:04:59::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:04:59::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_22
TRACE::2020-10-21.22:04:59::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_22
TRACE::2020-10-21.22:04:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.22:04:59::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:04:59::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:04:59::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_22
TRACE::2020-10-21.22:04:59::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_22
TRACE::2020-10-21.22:04:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.22:04:59::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-21.22:04:59::SCWMssOS::No sw design opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:59::SCWMssOS::mss exists loading the mss file  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:59::SCWMssOS::Opened the sw design from mss  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:59::SCWMssOS::Adding the swdes entry E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-21.22:04:59::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-21.22:04:59::SCWMssOS::Opened the sw design.  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:59::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.22:04:59::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.22:04:59::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.22:04:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-21.22:04:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-21.22:04:59::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:04:59::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:04:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:04:59::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_22
TRACE::2020-10-21.22:04:59::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_22
TRACE::2020-10-21.22:04:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.22:04:59::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:59::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.22:04:59::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:04:59::SCWReader::No isolation master present  
LOG::2020-10-21.22:05:14::SCWPlatform::Started generating the artifacts platform FMC_FSK
TRACE::2020-10-21.22:05:14::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-21.22:05:15::SCWPlatform::Started generating the artifacts for system configuration FMC_FSK
LOG::2020-10-21.22:05:15::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-21.22:05:15::SCWSystem::Not a boot domain 
LOG::2020-10-21.22:05:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-21.22:05:15::SCWDomain::Generating domain artifcats
TRACE::2020-10-21.22:05:15::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-21.22:05:15::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-21.22:05:15::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:05:15::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:05:15::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:05:15::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:05:15::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:05:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:05:15::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_22
TRACE::2020-10-21.22:05:15::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-10-21.22:05:15::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-10-21.22:05:15::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_23
TRACE::2020-10-21.22:05:15::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:05:15::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.22:05:15::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:05:15::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-10-21.22:05:15::SCWMssOS::Mss edits present, copying mssfile into export location E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:05:15::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-21.22:05:15::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-21.22:05:15::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-21.22:05:15::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-21.22:05:15::SCWMssOS::Copying to export directory.
TRACE::2020-10-21.22:05:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-21.22:05:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-21.22:05:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-21.22:05:15::SCWSystem::Completed Processing the sysconfig FMC_FSK
LOG::2020-10-21.22:05:15::SCWPlatform::Completed generating the artifacts for system configuration FMC_FSK
TRACE::2020-10-21.22:05:15::SCWPlatform::Started preparing the platform 
TRACE::2020-10-21.22:05:15::SCWSystem::Writing the bif file for system config FMC_FSK
TRACE::2020-10-21.22:05:15::SCWSystem::dir created 
TRACE::2020-10-21.22:05:15::SCWSystem::Writing the bif 
TRACE::2020-10-21.22:05:15::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-21.22:05:15::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-21.22:05:15::SCWPlatform::Completed generating the platform
TRACE::2020-10-21.22:05:15::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:05:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-21.22:05:15::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-21.22:05:15::SCWMssOS::Commit changes completed.
TRACE::2020-10-21.22:05:15::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:05:15::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:05:15::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:05:15::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:05:15::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:05:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:05:15::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_23
TRACE::2020-10-21.22:05:15::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_23
TRACE::2020-10-21.22:05:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.22:05:15::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:05:15::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.22:05:15::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:05:15::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-21.22:05:15::SCWPlatform::updated the xpfm file.
TRACE::2020-10-21.22:05:16::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:05:16::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:05:16::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:05:16::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-21.22:05:16::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-21.22:05:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-21.22:05:16::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_23
TRACE::2020-10-21.22:05:16::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_23
TRACE::2020-10-21.22:05:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-21.22:05:16::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-21.22:05:16::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-21.22:05:16::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:07:53::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:53::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:53::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:53::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:07:53::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:07:53::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_23
TRACE::2020-10-22.09:07:53::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_23
TRACE::2020-10-22.09:07:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:07:54::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:54::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:54::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-10-22.09:07:54::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:07:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-22.09:07:57::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:57::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:57::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:57::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:07:57::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:07:57::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_23
TRACE::2020-10-22.09:07:57::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_23
TRACE::2020-10-22.09:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:07:57::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:57::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:57::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:57::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:07:58::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:07:58::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_23
TRACE::2020-10-22.09:07:58::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_23
TRACE::2020-10-22.09:07:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:07:58::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:07:58::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-22.09:07:58::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:07:58::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:58::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:58::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:58::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-10-22.09:07:58::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:07:58::SCWPlatform::update - Opened existing hwdb FMC_LCD_test_top_25
TRACE::2020-10-22.09:07:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:07:58::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:07:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-22.09:07:58::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-22.09:07:58::SCWMssOS::Commit changes completed.
TRACE::2020-10-22.09:07:58::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-22.09:07:58::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:07:58::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:58::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:58::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:58::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:07:58::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:07:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:07:58::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-22.09:08:00::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_26
TRACE::2020-10-22.09:08:00::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:00::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-22.09:08:00::SCWMssOS::Writing the mss file completed E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:00::SCWMssOS::Commit changes completed.
TRACE::2020-10-22.09:08:00::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:00::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:00::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:00::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:08:00::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:08:00::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_26
TRACE::2020-10-22.09:08:00::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_26
TRACE::2020-10-22.09:08:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:08:00::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:00::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-22.09:08:00::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:00::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-22.09:08:02::SCWPlatform::Clearing the existing platform
TRACE::2020-10-22.09:08:02::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-22.09:08:02::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:02::SCWSystem::Clearing the domains completed.
TRACE::2020-10-22.09:08:02::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-22.09:08:02::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:02::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:02::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:08:02::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:08:02::SCWPlatform::Removing the HwDB with name E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:02::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:02::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:02::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:02::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:08:02::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:08:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-22.09:08:04::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_27
TRACE::2020-10-22.09:08:04::SCWReader::Active system found as  FMC_FSK
TRACE::2020-10-22.09:08:04::SCWReader::Handling sysconfig FMC_FSK
TRACE::2020-10-22.09:08:04::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-22.09:08:04::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:08:04::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:08:04::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_27
TRACE::2020-10-22.09:08:04::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_27
TRACE::2020-10-22.09:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:08:04::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:08:04::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:08:04::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_27
TRACE::2020-10-22.09:08:04::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_27
TRACE::2020-10-22.09:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:08:04::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:08:04::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:08:04::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_27
TRACE::2020-10-22.09:08:04::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_27
TRACE::2020-10-22.09:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:08:04::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:08:04::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:08:04::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_27
TRACE::2020-10-22.09:08:04::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_27
TRACE::2020-10-22.09:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:08:04::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-22.09:08:04::SCWMssOS::No sw design opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:04::SCWMssOS::mss exists loading the mss file  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:04::SCWMssOS::Opened the sw design from mss  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:04::SCWMssOS::Adding the swdes entry E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-22.09:08:04::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-22.09:08:04::SCWMssOS::Opened the sw design.  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:04::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-22.09:08:04::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-22.09:08:04::SCWMssOS::Commit changes completed.
TRACE::2020-10-22.09:08:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-22.09:08:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-22.09:08:04::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:08:04::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:08:04::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_27
TRACE::2020-10-22.09:08:04::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_27
TRACE::2020-10-22.09:08:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:08:04::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:04::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-22.09:08:04::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:04::SCWReader::No isolation master present  
LOG::2020-10-22.09:08:09::SCWPlatform::Started generating the artifacts platform FMC_FSK
TRACE::2020-10-22.09:08:09::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-22.09:08:10::SCWPlatform::Started generating the artifacts for system configuration FMC_FSK
LOG::2020-10-22.09:08:10::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-22.09:08:10::SCWSystem::Not a boot domain 
LOG::2020-10-22.09:08:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-22.09:08:10::SCWDomain::Generating domain artifcats
TRACE::2020-10-22.09:08:10::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-22.09:08:10::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-22.09:08:10::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:10::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:10::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:10::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:08:10::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:08:10::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_27
TRACE::2020-10-22.09:08:10::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-10-22.09:08:10::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-10-22.09:08:11::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_28
TRACE::2020-10-22.09:08:11::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:11::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-22.09:08:11::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:11::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-10-22.09:08:11::SCWMssOS::Mss edits present, copying mssfile into export location E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-22.09:08:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-22.09:08:11::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-22.09:08:11::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-22.09:08:11::SCWMssOS::Copying to export directory.
TRACE::2020-10-22.09:08:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-22.09:08:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-22.09:08:12::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-22.09:08:12::SCWSystem::Completed Processing the sysconfig FMC_FSK
LOG::2020-10-22.09:08:12::SCWPlatform::Completed generating the artifacts for system configuration FMC_FSK
TRACE::2020-10-22.09:08:12::SCWPlatform::Started preparing the platform 
TRACE::2020-10-22.09:08:12::SCWSystem::Writing the bif file for system config FMC_FSK
TRACE::2020-10-22.09:08:12::SCWSystem::dir created 
TRACE::2020-10-22.09:08:12::SCWSystem::Writing the bif 
TRACE::2020-10-22.09:08:12::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-22.09:08:12::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-22.09:08:12::SCWPlatform::Completed generating the platform
TRACE::2020-10-22.09:08:12::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-22.09:08:12::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-22.09:08:12::SCWMssOS::Commit changes completed.
TRACE::2020-10-22.09:08:12::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:12::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:12::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:12::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:08:12::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:08:13::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_28
TRACE::2020-10-22.09:08:13::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_28
TRACE::2020-10-22.09:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:08:13::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:13::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-22.09:08:13::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:13::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-22.09:08:13::SCWPlatform::updated the xpfm file.
TRACE::2020-10-22.09:08:13::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:13::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:13::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:13::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:08:13::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:08:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:08:13::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_28
TRACE::2020-10-22.09:08:13::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_28
TRACE::2020-10-22.09:08:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:08:13::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:08:13::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-22.09:08:13::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:30::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:30::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:30::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:30::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:31:30::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:31:30::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_28
TRACE::2020-10-22.09:31:30::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_28
TRACE::2020-10-22.09:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:31:30::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:30::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:30::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-10-22.09:31:30::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:31:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:31:32::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-10-22.09:31:32::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:31:32::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:31:32::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_28
TRACE::2020-10-22.09:31:32::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_28
TRACE::2020-10-22.09:31:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:31:32::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:31:32::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:31:32::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_28
TRACE::2020-10-22.09:31:32::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_28
TRACE::2020-10-22.09:31:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:31:32::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:32::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-22.09:31:32::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:32::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-10-22.09:31:32::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:31:32::SCWPlatform::update - Opened existing hwdb FMC_LCD_test_top_30
TRACE::2020-10-22.09:31:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:31:32::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-22.09:31:32::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-22.09:31:32::SCWMssOS::Commit changes completed.
TRACE::2020-10-22.09:31:32::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-10-22.09:31:32::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:32::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:31:32::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:31:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-22.09:31:34::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_31
TRACE::2020-10-22.09:31:34::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:34::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-22.09:31:34::SCWMssOS::Writing the mss file completed E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:34::SCWMssOS::Commit changes completed.
TRACE::2020-10-22.09:31:34::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:34::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:34::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:34::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:31:34::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:31:34::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_31
TRACE::2020-10-22.09:31:34::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_31
TRACE::2020-10-22.09:31:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:31:34::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:34::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-22.09:31:34::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:34::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-10-22.09:31:35::SCWPlatform::Clearing the existing platform
TRACE::2020-10-22.09:31:35::SCWSystem::Clearing the existing sysconfig
TRACE::2020-10-22.09:31:35::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:35::SCWSystem::Clearing the domains completed.
TRACE::2020-10-22.09:31:35::SCWPlatform::Clearing the opened hw db.
TRACE::2020-10-22.09:31:35::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:35::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:35::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:31:35::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:31:35::SCWPlatform::Removing the HwDB with name E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:35::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:35::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:35::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:35::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:31:35::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:31:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-10-22.09:31:36::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_32
TRACE::2020-10-22.09:31:36::SCWReader::Active system found as  FMC_FSK
TRACE::2020-10-22.09:31:36::SCWReader::Handling sysconfig FMC_FSK
TRACE::2020-10-22.09:31:36::SCWDomain::checking for install qemu data   : 
TRACE::2020-10-22.09:31:36::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:31:36::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:31:36::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_32
TRACE::2020-10-22.09:31:36::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_32
TRACE::2020-10-22.09:31:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:31:36::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:31:36::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:31:36::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_32
TRACE::2020-10-22.09:31:36::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_32
TRACE::2020-10-22.09:31:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:31:36::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:31:36::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:31:36::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_32
TRACE::2020-10-22.09:31:36::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_32
TRACE::2020-10-22.09:31:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:31:36::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:31:36::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:31:36::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_32
TRACE::2020-10-22.09:31:36::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_32
TRACE::2020-10-22.09:31:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:31:36::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-10-22.09:31:36::SCWMssOS::No sw design opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:36::SCWMssOS::mss exists loading the mss file  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:36::SCWMssOS::Opened the sw design from mss  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:36::SCWMssOS::Adding the swdes entry E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-10-22.09:31:36::SCWMssOS::updating the scw layer about changes
TRACE::2020-10-22.09:31:36::SCWMssOS::Opened the sw design.  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:36::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-22.09:31:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-22.09:31:36::SCWMssOS::Commit changes completed.
TRACE::2020-10-22.09:31:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-10-22.09:31:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-10-22.09:31:36::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:31:36::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:31:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:31:36::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_32
TRACE::2020-10-22.09:31:36::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_32
TRACE::2020-10-22.09:31:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:31:36::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:36::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-22.09:31:36::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:31:36::SCWReader::No isolation master present  
LOG::2020-10-22.09:32:08::SCWPlatform::Started generating the artifacts platform FMC_FSK
TRACE::2020-10-22.09:32:08::SCWPlatform::Sanity checking of platform is completed
LOG::2020-10-22.09:32:08::SCWPlatform::Started generating the artifacts for system configuration FMC_FSK
LOG::2020-10-22.09:32:08::SCWSystem::Checking the domain standalone_domain
LOG::2020-10-22.09:32:08::SCWSystem::Not a boot domain 
LOG::2020-10-22.09:32:08::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-10-22.09:32:08::SCWDomain::Generating domain artifcats
TRACE::2020-10-22.09:32:08::SCWMssOS::Generating standalone artifcats
TRACE::2020-10-22.09:32:08::SCWMssOS:: Copying the user libraries. 
TRACE::2020-10-22.09:32:08::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:32:08::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:32:08::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:32:08::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:32:08::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:32:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:32:08::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_32
TRACE::2020-10-22.09:32:08::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2020-10-22.09:32:08::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2020-10-22.09:32:08::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_33
TRACE::2020-10-22.09:32:08::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:32:08::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-22.09:32:08::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:32:08::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-10-22.09:32:08::SCWMssOS::Mss edits present, copying mssfile into export location E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:32:08::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-10-22.09:32:08::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-10-22.09:32:08::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-10-22.09:32:08::SCWMssOS::skipping the bsp build ... 
TRACE::2020-10-22.09:32:08::SCWMssOS::Copying to export directory.
TRACE::2020-10-22.09:32:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-10-22.09:32:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-10-22.09:32:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-10-22.09:32:09::SCWSystem::Completed Processing the sysconfig FMC_FSK
LOG::2020-10-22.09:32:09::SCWPlatform::Completed generating the artifacts for system configuration FMC_FSK
TRACE::2020-10-22.09:32:09::SCWPlatform::Started preparing the platform 
TRACE::2020-10-22.09:32:09::SCWSystem::Writing the bif file for system config FMC_FSK
TRACE::2020-10-22.09:32:09::SCWSystem::dir created 
TRACE::2020-10-22.09:32:09::SCWSystem::Writing the bif 
TRACE::2020-10-22.09:32:09::SCWPlatform::Started writing the spfm file 
TRACE::2020-10-22.09:32:09::SCWPlatform::Started writing the xpfm file 
TRACE::2020-10-22.09:32:09::SCWPlatform::Completed generating the platform
TRACE::2020-10-22.09:32:10::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:32:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-10-22.09:32:10::SCWMssOS::Completed writemss as part of save.
TRACE::2020-10-22.09:32:10::SCWMssOS::Commit changes completed.
TRACE::2020-10-22.09:32:10::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:32:10::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:32:10::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:32:10::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:32:10::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:32:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:32:10::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_33
TRACE::2020-10-22.09:32:10::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_33
TRACE::2020-10-22.09:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:32:10::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:32:10::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-22.09:32:10::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:32:10::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_New/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-10-22.09:32:10::SCWPlatform::updated the xpfm file.
TRACE::2020-10-22.09:32:10::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:32:10::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:32:10::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:32:10::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-10-22.09:32:10::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-10-22.09:32:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-10-22.09:32:10::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_33
TRACE::2020-10-22.09:32:10::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_33
TRACE::2020-10-22.09:32:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-10-22.09:32:10::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-10-22.09:32:10::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-10-22.09:32:10::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_New/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:40::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:40::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:40::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:43::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-11-02.12:14:43::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:14:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-02.12:14:44::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top
TRACE::2020-11-02.12:14:44::SCWReader::Active system found as  FMC_FSK
TRACE::2020-11-02.12:14:44::SCWReader::Handling sysconfig FMC_FSK
TRACE::2020-11-02.12:14:44::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-02.12:14:44::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-11-02.12:14:44::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:14:44::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top
TRACE::2020-11-02.12:14:44::SCWPlatform::Opened existing hwdb FMC_LCD_test_top
TRACE::2020-11-02.12:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-02.12:14:44::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-11-02.12:14:44::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:14:44::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top
TRACE::2020-11-02.12:14:44::SCWPlatform::Opened existing hwdb FMC_LCD_test_top
TRACE::2020-11-02.12:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-02.12:14:44::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-11-02.12:14:44::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:14:44::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top
TRACE::2020-11-02.12:14:44::SCWPlatform::Opened existing hwdb FMC_LCD_test_top
TRACE::2020-11-02.12:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-02.12:14:44::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-11-02.12:14:44::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:14:44::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top
TRACE::2020-11-02.12:14:44::SCWPlatform::Opened existing hwdb FMC_LCD_test_top
TRACE::2020-11-02.12:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-02.12:14:44::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-02.12:14:44::SCWMssOS::No sw design opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:44::SCWMssOS::mss exists loading the mss file  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:44::SCWMssOS::Opened the sw design from mss  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:44::SCWMssOS::Adding the swdes entry E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-11-02.12:14:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-02.12:14:44::SCWMssOS::Opened the sw design.  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:44::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-02.12:14:44::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-02.12:14:44::SCWMssOS::Commit changes completed.
TRACE::2020-11-02.12:14:44::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-02.12:14:44::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-02.12:14:44::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-11-02.12:14:44::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:14:44::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top
TRACE::2020-11-02.12:14:44::SCWPlatform::Opened existing hwdb FMC_LCD_test_top
TRACE::2020-11-02.12:14:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-02.12:14:44::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:44::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-02.12:14:44::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:44::SCWReader::No isolation master present  
TRACE::2020-11-02.12:14:57::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-11-02.12:14:57::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:14:57::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top
TRACE::2020-11-02.12:14:57::SCWPlatform::Opened existing hwdb FMC_LCD_test_top
TRACE::2020-11-02.12:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform:: Platform location is E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-11-02.12:14:57::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-02.12:14:57::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-02.12:14:57::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-11-02.12:14:57::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:14:57::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top
TRACE::2020-11-02.12:14:57::SCWPlatform::Opened existing hwdb FMC_LCD_test_top
TRACE::2020-11-02.12:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-02.12:14:57::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-11-02.12:14:57::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:14:57::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top
TRACE::2020-11-02.12:14:57::SCWPlatform::Opened existing hwdb FMC_LCD_test_top
TRACE::2020-11-02.12:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-02.12:14:57::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:57::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-02.12:14:57::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:57::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/tempdsa
TRACE::2020-11-02.12:14:57::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/tempdsa/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:14:57::SCWPlatform::update - Opened existing hwdb FMC_LCD_test_top_0
TRACE::2020-11-02.12:14:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-02.12:14:57::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-02.12:14:57::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-02.12:14:57::SCWMssOS::Commit changes completed.
TRACE::2020-11-02.12:14:57::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-02.12:14:57::SCWMssOS::Removing the swdes entry for  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:57::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-11-02.12:14:57::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:14:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-02.12:14:58::SCWPlatform::Opened new HwDB with name FMC_LCD_test_top_1
TRACE::2020-11-02.12:14:58::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:58::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-11-02.12:14:58::SCWMssOS::Writing the mss file completed E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:58::SCWMssOS::Commit changes completed.
TRACE::2020-11-02.12:14:58::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:58::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:58::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:58::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-11-02.12:14:58::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:14:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:14:58::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_1
TRACE::2020-11-02.12:14:58::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-11-02.12:14:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-02.12:14:58::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:58::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-02.12:14:58::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:14:58::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-02.12:15:06::SCWPlatform::Started generating the artifacts platform FMC_FSK
TRACE::2020-11-02.12:15:06::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-02.12:15:06::SCWPlatform::Started generating the artifacts for system configuration FMC_FSK
LOG::2020-11-02.12:15:06::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-02.12:15:06::SCWSystem::Not a boot domain 
LOG::2020-11-02.12:15:06::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-02.12:15:06::SCWDomain::Generating domain artifcats
TRACE::2020-11-02.12:15:06::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-02.12:15:06::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-02.12:15:06::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:15:06::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:15:06::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:15:06::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-11-02.12:15:06::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:15:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:15:06::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_1
TRACE::2020-11-02.12:15:06::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-11-02.12:15:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-02.12:15:06::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:15:06::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-02.12:15:06::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:15:06::SCWMssOS::Completed writing the mss file at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp
TRACE::2020-11-02.12:15:06::SCWMssOS::Mss edits present, copying mssfile into export location E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:15:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-02.12:15:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-02.12:15:06::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-02.12:15:06::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-02.12:15:06::SCWMssOS::Copying to export directory.
TRACE::2020-11-02.12:15:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-02.12:15:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-02.12:15:06::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-02.12:15:06::SCWSystem::Completed Processing the sysconfig FMC_FSK
LOG::2020-11-02.12:15:06::SCWPlatform::Completed generating the artifacts for system configuration FMC_FSK
TRACE::2020-11-02.12:15:06::SCWPlatform::Started preparing the platform 
TRACE::2020-11-02.12:15:06::SCWSystem::Writing the bif file for system config FMC_FSK
TRACE::2020-11-02.12:15:06::SCWSystem::dir created 
TRACE::2020-11-02.12:15:06::SCWSystem::Writing the bif 
TRACE::2020-11-02.12:15:06::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-02.12:15:06::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-02.12:15:06::SCWPlatform::Completed generating the platform
TRACE::2020-11-02.12:15:06::SCWMssOS::Saving the mss changes E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:15:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-02.12:15:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-02.12:15:06::SCWMssOS::Commit changes completed.
TRACE::2020-11-02.12:15:06::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:15:06::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:15:06::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:15:06::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-11-02.12:15:06::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:15:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:15:06::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_1
TRACE::2020-11-02.12:15:06::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-11-02.12:15:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-02.12:15:06::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:15:06::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-02.12:15:06::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:15:06::SCWWriter::formatted JSON is {
	"platformName":	"FMC_FSK",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"FMC_FSK",
	"platHandOff":	"E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Hardware/vivado_2020_1/FMC_LCD_test_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/FMC_LCD_test_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"FMC_FSK",
	"systems":	[{
			"systemName":	"FMC_FSK",
			"systemDesc":	"FMC_FSK",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"FMC_FSK",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9dbde0f45d84caccb8ac1f16b0cd2f79",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-02.12:15:06::SCWPlatform::updated the xpfm file.
TRACE::2020-11-02.12:15:06::SCWPlatform::Trying to open the hw design at E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:15:06::SCWPlatform::DSA given E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:15:06::SCWPlatform::DSA absoulate path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:15:06::SCWPlatform::DSA directory E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw
TRACE::2020-11-02.12:15:06::SCWPlatform:: Platform Path E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/hw/FMC_LCD_test_top.xsa
TRACE::2020-11-02.12:15:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-11-02.12:15:06::SCWPlatform::Trying to set the existing hwdb with name FMC_LCD_test_top_1
TRACE::2020-11-02.12:15:06::SCWPlatform::Opened existing hwdb FMC_LCD_test_top_1
TRACE::2020-11-02.12:15:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-02.12:15:06::SCWMssOS::Checking the sw design at  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-11-02.12:15:06::SCWMssOS::DEBUG:  swdes dump  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-02.12:15:06::SCWMssOS::Sw design exists and opened at  E:/PROJ_Archive/release/FMC_LCD_FSK_1_2_B/Firmware/vitis_2020_1/FMC_FSK/microblaze_0/standalone_domain/bsp/system.mss
