<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">hil_sys</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments></interconnectAssignments>
    <className>hil_sys</className>
    <version>1.0</version>
    <name>hil_sys</name>
    <uniqueName>hil_sys</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">clock_in</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>DERIVED_CLOCK_RATE</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;in_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;value&gt;in_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;50000000&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;hil_sys_clock_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/hil_sys/hil_sys_clock_in.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>clock_in</name>
        <uniqueName>hil_sys_clock_in</uniqueName>
        <fixedName>hil_sys_clock_in</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>jtag_master/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_interconnect_0/clock_in_out_clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_master_bfm_0/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>reset_in/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_001/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_002/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_003/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_004/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_translator/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>sc_fifo_0/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>sink_dma/clock</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>source_dma/clock</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>test_sink_ram/clk1</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>test_source_ram/clk1</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.clock_in</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">jtag_master</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_DEVICE</name>
            <value>10AX115S3F45E2SGE3</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_FAMILY</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_SPEEDGRADE</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>COMPONENT_CLOCK</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_reset_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;master_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_reset_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.controlledBy&lt;/key&gt;
                            &lt;value&gt;in_stream&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.providesServices&lt;/key&gt;
                            &lt;value&gt;master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.typeName&lt;/key&gt;
                            &lt;value&gt;altera_jtag_avalon_master.master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.visible&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;clk_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_jtag_avalon_master&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;JTAG to Avalon Master Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;COMPONENT_CLOCK&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_reset_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;master_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;master_reset_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;master_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.controlledBy&lt;/key&gt;
                        &lt;value&gt;in_stream&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.providesServices&lt;/key&gt;
                        &lt;value&gt;master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.typeName&lt;/key&gt;
                        &lt;value&gt;altera_jtag_avalon_master.master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.visible&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;clk_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;jtag_master&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;jtag_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;jtag_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;jtag_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;jtag_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;jtag_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;jtag_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;jtag_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;jtag_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/hil_sys/jtag_master.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;debug.hostConnection&lt;/key&gt;
            &lt;value&gt;type jtag id 110:132&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>jtag_master</name>
        <uniqueName>jtag_master</uniqueName>
        <fixedName>jtag_master</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>jtag_master/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_0/jtag_master_master</end>
            <start>jtag_master/master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller/reset_in0</end>
            <start>jtag_master/master_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_001/reset_in0</end>
            <start>jtag_master/master_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_002/reset_in0</end>
            <start>jtag_master/master_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_003/reset_in0</end>
            <start>jtag_master/master_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>jtag_master/clk_reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.jtag_master</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {mm_master_bfm_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {SYNC_RESET} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator} {USE_OUTPUTENABLE} {0};add_instance {jtag_master_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {jtag_master_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {jtag_master_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_master_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_master_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_master_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_master_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_master_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_master_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_READ} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_master_master_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_master_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {jtag_master_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_master_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {jtag_master_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_master_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_master_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_master_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_master_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {jtag_master_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {jtag_master_master_translator} {USE_OUTPUTENABLE} {0};add_instance {sink_dma_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sink_dma_mm_write_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sink_dma_mm_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {SYNC_RESET} {1};set_instance_parameter_value {sink_dma_mm_write_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {sink_dma_mm_write_translator} {USE_OUTPUTENABLE} {0};add_instance {source_dma_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {source_dma_mm_read_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {source_dma_mm_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {source_dma_mm_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {source_dma_mm_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {source_dma_mm_read_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {source_dma_mm_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {source_dma_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {source_dma_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {source_dma_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {source_dma_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {source_dma_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {source_dma_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {source_dma_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {source_dma_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {source_dma_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {source_dma_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {source_dma_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {source_dma_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {source_dma_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {source_dma_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {source_dma_mm_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {source_dma_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {source_dma_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {source_dma_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {source_dma_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {source_dma_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {source_dma_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {source_dma_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {source_dma_mm_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {source_dma_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {source_dma_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {source_dma_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {source_dma_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {source_dma_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {source_dma_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {source_dma_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {source_dma_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {source_dma_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {source_dma_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {source_dma_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {source_dma_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {source_dma_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {source_dma_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {source_dma_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {source_dma_mm_read_translator} {SYNC_RESET} {1};set_instance_parameter_value {source_dma_mm_read_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {source_dma_mm_read_translator} {USE_OUTPUTENABLE} {0};add_instance {source_dma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {source_dma_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {source_dma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {source_dma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {source_dma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {source_dma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {source_dma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {source_dma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {source_dma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {source_dma_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {source_dma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {source_dma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {source_dma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {source_dma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {source_dma_csr_translator} {USE_READ} {1};set_instance_parameter_value {source_dma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {source_dma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {source_dma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {source_dma_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {source_dma_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {source_dma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {source_dma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {source_dma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {source_dma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {source_dma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {source_dma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {source_dma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {source_dma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {source_dma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {source_dma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {source_dma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {source_dma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {source_dma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {source_dma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {source_dma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {source_dma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {source_dma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {source_dma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {source_dma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {source_dma_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {source_dma_csr_translator} {SYNC_RESET} {1};add_instance {sink_dma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sink_dma_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sink_dma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {sink_dma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sink_dma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sink_dma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sink_dma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sink_dma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sink_dma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sink_dma_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {sink_dma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sink_dma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sink_dma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {sink_dma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sink_dma_csr_translator} {USE_READ} {1};set_instance_parameter_value {sink_dma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {sink_dma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sink_dma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sink_dma_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sink_dma_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sink_dma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sink_dma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sink_dma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sink_dma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sink_dma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sink_dma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {sink_dma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sink_dma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sink_dma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sink_dma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sink_dma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sink_dma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sink_dma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sink_dma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sink_dma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sink_dma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sink_dma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sink_dma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sink_dma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {sink_dma_csr_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {sink_dma_csr_translator} {SYNC_RESET} {1};add_instance {source_dma_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {source_dma_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {source_dma_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {source_dma_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {source_dma_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {source_dma_descriptor_slave_translator} {SYNC_RESET} {1};add_instance {sink_dma_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {sink_dma_descriptor_slave_translator} {SYNC_RESET} {1};add_instance {test_source_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {test_source_ram_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {test_source_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {test_source_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {test_source_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {test_source_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {test_source_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {test_source_ram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {test_source_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {test_source_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {test_source_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {test_source_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {test_source_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {test_source_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {test_source_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {test_source_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {test_source_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {test_source_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {test_source_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {test_source_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {test_source_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {test_source_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {test_source_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {test_source_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {test_source_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {test_source_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {test_source_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {test_source_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {test_source_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {test_source_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {test_source_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {test_source_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {test_source_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {test_source_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {test_source_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {test_source_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {test_source_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {test_source_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {test_source_ram_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {test_source_ram_s1_translator} {SYNC_RESET} {1};add_instance {test_sink_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {test_sink_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {test_sink_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {test_sink_ram_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {test_sink_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {test_sink_ram_s1_translator} {SYNC_RESET} {1};add_instance {mm_master_bfm_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_WUNIQUE} {121};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DOMAIN_H} {120};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DOMAIN_L} {119};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_SNOOP_H} {118};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_SNOOP_L} {115};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BARRIER_H} {114};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BARRIER_L} {113};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_QOS_H} {93};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_QOS_L} {93};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {ST_DATA_W} {122};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {AV_BURSTCOUNT_W} {5};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="2"
   name="source_dma_csr_translator.avalon_universal_slave_0"
   start="0x0000000011000000"
   end="0x00000000011000020"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="0"
   name="sink_dma_csr_translator.avalon_universal_slave_0"
   start="0x0000000021000000"
   end="0x00000000021000020"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="3"
   name="source_dma_descriptor_slave_translator.avalon_universal_slave_0"
   start="0x0000000010000000"
   end="0x00000000010000010"
   responds="0"
   user_default="0" /&gt;
 &lt;slave
   id="1"
   name="sink_dma_descriptor_slave_translator.avalon_universal_slave_0"
   start="0x0000000020000000"
   end="0x00000000020000010"
   responds="0"
   user_default="0" /&gt;
 &lt;slave
   id="5"
   name="test_source_ram_s1_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000001000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="4"
   name="test_sink_ram_s1_translator.avalon_universal_slave_0"
   start="0x0000000000001000"
   end="0x00000000000002000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {ID} {1};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {BURSTWRAP_VALUE} {15};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {mm_master_bfm_0_m0_agent} {SYNC_RESET} {1};add_instance {jtag_master_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {jtag_master_master_agent} {PKT_WUNIQUE} {121};set_instance_parameter_value {jtag_master_master_agent} {PKT_DOMAIN_H} {120};set_instance_parameter_value {jtag_master_master_agent} {PKT_DOMAIN_L} {119};set_instance_parameter_value {jtag_master_master_agent} {PKT_SNOOP_H} {118};set_instance_parameter_value {jtag_master_master_agent} {PKT_SNOOP_L} {115};set_instance_parameter_value {jtag_master_master_agent} {PKT_BARRIER_H} {114};set_instance_parameter_value {jtag_master_master_agent} {PKT_BARRIER_L} {113};set_instance_parameter_value {jtag_master_master_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {jtag_master_master_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {jtag_master_master_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {jtag_master_master_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {jtag_master_master_agent} {PKT_QOS_H} {93};set_instance_parameter_value {jtag_master_master_agent} {PKT_QOS_L} {93};set_instance_parameter_value {jtag_master_master_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {jtag_master_master_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {jtag_master_master_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {jtag_master_master_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {jtag_master_master_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {jtag_master_master_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {jtag_master_master_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {jtag_master_master_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_master_master_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {jtag_master_master_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {jtag_master_master_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {jtag_master_master_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {jtag_master_master_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {jtag_master_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_master_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_master_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_master_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_master_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_master_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_master_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_master_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_master_master_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {jtag_master_master_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {jtag_master_master_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {jtag_master_master_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {jtag_master_master_agent} {ST_DATA_W} {122};set_instance_parameter_value {jtag_master_master_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {jtag_master_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_master_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_master_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_master_master_agent} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_master_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="2"
   name="source_dma_csr_translator.avalon_universal_slave_0"
   start="0x0000000011000000"
   end="0x00000000011000020"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="0"
   name="sink_dma_csr_translator.avalon_universal_slave_0"
   start="0x0000000021000000"
   end="0x00000000021000020"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="3"
   name="source_dma_descriptor_slave_translator.avalon_universal_slave_0"
   start="0x0000000010000000"
   end="0x00000000010000010"
   responds="0"
   user_default="0" /&gt;
 &lt;slave
   id="1"
   name="sink_dma_descriptor_slave_translator.avalon_universal_slave_0"
   start="0x0000000020000000"
   end="0x00000000020000010"
   responds="0"
   user_default="0" /&gt;
 &lt;slave
   id="5"
   name="test_source_ram_s1_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000001000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="4"
   name="test_sink_ram_s1_translator.avalon_universal_slave_0"
   start="0x0000000000001000"
   end="0x00000000000002000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {jtag_master_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {jtag_master_master_agent} {ID} {0};set_instance_parameter_value {jtag_master_master_agent} {BURSTWRAP_VALUE} {31};set_instance_parameter_value {jtag_master_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {jtag_master_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {jtag_master_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_master_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_master_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {jtag_master_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {jtag_master_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {jtag_master_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {jtag_master_master_agent} {SYNC_RESET} {1};add_instance {sink_dma_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_WUNIQUE} {121};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_DOMAIN_H} {120};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_DOMAIN_L} {119};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_SNOOP_H} {118};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_SNOOP_L} {115};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_BARRIER_H} {114};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_BARRIER_L} {113};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_QOS_H} {93};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_QOS_L} {93};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {sink_dma_mm_write_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {sink_dma_mm_write_agent} {ST_DATA_W} {122};set_instance_parameter_value {sink_dma_mm_write_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {sink_dma_mm_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sink_dma_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sink_dma_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sink_dma_mm_write_agent} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sink_dma_mm_write_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="4"
   name="test_sink_ram_s1_translator.avalon_universal_slave_0"
   start="0x0000000000001000"
   end="0x00000000000002000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sink_dma_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {sink_dma_mm_write_agent} {ID} {2};set_instance_parameter_value {sink_dma_mm_write_agent} {BURSTWRAP_VALUE} {31};set_instance_parameter_value {sink_dma_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sink_dma_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sink_dma_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sink_dma_mm_write_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sink_dma_mm_write_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {sink_dma_mm_write_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {sink_dma_mm_write_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {sink_dma_mm_write_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {sink_dma_mm_write_agent} {SYNC_RESET} {1};add_instance {source_dma_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_WUNIQUE} {121};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_DOMAIN_H} {120};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_DOMAIN_L} {119};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_SNOOP_H} {118};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_SNOOP_L} {115};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_BARRIER_H} {114};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_BARRIER_L} {113};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_QOS_H} {93};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_QOS_L} {93};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_DATA_SIDEBAND_H} {91};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_DATA_SIDEBAND_L} {91};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {90};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {90};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_CACHE_H} {107};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_CACHE_L} {104};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {source_dma_mm_read_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {source_dma_mm_read_agent} {ST_DATA_W} {122};set_instance_parameter_value {source_dma_mm_read_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {source_dma_mm_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {source_dma_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {source_dma_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {source_dma_mm_read_agent} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {source_dma_mm_read_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="5"
   name="test_source_ram_s1_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000001000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {source_dma_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {source_dma_mm_read_agent} {ID} {3};set_instance_parameter_value {source_dma_mm_read_agent} {BURSTWRAP_VALUE} {31};set_instance_parameter_value {source_dma_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {source_dma_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {source_dma_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {source_dma_mm_read_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {source_dma_mm_read_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {source_dma_mm_read_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {source_dma_mm_read_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {source_dma_mm_read_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {source_dma_mm_read_agent} {SYNC_RESET} {1};add_instance {source_dma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {source_dma_csr_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {source_dma_csr_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {source_dma_csr_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {source_dma_csr_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {source_dma_csr_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {source_dma_csr_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {source_dma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {source_dma_csr_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {source_dma_csr_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {source_dma_csr_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {source_dma_csr_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {source_dma_csr_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {source_dma_csr_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {source_dma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {source_dma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {source_dma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {source_dma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {source_dma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {source_dma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {source_dma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {source_dma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {source_dma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {source_dma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {source_dma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {source_dma_csr_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {source_dma_csr_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {source_dma_csr_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {source_dma_csr_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {source_dma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {source_dma_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {source_dma_csr_agent} {ST_DATA_W} {122};set_instance_parameter_value {source_dma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {source_dma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {source_dma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {source_dma_csr_agent} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {source_dma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {source_dma_csr_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {source_dma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {source_dma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {source_dma_csr_agent} {MAX_BURSTWRAP} {31};set_instance_parameter_value {source_dma_csr_agent} {ID} {2};set_instance_parameter_value {source_dma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {source_dma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {source_dma_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {source_dma_csr_agent} {SYNC_RESET} {1};add_instance {source_dma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {123};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {source_dma_csr_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {sink_dma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sink_dma_csr_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {sink_dma_csr_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {sink_dma_csr_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {sink_dma_csr_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {sink_dma_csr_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sink_dma_csr_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sink_dma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sink_dma_csr_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sink_dma_csr_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {sink_dma_csr_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {sink_dma_csr_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sink_dma_csr_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {sink_dma_csr_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {sink_dma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sink_dma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sink_dma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sink_dma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sink_dma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sink_dma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sink_dma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sink_dma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sink_dma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sink_dma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sink_dma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sink_dma_csr_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {sink_dma_csr_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {sink_dma_csr_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {sink_dma_csr_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {sink_dma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sink_dma_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {sink_dma_csr_agent} {ST_DATA_W} {122};set_instance_parameter_value {sink_dma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sink_dma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sink_dma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sink_dma_csr_agent} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sink_dma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sink_dma_csr_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sink_dma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sink_dma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sink_dma_csr_agent} {MAX_BURSTWRAP} {31};set_instance_parameter_value {sink_dma_csr_agent} {ID} {0};set_instance_parameter_value {sink_dma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sink_dma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sink_dma_csr_agent} {ECC_ENABLE} {0};set_instance_parameter_value {sink_dma_csr_agent} {SYNC_RESET} {1};add_instance {sink_dma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {123};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {sink_dma_csr_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {source_dma_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {220};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {218};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {217};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {216};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_PROTECTION_H} {211};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_PROTECTION_L} {209};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_BURSTWRAP_L} {188};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_BYTE_CNT_H} {187};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_SRC_ID_H} {204};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_SRC_ID_L} {202};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_DEST_ID_H} {207};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_DEST_ID_L} {205};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {source_dma_descriptor_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {source_dma_descriptor_slave_agent} {ST_DATA_W} {230};set_instance_parameter_value {source_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {source_dma_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {source_dma_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {source_dma_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {source_dma_descriptor_slave_agent} {MAX_BURSTWRAP} {31};set_instance_parameter_value {source_dma_descriptor_slave_agent} {ID} {3};set_instance_parameter_value {source_dma_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent} {SYNC_RESET} {1};add_instance {source_dma_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {231};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {source_dma_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {sink_dma_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {220};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {218};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {217};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {216};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_PROTECTION_H} {211};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_PROTECTION_L} {209};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_BURSTWRAP_L} {188};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_BYTE_CNT_H} {187};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_SRC_ID_H} {204};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_SRC_ID_L} {202};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_DEST_ID_H} {207};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_DEST_ID_L} {205};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {ST_DATA_W} {230};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {MAX_BURSTWRAP} {31};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {ID} {1};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent} {SYNC_RESET} {1};add_instance {sink_dma_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {231};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {sink_dma_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {test_source_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {test_source_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {test_source_ram_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {test_source_ram_s1_agent} {ST_DATA_W} {122};set_instance_parameter_value {test_source_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {test_source_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {test_source_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {test_source_ram_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {test_source_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {test_source_ram_s1_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {test_source_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {test_source_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {test_source_ram_s1_agent} {MAX_BURSTWRAP} {31};set_instance_parameter_value {test_source_ram_s1_agent} {ID} {5};set_instance_parameter_value {test_source_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {test_source_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {test_source_ram_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {test_source_ram_s1_agent} {SYNC_RESET} {1};add_instance {test_source_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {123};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {test_source_ram_s1_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {test_sink_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {test_sink_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {test_sink_ram_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {test_sink_ram_s1_agent} {ST_DATA_W} {122};set_instance_parameter_value {test_sink_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {test_sink_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {test_sink_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {test_sink_ram_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {test_sink_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {test_sink_ram_s1_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {test_sink_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {test_sink_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {test_sink_ram_s1_agent} {MAX_BURSTWRAP} {31};set_instance_parameter_value {test_sink_ram_s1_agent} {ID} {4};set_instance_parameter_value {test_sink_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {test_sink_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {test_sink_ram_s1_agent} {ECC_ENABLE} {0};set_instance_parameter_value {test_sink_ram_s1_agent} {SYNC_RESET} {1};add_instance {test_sink_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {123};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {test_sink_ram_s1_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {5 4 3 2 1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {010000 100000 000100 000001 001000 000010 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both write both write both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x1000 0x10000000 0x11000000 0x20000000 0x21000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x1000 0x2000 0x10000010 0x11000020 0x20000010 0x21000020 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {122};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {5};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {5 4 3 2 1 0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {010000 100000 000100 000001 001000 000010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both write both write both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x1000 0x10000000 0x11000000 0x20000000 0x21000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1000 0x2000 0x10000010 0x11000020 0x20000010 0x21000020 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {122};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {4 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x1000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x2000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {122};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {5 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x1000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {122};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {122};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {1};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {122};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {1};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {175};set_instance_parameter_value {router_006} {PKT_ADDR_L} {144};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {211};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {209};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {207};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {205};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_006} {ST_DATA_W} {230};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_006} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_006} {SYNC_RESET} {1};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {175};set_instance_parameter_value {router_007} {PKT_ADDR_L} {144};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {211};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {209};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {207};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {205};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_007} {ST_DATA_W} {230};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_007} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_007} {SYNC_RESET} {1};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {1 0 3 };set_instance_parameter_value {router_008} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both both read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {122};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_008} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_008} {SYNC_RESET} {1};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {1 0 2 };set_instance_parameter_value {router_009} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both both write };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {122};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_009} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_009} {SYNC_RESET} {1};add_instance {mm_master_bfm_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {SYNC_RESET} {1};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_DEST_ID_H} {99};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_DEST_ID_L} {97};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_SRC_ID_H} {96};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_SRC_ID_L} {94};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {MAX_BURST_LENGTH} {4};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {ST_DATA_W} {122};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {VALID_WIDTH} {6};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {REORDER} {0};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {mm_master_bfm_0_m0_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};add_instance {jtag_master_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {jtag_master_master_limiter} {SYNC_RESET} {1};set_instance_parameter_value {jtag_master_master_limiter} {PKT_DEST_ID_H} {99};set_instance_parameter_value {jtag_master_master_limiter} {PKT_DEST_ID_L} {97};set_instance_parameter_value {jtag_master_master_limiter} {PKT_SRC_ID_H} {96};set_instance_parameter_value {jtag_master_master_limiter} {PKT_SRC_ID_L} {94};set_instance_parameter_value {jtag_master_master_limiter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {jtag_master_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_master_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_master_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_master_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_master_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_master_master_limiter} {PKT_THREAD_ID_H} {100};set_instance_parameter_value {jtag_master_master_limiter} {PKT_THREAD_ID_L} {100};set_instance_parameter_value {jtag_master_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {jtag_master_master_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {jtag_master_master_limiter} {PIPELINED} {0};set_instance_parameter_value {jtag_master_master_limiter} {ST_DATA_W} {122};set_instance_parameter_value {jtag_master_master_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {jtag_master_master_limiter} {VALID_WIDTH} {6};set_instance_parameter_value {jtag_master_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {jtag_master_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {jtag_master_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {jtag_master_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {jtag_master_master_limiter} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_master_master_limiter} {REORDER} {0};set_instance_parameter_value {jtag_master_master_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {jtag_master_master_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};add_instance {source_dma_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {source_dma_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {source_dma_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {source_dma_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {source_dma_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {source_dma_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {source_dma_csr_burst_adapter} {ST_DATA_W} {122};set_instance_parameter_value {source_dma_csr_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {source_dma_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {source_dma_csr_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {source_dma_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {source_dma_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {source_dma_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {source_dma_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {source_dma_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {source_dma_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {1};set_instance_parameter_value {source_dma_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {15};set_instance_parameter_value {source_dma_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {15};set_instance_parameter_value {source_dma_csr_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {source_dma_csr_burst_adapter} {SYNC_RESET} {1};add_instance {sink_dma_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sink_dma_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sink_dma_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sink_dma_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sink_dma_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sink_dma_csr_burst_adapter} {ST_DATA_W} {122};set_instance_parameter_value {sink_dma_csr_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {sink_dma_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sink_dma_csr_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {sink_dma_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sink_dma_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sink_dma_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sink_dma_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sink_dma_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sink_dma_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {1};set_instance_parameter_value {sink_dma_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {15};set_instance_parameter_value {sink_dma_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {15};set_instance_parameter_value {sink_dma_csr_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {sink_dma_csr_burst_adapter} {SYNC_RESET} {1};add_instance {source_dma_descriptor_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_H} {187};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_H} {197};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_L} {196};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_L} {188};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {ST_DATA_W} {230};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {OUT_BURSTWRAP_H} {192};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {1};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {15};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {15};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {source_dma_descriptor_slave_burst_adapter} {SYNC_RESET} {1};add_instance {sink_dma_descriptor_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_BEGIN_BURST} {200};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_H} {187};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_H} {195};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_L} {193};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_H} {197};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_L} {196};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_H} {192};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_L} {188};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {ST_DATA_W} {230};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {OUT_BURSTWRAP_H} {192};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {1};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {15};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {15};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {sink_dma_descriptor_slave_burst_adapter} {SYNC_RESET} {1};add_instance {test_source_ram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {ST_DATA_W} {122};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {1};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {15};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {15};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {test_source_ram_s1_burst_adapter} {SYNC_RESET} {1};add_instance {test_sink_ram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_BYTE_CNT_H} {79};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_BURSTWRAP_L} {80};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {ST_DATA_W} {122};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {1};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {15};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {15};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {test_sink_ram_s1_burst_adapter} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {122};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {6};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {122};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {6};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {122};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_002} {SYNC_RESET} {1};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {122};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_003} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {122};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {122};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {122};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {1};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {122};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_003} {SYNC_RESET} {1};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {122};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_004} {SYNC_RESET} {1};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {122};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {3};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_005} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {122};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {122};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {122};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {1};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {122};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_003} {SYNC_RESET} {1};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {122};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_004} {SYNC_RESET} {1};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {122};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {3};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_005} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {122};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {122};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {122};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_002} {SYNC_RESET} {1};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {122};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_003} {SYNC_RESET} {1};add_instance {source_dma_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {187};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {192};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {188};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {195};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {193};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {217};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {216};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {197};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {196};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {218};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {220};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {230};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {122};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {source_dma_descriptor_slave_rsp_width_adapter} {SYNC_RESET} {1};add_instance {sink_dma_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {187};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {192};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {188};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {195};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {193};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {217};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {216};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {197};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {196};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {218};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {220};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {230};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {122};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter} {SYNC_RESET} {1};add_instance {source_dma_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {80};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {122};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {187};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {195};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {193};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {217};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {216};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {197};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {196};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {218};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {220};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {230};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {source_dma_descriptor_slave_cmd_width_adapter} {SYNC_RESET} {1};add_instance {sink_dma_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {79};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {80};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {122};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {187};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {195};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {193};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {217};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {216};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {197};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {196};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {218};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {220};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {230};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {6};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter} {SYNC_RESET} {1};add_instance {sink_dma_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sink_dma_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sink_dma_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sink_dma_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sink_dma_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {sink_dma_reset_n_reset_bridge} {SYNC_RESET} {1};add_instance {test_source_ram_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {test_source_ram_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {test_source_ram_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {test_source_ram_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {test_source_ram_reset1_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {test_source_ram_reset1_reset_bridge} {SYNC_RESET} {1};add_instance {mm_master_bfm_0_m0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_master_bfm_0_m0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_master_bfm_0_m0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_master_bfm_0_m0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {mm_master_bfm_0_m0_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {jtag_master_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_master_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_master_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_master_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_master_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {jtag_master_master_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {clock_in_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_in_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clock_in_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_master_bfm_0_m0_translator.avalon_universal_master_0} {mm_master_bfm_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {domainAlias} {};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {jtag_master_master_translator.avalon_universal_master_0} {jtag_master_master_agent.av} {avalon};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {domainAlias} {};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sink_dma_mm_write_translator.avalon_universal_master_0} {sink_dma_mm_write_agent.av} {avalon};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {defaultConnection} {false};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {domainAlias} {};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_002.src} {sink_dma_mm_write_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_002.src/sink_dma_mm_write_agent.rp} {qsys_mm.response};add_connection {source_dma_mm_read_translator.avalon_universal_master_0} {source_dma_mm_read_agent.av} {avalon};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {defaultConnection} {false};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {domainAlias} {};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux_003.src} {source_dma_mm_read_agent.rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_003.src/source_dma_mm_read_agent.rp} {qsys_mm.response};add_connection {source_dma_csr_agent.m0} {source_dma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {source_dma_csr_agent.rf_source} {source_dma_csr_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {source_dma_csr_agent_rsp_fifo.out} {source_dma_csr_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {source_dma_csr_agent.rdata_fifo_src} {source_dma_csr_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sink_dma_csr_agent.m0} {sink_dma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sink_dma_csr_agent.rf_source} {sink_dma_csr_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sink_dma_csr_agent_rsp_fifo.out} {sink_dma_csr_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sink_dma_csr_agent.rdata_fifo_src} {sink_dma_csr_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {source_dma_descriptor_slave_agent.m0} {source_dma_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {source_dma_descriptor_slave_agent.rf_source} {source_dma_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {source_dma_descriptor_slave_agent_rsp_fifo.out} {source_dma_descriptor_slave_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {source_dma_descriptor_slave_agent.rdata_fifo_src} {source_dma_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {source_dma_descriptor_slave_agent_rdata_fifo.out} {source_dma_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sink_dma_descriptor_slave_agent.m0} {sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sink_dma_descriptor_slave_agent.rf_source} {sink_dma_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sink_dma_descriptor_slave_agent_rsp_fifo.out} {sink_dma_descriptor_slave_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sink_dma_descriptor_slave_agent.rdata_fifo_src} {sink_dma_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sink_dma_descriptor_slave_agent_rdata_fifo.out} {sink_dma_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {test_source_ram_s1_agent.m0} {test_source_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {test_source_ram_s1_agent.rf_source} {test_source_ram_s1_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {test_source_ram_s1_agent_rsp_fifo.out} {test_source_ram_s1_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {test_source_ram_s1_agent.rdata_fifo_src} {test_source_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {test_sink_ram_s1_agent.m0} {test_sink_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {test_sink_ram_s1_agent.rf_source} {test_sink_ram_s1_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {test_sink_ram_s1_agent_rsp_fifo.out} {test_sink_ram_s1_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {test_sink_ram_s1_agent.rdata_fifo_src} {test_sink_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {mm_master_bfm_0_m0_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mm_master_bfm_0_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {jtag_master_master_agent.cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jtag_master_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {sink_dma_mm_write_agent.cp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {sink_dma_mm_write_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/cmd_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {source_dma_mm_read_agent.cp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {source_dma_mm_read_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/cmd_demux_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {source_dma_csr_agent.rp} {router_004.sink} {avalon_streaming};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {source_dma_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_004.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {sink_dma_csr_agent.rp} {router_005.sink} {avalon_streaming};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {sink_dma_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_005.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {source_dma_descriptor_slave_agent.rp} {router_006.sink} {avalon_streaming};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {source_dma_descriptor_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {sink_dma_descriptor_slave_agent.rp} {router_007.sink} {avalon_streaming};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {sink_dma_descriptor_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {test_source_ram_s1_agent.rp} {router_008.sink} {avalon_streaming};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {test_source_ram_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_008.src/rsp_demux_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {test_sink_ram_s1_agent.rp} {router_009.sink} {avalon_streaming};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {test_sink_ram_s1_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_009.src/rsp_demux_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router.src} {mm_master_bfm_0_m0_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/mm_master_bfm_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_master_bfm_0_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {mm_master_bfm_0_m0_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_master_bfm_0_m0_limiter.rsp_src} {mm_master_bfm_0_m0_agent.rp} {avalon_streaming};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp} {qsys_mm.response};add_connection {router_001.src} {jtag_master_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/jtag_master_master_limiter.cmd_sink} {qsys_mm.command};add_connection {jtag_master_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jtag_master_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {jtag_master_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_001.src/jtag_master_master_limiter.rsp_sink} {qsys_mm.response};add_connection {jtag_master_master_limiter.rsp_src} {jtag_master_master_agent.rp} {avalon_streaming};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {source_dma_csr_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/source_dma_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {source_dma_csr_burst_adapter.source0} {source_dma_csr_agent.cp} {avalon_streaming};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {sink_dma_csr_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {sink_dma_csr_burst_adapter.source0} {sink_dma_csr_agent.cp} {avalon_streaming};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp} {qsys_mm.command};add_connection {source_dma_descriptor_slave_burst_adapter.source0} {source_dma_descriptor_slave_agent.cp} {avalon_streaming};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {sink_dma_descriptor_slave_burst_adapter.source0} {sink_dma_descriptor_slave_agent.cp} {avalon_streaming};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_004.src} {test_source_ram_s1_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {test_source_ram_s1_burst_adapter.source0} {test_source_ram_s1_agent.cp} {avalon_streaming};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_mux_005.src} {test_sink_ram_s1_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {test_sink_ram_s1_burst_adapter.source0} {test_sink_ram_s1_agent.cp} {avalon_streaming};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink1} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_003.sink1} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_004.sink1} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src5} {cmd_mux_005.sink1} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src5/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_005.sink2} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_005.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_004.sink2} {avalon_streaming};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_004.sink2} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink2} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink3} {avalon_streaming};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink4} {avalon_streaming};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src2} {rsp_mux_003.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_004.src2/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink5} {avalon_streaming};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src2} {rsp_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_005.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {router_006.src} {source_dma_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {source_dma_descriptor_slave_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_007.src} {sink_dma_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sink_dma_descriptor_slave_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {cmd_mux_002.src} {source_dma_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {source_dma_descriptor_slave_cmd_width_adapter.src} {source_dma_descriptor_slave_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {sink_dma_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sink_dma_descriptor_slave_cmd_width_adapter.src} {sink_dma_descriptor_slave_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_master_bfm_0_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {jtag_master_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {sink_dma_mm_write_translator.reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {source_dma_mm_read_translator.reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {source_dma_csr_translator.reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {sink_dma_csr_translator.reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {source_dma_descriptor_slave_translator.reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {sink_dma_descriptor_slave_translator.reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {test_source_ram_s1_translator.reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {test_sink_ram_s1_translator.reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {sink_dma_mm_write_agent.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {source_dma_mm_read_agent.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {source_dma_csr_agent.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {sink_dma_csr_agent.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {source_dma_descriptor_slave_agent.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {sink_dma_descriptor_slave_agent.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {test_source_ram_s1_agent.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {test_sink_ram_s1_agent.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {source_dma_csr_burst_adapter.cr0_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {sink_dma_csr_burst_adapter.cr0_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {source_dma_descriptor_slave_burst_adapter.cr0_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {sink_dma_descriptor_slave_burst_adapter.cr0_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {test_source_ram_s1_burst_adapter.cr0_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {test_sink_ram_s1_burst_adapter.cr0_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {source_dma_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {sink_dma_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {source_dma_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sink_dma_reset_n_reset_bridge.out_reset} {sink_dma_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {test_source_ram_reset1_reset_bridge.out_reset} {source_dma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {test_source_ram_reset1_reset_bridge.out_reset} {sink_dma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {test_source_ram_reset1_reset_bridge.out_reset} {source_dma_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {test_source_ram_reset1_reset_bridge.out_reset} {source_dma_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {test_source_ram_reset1_reset_bridge.out_reset} {sink_dma_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {test_source_ram_reset1_reset_bridge.out_reset} {sink_dma_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {test_source_ram_reset1_reset_bridge.out_reset} {test_source_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {test_source_ram_reset1_reset_bridge.out_reset} {test_sink_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset} {mm_master_bfm_0_m0_translator.reset} {reset};add_connection {mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset} {mm_master_bfm_0_m0_agent.clk_reset} {reset};add_connection {mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset} {mm_master_bfm_0_m0_limiter.clk_reset} {reset};add_connection {mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {jtag_master_master_translator_reset_reset_bridge.out_reset} {jtag_master_master_translator.reset} {reset};add_connection {jtag_master_master_translator_reset_reset_bridge.out_reset} {jtag_master_master_agent.clk_reset} {reset};add_connection {jtag_master_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {jtag_master_master_translator_reset_reset_bridge.out_reset} {jtag_master_master_limiter.clk_reset} {reset};add_connection {jtag_master_master_translator_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {jtag_master_master_translator_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {clock_in_out_clk_clock_bridge.out_clk} {mm_master_bfm_0_m0_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {jtag_master_master_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {sink_dma_mm_write_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {source_dma_mm_read_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {source_dma_csr_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {sink_dma_csr_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {source_dma_descriptor_slave_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {sink_dma_descriptor_slave_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {test_source_ram_s1_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {test_sink_ram_s1_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {mm_master_bfm_0_m0_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {jtag_master_master_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {sink_dma_mm_write_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {source_dma_mm_read_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {source_dma_csr_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {source_dma_csr_agent_rsp_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {sink_dma_csr_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {sink_dma_csr_agent_rsp_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {source_dma_descriptor_slave_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {source_dma_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {source_dma_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {sink_dma_descriptor_slave_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {sink_dma_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {sink_dma_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {test_source_ram_s1_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {test_source_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {test_sink_ram_s1_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {test_sink_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {mm_master_bfm_0_m0_limiter.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {jtag_master_master_limiter.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {source_dma_csr_burst_adapter.cr0} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {sink_dma_csr_burst_adapter.cr0} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {source_dma_descriptor_slave_burst_adapter.cr0} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {sink_dma_descriptor_slave_burst_adapter.cr0} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {test_source_ram_s1_burst_adapter.cr0} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {test_sink_ram_s1_burst_adapter.cr0} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {source_dma_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {sink_dma_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {source_dma_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {sink_dma_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {sink_dma_reset_n_reset_bridge.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {test_source_ram_reset1_reset_bridge.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {mm_master_bfm_0_m0_translator_reset_reset_bridge.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {jtag_master_master_translator_reset_reset_bridge.clk} {clock};add_interface {mm_master_bfm_0_m0} {avalon} {slave};set_interface_property {mm_master_bfm_0_m0} {EXPORT_OF} {mm_master_bfm_0_m0_translator.avalon_anti_master_0};add_interface {jtag_master_master} {avalon} {slave};set_interface_property {jtag_master_master} {EXPORT_OF} {jtag_master_master_translator.avalon_anti_master_0};add_interface {sink_dma_mm_write} {avalon} {slave};set_interface_property {sink_dma_mm_write} {EXPORT_OF} {sink_dma_mm_write_translator.avalon_anti_master_0};add_interface {source_dma_mm_read} {avalon} {slave};set_interface_property {source_dma_mm_read} {EXPORT_OF} {source_dma_mm_read_translator.avalon_anti_master_0};add_interface {source_dma_csr} {avalon} {master};set_interface_property {source_dma_csr} {EXPORT_OF} {source_dma_csr_translator.avalon_anti_slave_0};add_interface {sink_dma_csr} {avalon} {master};set_interface_property {sink_dma_csr} {EXPORT_OF} {sink_dma_csr_translator.avalon_anti_slave_0};add_interface {source_dma_descriptor_slave} {avalon} {master};set_interface_property {source_dma_descriptor_slave} {EXPORT_OF} {source_dma_descriptor_slave_translator.avalon_anti_slave_0};add_interface {sink_dma_descriptor_slave} {avalon} {master};set_interface_property {sink_dma_descriptor_slave} {EXPORT_OF} {sink_dma_descriptor_slave_translator.avalon_anti_slave_0};add_interface {test_source_ram_s1} {avalon} {master};set_interface_property {test_source_ram_s1} {EXPORT_OF} {test_source_ram_s1_translator.avalon_anti_slave_0};add_interface {test_sink_ram_s1} {avalon} {master};set_interface_property {test_sink_ram_s1} {EXPORT_OF} {test_sink_ram_s1_translator.avalon_anti_slave_0};add_interface {sink_dma_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {sink_dma_reset_n_reset_bridge_in_reset} {EXPORT_OF} {sink_dma_reset_n_reset_bridge.in_reset};add_interface {test_source_ram_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {test_source_ram_reset1_reset_bridge_in_reset} {EXPORT_OF} {test_source_ram_reset1_reset_bridge.in_reset};add_interface {mm_master_bfm_0_m0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_master_bfm_0_m0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_master_bfm_0_m0_translator_reset_reset_bridge.in_reset};add_interface {jtag_master_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_master_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_master_master_translator_reset_reset_bridge.in_reset};add_interface {clock_in_out_clk} {clock} {slave};set_interface_property {clock_in_out_clk} {EXPORT_OF} {clock_in_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.jtag_master.master} {0};set_module_assignment {interconnect_id.mm_master_bfm_0.m0} {1};set_module_assignment {interconnect_id.sink_dma.csr} {0};set_module_assignment {interconnect_id.sink_dma.descriptor_slave} {1};set_module_assignment {interconnect_id.sink_dma.mm_write} {2};set_module_assignment {interconnect_id.source_dma.csr} {2};set_module_assignment {interconnect_id.source_dma.descriptor_slave} {3};set_module_assignment {interconnect_id.source_dma.mm_read} {3};set_module_assignment {interconnect_id.test_sink_ram.s1} {4};set_module_assignment {interconnect_id.test_source_ram.s1} {5};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.2.0</version>
        <name>mm_interconnect_0</name>
        <uniqueName>hil_sys_altera_mm_interconnect_1920_lsucmba</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_interconnect_0/clock_in_out_clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_0/jtag_master_master</end>
            <start>jtag_master/master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>sink_dma/csr</end>
            <start>mm_interconnect_0/sink_dma_csr</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>sink_dma/descriptor_slave</end>
            <start>mm_interconnect_0/sink_dma_descriptor_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>source_dma/csr</end>
            <start>mm_interconnect_0/source_dma_csr</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>source_dma/descriptor_slave</end>
            <start>mm_interconnect_0/source_dma_descriptor_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>test_sink_ram/s1</end>
            <start>mm_interconnect_0/test_sink_ram_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>test_source_ram/s1</end>
            <start>mm_interconnect_0/test_source_ram_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_0/mm_master_bfm_0_m0</end>
            <start>mm_master_bfm_0/m0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_0/sink_dma_reset_n_reset_bridge_in_reset</end>
            <start>rst_controller_002/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_0/test_source_ram_reset1_reset_bridge_in_reset</end>
            <start>rst_controller_002/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_0/mm_master_bfm_0_m0_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_003/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_0/jtag_master_master_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_0/sink_dma_mm_write</end>
            <start>sink_dma/mm_write</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_0/source_dma_mm_read</end>
            <start>source_dma/mm_read</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.mm_interconnect_0</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">clock_in_out_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>50000000</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>clock_in_out_clk_clock_bridge</name>
            <uniqueName>hil_sys_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_demux_002.clk</name>
                <end>cmd_demux_002/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_demux_003.clk</name>
                <end>cmd_demux_003/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_mux_003.clk</name>
                <end>cmd_mux_003/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_mux_004.clk</name>
                <end>cmd_mux_004/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_mux_005.clk</name>
                <end>cmd_mux_005/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/jtag_master_master_agent.clk</name>
                <end>jtag_master_master_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/jtag_master_master_limiter.clk</name>
                <end>jtag_master_master_limiter/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/jtag_master_master_translator.clk</name>
                <end>jtag_master_master_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/jtag_master_master_translator_reset_reset_bridge.clk</name>
                <end>jtag_master_master_translator_reset_reset_bridge/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/mm_master_bfm_0_m0_agent.clk</name>
                <end>mm_master_bfm_0_m0_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/mm_master_bfm_0_m0_limiter.clk</name>
                <end>mm_master_bfm_0_m0_limiter/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/mm_master_bfm_0_m0_translator.clk</name>
                <end>mm_master_bfm_0_m0_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/mm_master_bfm_0_m0_translator_reset_reset_bridge.clk</name>
                <end>mm_master_bfm_0_m0_translator_reset_reset_bridge/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_006.clk</name>
                <end>router_006/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_007.clk</name>
                <end>router_007/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_008.clk</name>
                <end>router_008/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_009.clk</name>
                <end>router_009/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_demux_003.clk</name>
                <end>rsp_demux_003/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_demux_004.clk</name>
                <end>rsp_demux_004/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_demux_005.clk</name>
                <end>rsp_demux_005/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_mux_002.clk</name>
                <end>rsp_mux_002/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_mux_003.clk</name>
                <end>rsp_mux_003/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_csr_agent.clk</name>
                <end>sink_dma_csr_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_csr_agent_rsp_fifo.clk</name>
                <end>sink_dma_csr_agent_rsp_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_csr_burst_adapter.cr0</name>
                <end>sink_dma_csr_burst_adapter/cr0</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_csr_translator.clk</name>
                <end>sink_dma_csr_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_descriptor_slave_agent.clk</name>
                <end>sink_dma_descriptor_slave_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_descriptor_slave_agent_rdata_fifo.clk</name>
                <end>sink_dma_descriptor_slave_agent_rdata_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_descriptor_slave_agent_rsp_fifo.clk</name>
                <end>sink_dma_descriptor_slave_agent_rsp_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_descriptor_slave_burst_adapter.cr0</name>
                <end>sink_dma_descriptor_slave_burst_adapter/cr0</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_descriptor_slave_cmd_width_adapter.clk</name>
                <end>sink_dma_descriptor_slave_cmd_width_adapter/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_descriptor_slave_rsp_width_adapter.clk</name>
                <end>sink_dma_descriptor_slave_rsp_width_adapter/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_descriptor_slave_translator.clk</name>
                <end>sink_dma_descriptor_slave_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_mm_write_agent.clk</name>
                <end>sink_dma_mm_write_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_mm_write_translator.clk</name>
                <end>sink_dma_mm_write_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_reset_n_reset_bridge.clk</name>
                <end>sink_dma_reset_n_reset_bridge/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_csr_agent.clk</name>
                <end>source_dma_csr_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_csr_agent_rsp_fifo.clk</name>
                <end>source_dma_csr_agent_rsp_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_csr_burst_adapter.cr0</name>
                <end>source_dma_csr_burst_adapter/cr0</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_csr_translator.clk</name>
                <end>source_dma_csr_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_descriptor_slave_agent.clk</name>
                <end>source_dma_descriptor_slave_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_descriptor_slave_agent_rdata_fifo.clk</name>
                <end>source_dma_descriptor_slave_agent_rdata_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_descriptor_slave_agent_rsp_fifo.clk</name>
                <end>source_dma_descriptor_slave_agent_rsp_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_descriptor_slave_burst_adapter.cr0</name>
                <end>source_dma_descriptor_slave_burst_adapter/cr0</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_descriptor_slave_cmd_width_adapter.clk</name>
                <end>source_dma_descriptor_slave_cmd_width_adapter/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_descriptor_slave_rsp_width_adapter.clk</name>
                <end>source_dma_descriptor_slave_rsp_width_adapter/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_descriptor_slave_translator.clk</name>
                <end>source_dma_descriptor_slave_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_mm_read_agent.clk</name>
                <end>source_dma_mm_read_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_mm_read_translator.clk</name>
                <end>source_dma_mm_read_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_sink_ram_s1_agent.clk</name>
                <end>test_sink_ram_s1_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_sink_ram_s1_agent_rsp_fifo.clk</name>
                <end>test_sink_ram_s1_agent_rsp_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_sink_ram_s1_burst_adapter.cr0</name>
                <end>test_sink_ram_s1_burst_adapter/cr0</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_sink_ram_s1_translator.clk</name>
                <end>test_sink_ram_s1_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_source_ram_reset1_reset_bridge.clk</name>
                <end>test_source_ram_reset1_reset_bridge/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_source_ram_s1_agent.clk</name>
                <end>test_source_ram_s1_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_source_ram_s1_agent_rsp_fifo.clk</name>
                <end>test_source_ram_s1_agent_rsp_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_source_ram_s1_burst_adapter.cr0</name>
                <end>test_source_ram_s1_burst_adapter/cr0</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_source_ram_s1_translator.clk</name>
                <end>test_source_ram_s1_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.clock_in_out_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>6</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux</name>
            <uniqueName>hil_sys_altera_merlin_demultiplexer_1921_7oetp4a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src1/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src2/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src3/cmd_mux_003.sink0</name>
                <end>cmd_mux_003/sink0</end>
                <start>cmd_demux/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src4/cmd_mux_004.sink0</name>
                <end>cmd_mux_004/sink0</end>
                <start>cmd_demux/src4</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src5/cmd_mux_005.sink0</name>
                <end>cmd_mux_005/sink0</end>
                <start>cmd_demux/src5</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>mm_master_bfm_0_m0_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid</name>
                <end>cmd_demux/sink_valid</end>
                <start>mm_master_bfm_0_m0_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>mm_master_bfm_0_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>6</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_001</name>
            <uniqueName>hil_sys_altera_merlin_demultiplexer_1921_7oetp4a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src1/cmd_mux_001.sink1</name>
                <end>cmd_mux_001/sink1</end>
                <start>cmd_demux_001/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src2/cmd_mux_002.sink1</name>
                <end>cmd_mux_002/sink1</end>
                <start>cmd_demux_001/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src3/cmd_mux_003.sink1</name>
                <end>cmd_mux_003/sink1</end>
                <start>cmd_demux_001/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src4/cmd_mux_004.sink1</name>
                <end>cmd_mux_004/sink1</end>
                <start>cmd_demux_001/src4</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src5/cmd_mux_005.sink1</name>
                <end>cmd_mux_005/sink1</end>
                <start>cmd_demux_001/src5</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>jtag_master_master_limiter.cmd_src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>jtag_master_master_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid</name>
                <end>cmd_demux_001/sink_valid</end>
                <start>jtag_master_master_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>jtag_master_master_translator_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>jtag_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.cmd_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_002</name>
            <uniqueName>hil_sys_altera_merlin_demultiplexer_1921_dik6jkq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_demux_002.clk</name>
                <end>cmd_demux_002/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_002.src0/cmd_mux_005.sink2</name>
                <end>cmd_mux_005/sink2</end>
                <start>cmd_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_002.src/cmd_demux_002.sink</name>
                <end>cmd_demux_002/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_demux_002.clk_reset</name>
                <end>cmd_demux_002/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.cmd_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_003</name>
            <uniqueName>hil_sys_altera_merlin_demultiplexer_1921_dik6jkq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_demux_003.clk</name>
                <end>cmd_demux_003/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_003.src0/cmd_mux_004.sink2</name>
                <end>cmd_mux_004/sink2</end>
                <start>cmd_demux_003/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_003.src/cmd_demux_003.sink</name>
                <end>cmd_demux_003/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_demux_003.clk_reset</name>
                <end>cmd_demux_003/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.cmd_demux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux</name>
            <uniqueName>hil_sys_altera_merlin_multiplexer_1921_ydc5ava</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux.src/source_dma_csr_burst_adapter.sink0</name>
                <end>source_dma_csr_burst_adapter/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux_001</name>
            <uniqueName>hil_sys_altera_merlin_multiplexer_1921_ydc5ava</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src1/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src1/cmd_mux_001.sink1</name>
                <end>cmd_mux_001/sink1</end>
                <start>cmd_demux_001/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0</name>
                <end>sink_dma_csr_burst_adapter/sink0</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux_002</name>
            <uniqueName>hil_sys_altera_merlin_multiplexer_1921_ydc5ava</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src2/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>cmd_demux/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src2/cmd_mux_002.sink1</name>
                <end>cmd_mux_002/sink1</end>
                <start>cmd_demux_001/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink</name>
                <end>source_dma_descriptor_slave_cmd_width_adapter/sink</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.cmd_mux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux_003</name>
            <uniqueName>hil_sys_altera_merlin_multiplexer_1921_ydc5ava</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_mux_003.clk</name>
                <end>cmd_mux_003/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src3/cmd_mux_003.sink0</name>
                <end>cmd_mux_003/sink0</end>
                <start>cmd_demux/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src3/cmd_mux_003.sink1</name>
                <end>cmd_mux_003/sink1</end>
                <start>cmd_demux_001/src3</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink</name>
                <end>sink_dma_descriptor_slave_cmd_width_adapter/sink</end>
                <start>cmd_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_mux_003.clk_reset</name>
                <end>cmd_mux_003/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.cmd_mux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux_004</name>
            <uniqueName>hil_sys_altera_merlin_multiplexer_1921_m4jncoa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_mux_004.clk</name>
                <end>cmd_mux_004/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src4/cmd_mux_004.sink0</name>
                <end>cmd_mux_004/sink0</end>
                <start>cmd_demux/src4</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src4/cmd_mux_004.sink1</name>
                <end>cmd_mux_004/sink1</end>
                <start>cmd_demux_001/src4</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_003.src0/cmd_mux_004.sink2</name>
                <end>cmd_mux_004/sink2</end>
                <start>cmd_demux_003/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0</name>
                <end>test_source_ram_s1_burst_adapter/sink0</end>
                <start>cmd_mux_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_mux_004.clk_reset</name>
                <end>cmd_mux_004/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.cmd_mux_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux_005</name>
            <uniqueName>hil_sys_altera_merlin_multiplexer_1921_m4jncoa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/cmd_mux_005.clk</name>
                <end>cmd_mux_005/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src5/cmd_mux_005.sink0</name>
                <end>cmd_mux_005/sink0</end>
                <start>cmd_demux/src5</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src5/cmd_mux_005.sink1</name>
                <end>cmd_mux_005/sink1</end>
                <start>cmd_demux_001/src5</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_002.src0/cmd_mux_005.sink2</name>
                <end>cmd_mux_005/sink2</end>
                <start>cmd_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0</name>
                <end>test_sink_ram_s1_burst_adapter/sink0</end>
                <start>cmd_mux_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_mux_005.clk_reset</name>
                <end>cmd_mux_005/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.cmd_mux_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">jtag_master_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="2"
   name="source_dma_csr_translator.avalon_universal_slave_0"
   start="0x0000000011000000"
   end="0x00000000011000020"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="0"
   name="sink_dma_csr_translator.avalon_universal_slave_0"
   start="0x0000000021000000"
   end="0x00000000021000020"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="3"
   name="source_dma_descriptor_slave_translator.avalon_universal_slave_0"
   start="0x0000000010000000"
   end="0x00000000010000010"
   responds="0"
   user_default="0" /&gt;
 &lt;slave
   id="1"
   name="sink_dma_descriptor_slave_translator.avalon_universal_slave_0"
   start="0x0000000020000000"
   end="0x00000000020000010"
   responds="0"
   user_default="0" /&gt;
 &lt;slave
   id="5"
   name="test_source_ram_s1_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000001000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="4"
   name="test_sink_ram_s1_translator.avalon_universal_slave_0"
   start="0x0000000000001000"
   end="0x00000000000002000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.1</version>
            <name>jtag_master_master_agent</name>
            <uniqueName>hil_sys_altera_merlin_master_agent_191_mpbm6tq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/jtag_master_master_agent.clk</name>
                <end>jtag_master_master_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>jtag_master_master_agent.cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>jtag_master_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp</name>
                <end>jtag_master_master_agent/rp</end>
                <start>jtag_master_master_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av</name>
                <end>jtag_master_master_agent/av</end>
                <start>jtag_master_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>jtag_master_master_translator_reset_reset_bridge.out_reset/jtag_master_master_agent.clk_reset</name>
                <end>jtag_master_master_agent/clk_reset</end>
                <start>jtag_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.jtag_master_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">jtag_master_master_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ENABLE_CONCURRENT_SUBORDINATE_ACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_REPEATED_IDS_BETWEEN_SUBORDINATES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>6</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>19.1</version>
            <name>jtag_master_master_limiter</name>
            <uniqueName>hil_sys_altera_merlin_traffic_limiter_191_6blplji</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/jtag_master_master_limiter.clk</name>
                <end>jtag_master_master_limiter/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>jtag_master_master_limiter.cmd_src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>jtag_master_master_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>jtag_master_master_limiter.cmd_valid/cmd_demux_001.sink_valid</name>
                <end>cmd_demux_001/sink_valid</end>
                <start>jtag_master_master_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>jtag_master_master_limiter.rsp_src/jtag_master_master_agent.rp</name>
                <end>jtag_master_master_agent/rp</end>
                <start>jtag_master_master_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>jtag_master_master_translator_reset_reset_bridge.out_reset/jtag_master_master_limiter.clk_reset</name>
                <end>jtag_master_master_limiter/clk_reset</end>
                <start>jtag_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_001.src/jtag_master_master_limiter.cmd_sink</name>
                <end>jtag_master_master_limiter/cmd_sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_001.src/jtag_master_master_limiter.rsp_sink</name>
                <end>jtag_master_master_limiter/rsp_sink</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.jtag_master_master_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter_altera_avalon_sc_fifo</className>
                <version>19.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>hil_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>hil_sys.mm_interconnect_0.jtag_master_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>hil_sys.mm_interconnect_0.jtag_master_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">jtag_master_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>jtag_master_master_translator</name>
            <uniqueName>hil_sys_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/jtag_master_master_translator.clk</name>
                <end>jtag_master_master_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>jtag_master_master_translator.avalon_universal_master_0/jtag_master_master_agent.av</name>
                <end>jtag_master_master_agent/av</end>
                <start>jtag_master_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>jtag_master_master_translator_reset_reset_bridge.out_reset/jtag_master_master_translator.reset</name>
                <end>jtag_master_master_translator/reset</end>
                <start>jtag_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.jtag_master_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">jtag_master_master_translator_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>jtag_master_master_translator_reset_reset_bridge</name>
            <uniqueName>hil_sys_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/jtag_master_master_translator_reset_reset_bridge.clk</name>
                <end>jtag_master_master_translator_reset_reset_bridge/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>jtag_master_master_translator_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>jtag_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>jtag_master_master_translator_reset_reset_bridge.out_reset/jtag_master_master_agent.clk_reset</name>
                <end>jtag_master_master_agent/clk_reset</end>
                <start>jtag_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>jtag_master_master_translator_reset_reset_bridge.out_reset/jtag_master_master_limiter.clk_reset</name>
                <end>jtag_master_master_limiter/clk_reset</end>
                <start>jtag_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>jtag_master_master_translator_reset_reset_bridge.out_reset/jtag_master_master_translator.reset</name>
                <end>jtag_master_master_translator/reset</end>
                <start>jtag_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>jtag_master_master_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>jtag_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>jtag_master_master_translator_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>jtag_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.jtag_master_master_translator_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mm_master_bfm_0_m0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="2"
   name="source_dma_csr_translator.avalon_universal_slave_0"
   start="0x0000000011000000"
   end="0x00000000011000020"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="0"
   name="sink_dma_csr_translator.avalon_universal_slave_0"
   start="0x0000000021000000"
   end="0x00000000021000020"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="3"
   name="source_dma_descriptor_slave_translator.avalon_universal_slave_0"
   start="0x0000000010000000"
   end="0x00000000010000010"
   responds="0"
   user_default="0" /&gt;
 &lt;slave
   id="1"
   name="sink_dma_descriptor_slave_translator.avalon_universal_slave_0"
   start="0x0000000020000000"
   end="0x00000000020000010"
   responds="0"
   user_default="0" /&gt;
 &lt;slave
   id="5"
   name="test_source_ram_s1_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000001000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="4"
   name="test_sink_ram_s1_translator.avalon_universal_slave_0"
   start="0x0000000000001000"
   end="0x00000000000002000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.1</version>
            <name>mm_master_bfm_0_m0_agent</name>
            <uniqueName>hil_sys_altera_merlin_master_agent_191_mpbm6tq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/mm_master_bfm_0_m0_agent.clk</name>
                <end>mm_master_bfm_0_m0_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>mm_master_bfm_0_m0_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp</name>
                <end>mm_master_bfm_0_m0_agent/rp</end>
                <start>mm_master_bfm_0_m0_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av</name>
                <end>mm_master_bfm_0_m0_agent/av</end>
                <start>mm_master_bfm_0_m0_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset/mm_master_bfm_0_m0_agent.clk_reset</name>
                <end>mm_master_bfm_0_m0_agent/clk_reset</end>
                <start>mm_master_bfm_0_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.mm_master_bfm_0_m0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mm_master_bfm_0_m0_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ENABLE_CONCURRENT_SUBORDINATE_ACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_REPEATED_IDS_BETWEEN_SUBORDINATES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>6</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>19.1</version>
            <name>mm_master_bfm_0_m0_limiter</name>
            <uniqueName>hil_sys_altera_merlin_traffic_limiter_191_6blplji</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/mm_master_bfm_0_m0_limiter.clk</name>
                <end>mm_master_bfm_0_m0_limiter/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_limiter.cmd_src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>mm_master_bfm_0_m0_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_limiter.cmd_valid/cmd_demux.sink_valid</name>
                <end>cmd_demux/sink_valid</end>
                <start>mm_master_bfm_0_m0_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_limiter.rsp_src/mm_master_bfm_0_m0_agent.rp</name>
                <end>mm_master_bfm_0_m0_agent/rp</end>
                <start>mm_master_bfm_0_m0_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset/mm_master_bfm_0_m0_limiter.clk_reset</name>
                <end>mm_master_bfm_0_m0_limiter/clk_reset</end>
                <start>mm_master_bfm_0_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router.src/mm_master_bfm_0_m0_limiter.cmd_sink</name>
                <end>mm_master_bfm_0_m0_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink</name>
                <end>mm_master_bfm_0_m0_limiter/rsp_sink</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.mm_master_bfm_0_m0_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter_altera_avalon_sc_fifo</className>
                <version>19.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>hil_sys_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>hil_sys.mm_interconnect_0.mm_master_bfm_0_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>hil_sys.mm_interconnect_0.mm_master_bfm_0_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mm_master_bfm_0_m0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>mm_master_bfm_0_m0_translator</name>
            <uniqueName>hil_sys_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/mm_master_bfm_0_m0_translator.clk</name>
                <end>mm_master_bfm_0_m0_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_translator.avalon_universal_master_0/mm_master_bfm_0_m0_agent.av</name>
                <end>mm_master_bfm_0_m0_agent/av</end>
                <start>mm_master_bfm_0_m0_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset/mm_master_bfm_0_m0_translator.reset</name>
                <end>mm_master_bfm_0_m0_translator/reset</end>
                <start>mm_master_bfm_0_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.mm_master_bfm_0_m0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">mm_master_bfm_0_m0_translator_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>mm_master_bfm_0_m0_translator_reset_reset_bridge</name>
            <uniqueName>hil_sys_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/mm_master_bfm_0_m0_translator_reset_reset_bridge.clk</name>
                <end>mm_master_bfm_0_m0_translator_reset_reset_bridge/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>mm_master_bfm_0_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset/mm_master_bfm_0_m0_agent.clk_reset</name>
                <end>mm_master_bfm_0_m0_agent/clk_reset</end>
                <start>mm_master_bfm_0_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset/mm_master_bfm_0_m0_limiter.clk_reset</name>
                <end>mm_master_bfm_0_m0_limiter/clk_reset</end>
                <start>mm_master_bfm_0_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset/mm_master_bfm_0_m0_translator.reset</name>
                <end>mm_master_bfm_0_m0_translator/reset</end>
                <start>mm_master_bfm_0_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>mm_master_bfm_0_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>mm_master_bfm_0_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.mm_master_bfm_0_m0_translator_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>010000,100000,000100,000001,001000,000010</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>5,4,3,2,1,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x1000,0x2000,0x10000010,0x11000020,0x20000010,0x21000020</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1,1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>5:010000:0x0:0x1000:both:1:0:0:1,4:100000:0x1000:0x2000:both:1:0:0:1,3:000100:0x10000000:0x10000010:write:1:0:0:1,2:000001:0x11000000:0x11000020:both:1:0:0:1,1:001000:0x20000000:0x20000010:write:1:0:0:1,0:000010:0x21000000:0x21000020:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x1000,0x10000000,0x11000000,0x20000000,0x21000000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both,write,both,write,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router</name>
            <uniqueName>hil_sys_altera_merlin_router_1921_2dfjfwi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>mm_master_bfm_0_m0_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>mm_master_bfm_0_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router.src/mm_master_bfm_0_m0_limiter.cmd_sink</name>
                <end>mm_master_bfm_0_m0_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>010000,100000,000100,000001,001000,000010</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>5,4,3,2,1,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x1000,0x2000,0x10000010,0x11000020,0x20000010,0x21000020</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1,1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0,0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>5:010000:0x0:0x1000:both:1:0:0:1,4:100000:0x1000:0x2000:both:1:0:0:1,3:000100:0x10000000:0x10000010:write:1:0:0:1,2:000001:0x11000000:0x11000020:both:1:0:0:1,1:001000:0x20000000:0x20000010:write:1:0:0:1,0:000010:0x21000000:0x21000020:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x1000,0x10000000,0x11000000,0x20000000,0x21000000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both,write,both,write,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_001</name>
            <uniqueName>hil_sys_altera_merlin_router_1921_2dfjfwi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>jtag_master_master_agent.cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>jtag_master_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>jtag_master_master_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>jtag_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_001.src/jtag_master_master_limiter.cmd_sink</name>
                <end>jtag_master_master_limiter/cmd_sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x2000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>4:1:0x1000:0x2000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x1000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_002</name>
            <uniqueName>hil_sys_altera_merlin_router_1921_wanomoi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_002.src/cmd_demux_002.sink</name>
                <end>cmd_demux_002/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_mm_write_agent.cp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>sink_dma_mm_write_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x1000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>5:1:0x0:0x1000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_003</name>
            <uniqueName>hil_sys_altera_merlin_router_1921_wpsphoq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_003.src/cmd_demux_003.sink</name>
                <end>cmd_demux_003/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_mm_read_agent.cp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>source_dma_mm_read_agent/cp</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.router_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>1,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_004</name>
            <uniqueName>hil_sys_altera_merlin_router_1921_lp7w7iq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_004.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_csr_agent.rp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>source_dma_csr_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.router_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>1,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_005</name>
            <uniqueName>hil_sys_altera_merlin_router_1921_lp7w7iq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_005.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_csr_agent.rp/router_005.sink</name>
                <end>router_005/sink</end>
                <start>sink_dma_csr_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.router_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>1,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>209</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>230</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_006</name>
            <uniqueName>hil_sys_altera_merlin_router_1921_cezpthi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_006.clk</name>
                <end>router_006/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink</name>
                <end>source_dma_descriptor_slave_rsp_width_adapter/sink</end>
                <start>router_006/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_006.clk_reset</name>
                <end>router_006/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_agent.rp/router_006.sink</name>
                <end>router_006/sink</end>
                <start>source_dma_descriptor_slave_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.router_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>1,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>209</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>1:01:0x0:0x0:both:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>230</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_007</name>
            <uniqueName>hil_sys_altera_merlin_router_1921_cezpthi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_007.clk</name>
                <end>router_007/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink</name>
                <end>sink_dma_descriptor_slave_rsp_width_adapter/sink</end>
                <start>router_007/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_agent.rp/router_007.sink</name>
                <end>router_007/sink</end>
                <start>sink_dma_descriptor_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_007.clk_reset</name>
                <end>router_007/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.router_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_008</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>001,010,100</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>1,0,3</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>1:001:0x0:0x0:both:1:0:0:1,0:010:0x0:0x0:both:1:0:0:1,3:100:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_008</name>
            <uniqueName>hil_sys_altera_merlin_router_1921_mwbxh2y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_008.clk</name>
                <end>router_008/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_008.src/rsp_demux_004.sink</name>
                <end>rsp_demux_004/sink</end>
                <start>router_008/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_008.clk_reset</name>
                <end>router_008/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_source_ram_s1_agent.rp/router_008.sink</name>
                <end>router_008/sink</end>
                <start>test_source_ram_s1_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.router_008</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_009</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>001,010,100</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>1,0,2</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>1:001:0x0:0x0:both:1:0:0:1,0:010:0x0:0x0:both:1:0:0:1,2:100:0x0:0x0:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both,both,write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_009</name>
            <uniqueName>hil_sys_altera_merlin_router_1921_oidrqgi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/router_009.clk</name>
                <end>router_009/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_009.src/rsp_demux_005.sink</name>
                <end>rsp_demux_005/sink</end>
                <start>router_009/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_009.clk_reset</name>
                <end>router_009/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_sink_ram_s1_agent.rp/router_009.sink</name>
                <end>router_009/sink</end>
                <start>test_sink_ram_s1_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.router_009</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux</name>
            <uniqueName>hil_sys_altera_merlin_demultiplexer_1921_riikcjy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_004.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src1/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>hil_sys_altera_merlin_demultiplexer_1921_riikcjy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_005.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src1/rsp_mux_001.sink1</name>
                <end>rsp_mux_001/sink1</end>
                <start>rsp_demux_001/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_002</name>
            <uniqueName>hil_sys_altera_merlin_demultiplexer_1921_riikcjy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_002.src0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_002.src1/rsp_mux_001.sink2</name>
                <end>rsp_mux_001/sink2</end>
                <start>rsp_demux_002/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>source_dma_descriptor_slave_rsp_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.rsp_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_003</name>
            <uniqueName>hil_sys_altera_merlin_demultiplexer_1921_riikcjy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_demux_003.clk</name>
                <end>rsp_demux_003/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_003.src0/rsp_mux.sink3</name>
                <end>rsp_mux/sink3</end>
                <start>rsp_demux_003/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_003.src1/rsp_mux_001.sink3</name>
                <end>rsp_mux_001/sink3</end>
                <start>rsp_demux_003/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink</name>
                <end>rsp_demux_003/sink</end>
                <start>sink_dma_descriptor_slave_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_demux_003.clk_reset</name>
                <end>rsp_demux_003/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.rsp_demux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_004</name>
            <uniqueName>hil_sys_altera_merlin_demultiplexer_1921_el3rhji</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_demux_004.clk</name>
                <end>rsp_demux_004/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_008.src/rsp_demux_004.sink</name>
                <end>rsp_demux_004/sink</end>
                <start>router_008/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_004.src0/rsp_mux.sink4</name>
                <end>rsp_mux/sink4</end>
                <start>rsp_demux_004/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_004.src1/rsp_mux_001.sink4</name>
                <end>rsp_mux_001/sink4</end>
                <start>rsp_demux_004/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_004.src2/rsp_mux_003.sink0</name>
                <end>rsp_mux_003/sink0</end>
                <start>rsp_demux_004/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_demux_004.clk_reset</name>
                <end>rsp_demux_004/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.rsp_demux_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_005</name>
            <uniqueName>hil_sys_altera_merlin_demultiplexer_1921_el3rhji</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_demux_005.clk</name>
                <end>rsp_demux_005/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_009.src/rsp_demux_005.sink</name>
                <end>rsp_demux_005/sink</end>
                <start>router_009/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_005.src0/rsp_mux.sink5</name>
                <end>rsp_mux/sink5</end>
                <start>rsp_demux_005/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_005.src1/rsp_mux_001.sink5</name>
                <end>rsp_mux_001/sink5</end>
                <start>rsp_demux_005/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_005.src2/rsp_mux_002.sink0</name>
                <end>rsp_mux_002/sink0</end>
                <start>rsp_demux_005/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_demux_005.clk_reset</name>
                <end>rsp_demux_005/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.rsp_demux_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1,1,1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux</name>
            <uniqueName>hil_sys_altera_merlin_multiplexer_1921_hgtp4my</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>mm_master_bfm_0_m0_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>mm_master_bfm_0_m0_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_002.src0/rsp_mux.sink2</name>
                <end>rsp_mux/sink2</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_003.src0/rsp_mux.sink3</name>
                <end>rsp_mux/sink3</end>
                <start>rsp_demux_003/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_004.src0/rsp_mux.sink4</name>
                <end>rsp_mux/sink4</end>
                <start>rsp_demux_004/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_005.src0/rsp_mux.sink5</name>
                <end>rsp_mux/sink5</end>
                <start>rsp_demux_005/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux.src/mm_master_bfm_0_m0_limiter.rsp_sink</name>
                <end>mm_master_bfm_0_m0_limiter/rsp_sink</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1,1,1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux_001</name>
            <uniqueName>hil_sys_altera_merlin_multiplexer_1921_hgtp4my</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>jtag_master_master_translator_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>jtag_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src1/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src1/rsp_mux_001.sink1</name>
                <end>rsp_mux_001/sink1</end>
                <start>rsp_demux_001/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_002.src1/rsp_mux_001.sink2</name>
                <end>rsp_mux_001/sink2</end>
                <start>rsp_demux_002/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_003.src1/rsp_mux_001.sink3</name>
                <end>rsp_mux_001/sink3</end>
                <start>rsp_demux_003/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_004.src1/rsp_mux_001.sink4</name>
                <end>rsp_mux_001/sink4</end>
                <start>rsp_demux_004/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_005.src1/rsp_mux_001.sink5</name>
                <end>rsp_mux_001/sink5</end>
                <start>rsp_demux_005/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_001.src/jtag_master_master_limiter.rsp_sink</name>
                <end>jtag_master_master_limiter/rsp_sink</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.rsp_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux_002</name>
            <uniqueName>hil_sys_altera_merlin_multiplexer_1921_izhbrhq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_mux_002.clk</name>
                <end>rsp_mux_002/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_005.src2/rsp_mux_002.sink0</name>
                <end>rsp_mux_002/sink0</end>
                <start>rsp_demux_005/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_002.src/sink_dma_mm_write_agent.rp</name>
                <end>sink_dma_mm_write_agent/rp</end>
                <start>rsp_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_mux_002.clk_reset</name>
                <end>rsp_mux_002/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.rsp_mux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux_003</name>
            <uniqueName>hil_sys_altera_merlin_multiplexer_1921_izhbrhq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/rsp_mux_003.clk</name>
                <end>rsp_mux_003/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_004.src2/rsp_mux_003.sink0</name>
                <end>rsp_mux_003/sink0</end>
                <start>rsp_demux_004/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_003.src/source_dma_mm_read_agent.rp</name>
                <end>source_dma_mm_read_agent/rp</end>
                <start>rsp_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_mux_003.clk_reset</name>
                <end>rsp_mux_003/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.rsp_mux_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sink_dma_csr_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>sink_dma_csr_agent</name>
            <uniqueName>hil_sys_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_csr_agent.clk</name>
                <end>sink_dma_csr_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0</name>
                <end>sink_dma_csr_translator/avalon_universal_slave_0</end>
                <start>sink_dma_csr_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_csr_agent.rdata_fifo_src/sink_dma_csr_agent.rdata_fifo_sink</name>
                <end>sink_dma_csr_agent/rdata_fifo_sink</end>
                <start>sink_dma_csr_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in</name>
                <end>sink_dma_csr_agent_rsp_fifo/in</end>
                <start>sink_dma_csr_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_csr_agent.rp/router_005.sink</name>
                <end>router_005/sink</end>
                <start>sink_dma_csr_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink</name>
                <end>sink_dma_csr_agent/rf_sink</end>
                <start>sink_dma_csr_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp</name>
                <end>sink_dma_csr_agent/cp</end>
                <start>sink_dma_csr_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_csr_agent.clk_reset</name>
                <end>sink_dma_csr_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.sink_dma_csr_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sink_dma_csr_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>sink_dma_csr_agent_rsp_fifo</name>
            <uniqueName>hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_csr_agent_rsp_fifo.clk</name>
                <end>sink_dma_csr_agent_rsp_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_csr_agent.rf_source/sink_dma_csr_agent_rsp_fifo.in</name>
                <end>sink_dma_csr_agent_rsp_fifo/in</end>
                <start>sink_dma_csr_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_csr_agent_rsp_fifo.out/sink_dma_csr_agent.rf_sink</name>
                <end>sink_dma_csr_agent/rf_sink</end>
                <start>sink_dma_csr_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/sink_dma_csr_agent_rsp_fifo.clk_reset</name>
                <end>sink_dma_csr_agent_rsp_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.sink_dma_csr_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sink_dma_csr_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.2.3</version>
            <name>sink_dma_csr_burst_adapter</name>
            <uniqueName>hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_csr_burst_adapter.cr0</name>
                <end>sink_dma_csr_burst_adapter/cr0</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_001.src/sink_dma_csr_burst_adapter.sink0</name>
                <end>sink_dma_csr_burst_adapter/sink0</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_csr_burst_adapter.source0/sink_dma_csr_agent.cp</name>
                <end>sink_dma_csr_agent/cp</end>
                <start>sink_dma_csr_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_csr_burst_adapter.cr0_reset</name>
                <end>sink_dma_csr_burst_adapter/cr0_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.sink_dma_csr_burst_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>122</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>6</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage</className>
                <version>19.2.3</version>
                <name>my_altera_avalon_st_pipeline_stage</name>
                <uniqueName>hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_o253r6a</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>hil_sys.mm_interconnect_0.sink_dma_csr_burst_adapter.my_altera_avalon_st_pipeline_stage</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>122</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>6</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage</name>
                    <uniqueName>hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>hil_sys.mm_interconnect_0.sink_dma_csr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sink_dma_csr_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>50000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>sink_dma_csr_translator</name>
            <uniqueName>hil_sys_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_csr_translator.clk</name>
                <end>sink_dma_csr_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>sink_dma_csr_agent.m0/sink_dma_csr_translator.avalon_universal_slave_0</name>
                <end>sink_dma_csr_translator/avalon_universal_slave_0</end>
                <start>sink_dma_csr_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_csr_translator.reset</name>
                <end>sink_dma_csr_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.sink_dma_csr_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sink_dma_descriptor_slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>200</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>192</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>188</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>193</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>220</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>218</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>209</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>216</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>204</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>202</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>230</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>sink_dma_descriptor_slave_agent</name>
            <uniqueName>hil_sys_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_descriptor_slave_agent.clk</name>
                <end>sink_dma_descriptor_slave_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0</name>
                <end>sink_dma_descriptor_slave_translator/avalon_universal_slave_0</end>
                <start>sink_dma_descriptor_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in</name>
                <end>sink_dma_descriptor_slave_agent_rdata_fifo/in</end>
                <start>sink_dma_descriptor_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in</name>
                <end>sink_dma_descriptor_slave_agent_rsp_fifo/in</end>
                <start>sink_dma_descriptor_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_agent.rp/router_007.sink</name>
                <end>router_007/sink</end>
                <start>sink_dma_descriptor_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink</name>
                <end>sink_dma_descriptor_slave_agent/rdata_fifo_sink</end>
                <start>sink_dma_descriptor_slave_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink</name>
                <end>sink_dma_descriptor_slave_agent/rf_sink</end>
                <start>sink_dma_descriptor_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp</name>
                <end>sink_dma_descriptor_slave_agent/cp</end>
                <start>sink_dma_descriptor_slave_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_descriptor_slave_agent.clk_reset</name>
                <end>sink_dma_descriptor_slave_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sink_dma_descriptor_slave_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>sink_dma_descriptor_slave_agent_rdata_fifo</name>
            <uniqueName>hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_descriptor_slave_agent_rdata_fifo.clk</name>
                <end>sink_dma_descriptor_slave_agent_rdata_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_agent.rdata_fifo_src/sink_dma_descriptor_slave_agent_rdata_fifo.in</name>
                <end>sink_dma_descriptor_slave_agent_rdata_fifo/in</end>
                <start>sink_dma_descriptor_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_agent_rdata_fifo.out/sink_dma_descriptor_slave_agent.rdata_fifo_sink</name>
                <end>sink_dma_descriptor_slave_agent/rdata_fifo_sink</end>
                <start>sink_dma_descriptor_slave_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/sink_dma_descriptor_slave_agent_rdata_fifo.clk_reset</name>
                <end>sink_dma_descriptor_slave_agent_rdata_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sink_dma_descriptor_slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>231</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>sink_dma_descriptor_slave_agent_rsp_fifo</name>
            <uniqueName>hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_descriptor_slave_agent_rsp_fifo.clk</name>
                <end>sink_dma_descriptor_slave_agent_rsp_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_agent.rf_source/sink_dma_descriptor_slave_agent_rsp_fifo.in</name>
                <end>sink_dma_descriptor_slave_agent_rsp_fifo/in</end>
                <start>sink_dma_descriptor_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_agent_rsp_fifo.out/sink_dma_descriptor_slave_agent.rf_sink</name>
                <end>sink_dma_descriptor_slave_agent/rf_sink</end>
                <start>sink_dma_descriptor_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/sink_dma_descriptor_slave_agent_rsp_fifo.clk_reset</name>
                <end>sink_dma_descriptor_slave_agent_rsp_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sink_dma_descriptor_slave_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>192</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>200</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>192</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>188</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>193</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>230</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.2.3</version>
            <name>sink_dma_descriptor_slave_burst_adapter</name>
            <uniqueName>hil_sys_altera_merlin_burst_adapter_1923_v7ucnni</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_descriptor_slave_burst_adapter.cr0</name>
                <end>sink_dma_descriptor_slave_burst_adapter/cr0</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_burst_adapter.source0/sink_dma_descriptor_slave_agent.cp</name>
                <end>sink_dma_descriptor_slave_agent/cp</end>
                <start>sink_dma_descriptor_slave_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0</name>
                <end>sink_dma_descriptor_slave_burst_adapter/sink0</end>
                <start>sink_dma_descriptor_slave_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_descriptor_slave_burst_adapter.cr0_reset</name>
                <end>sink_dma_descriptor_slave_burst_adapter/cr0_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_burst_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>230</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>6</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage</className>
                <version>19.2.3</version>
                <name>my_altera_avalon_st_pipeline_stage</name>
                <uniqueName>hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_blxgy6a</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_burst_adapter.my_altera_avalon_st_pipeline_stage</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>230</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>6</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage</name>
                    <uniqueName>hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sink_dma_descriptor_slave_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>193</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>220</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>218</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>216</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>181</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>230</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>sink_dma_descriptor_slave_cmd_width_adapter</name>
            <uniqueName>hil_sys_altera_merlin_width_adapter_1920_mct5dja</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_descriptor_slave_cmd_width_adapter.clk</name>
                <end>sink_dma_descriptor_slave_cmd_width_adapter/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_003.src/sink_dma_descriptor_slave_cmd_width_adapter.sink</name>
                <end>sink_dma_descriptor_slave_cmd_width_adapter/sink</end>
                <start>cmd_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_cmd_width_adapter.src/sink_dma_descriptor_slave_burst_adapter.sink0</name>
                <end>sink_dma_descriptor_slave_burst_adapter/sink0</end>
                <start>sink_dma_descriptor_slave_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_descriptor_slave_cmd_width_adapter.clk_reset</name>
                <end>sink_dma_descriptor_slave_cmd_width_adapter/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sink_dma_descriptor_slave_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>192</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>188</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>193</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>220</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>218</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>216</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>181</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>230</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>sink_dma_descriptor_slave_rsp_width_adapter</name>
            <uniqueName>hil_sys_altera_merlin_width_adapter_1920_jip2oaa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_descriptor_slave_rsp_width_adapter.clk</name>
                <end>sink_dma_descriptor_slave_rsp_width_adapter/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_007.src/sink_dma_descriptor_slave_rsp_width_adapter.sink</name>
                <end>sink_dma_descriptor_slave_rsp_width_adapter/sink</end>
                <start>router_007/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_003.sink</name>
                <end>rsp_demux_003/sink</end>
                <start>sink_dma_descriptor_slave_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_descriptor_slave_rsp_width_adapter.clk_reset</name>
                <end>sink_dma_descriptor_slave_rsp_width_adapter/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sink_dma_descriptor_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>50000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>sink_dma_descriptor_slave_translator</name>
            <uniqueName>hil_sys_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_descriptor_slave_translator.clk</name>
                <end>sink_dma_descriptor_slave_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>sink_dma_descriptor_slave_agent.m0/sink_dma_descriptor_slave_translator.avalon_universal_slave_0</name>
                <end>sink_dma_descriptor_slave_translator/avalon_universal_slave_0</end>
                <start>sink_dma_descriptor_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_descriptor_slave_translator.reset</name>
                <end>sink_dma_descriptor_slave_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.sink_dma_descriptor_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sink_dma_mm_write_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="4"
   name="test_sink_ram_s1_translator.avalon_universal_slave_0"
   start="0x0000000000001000"
   end="0x00000000000002000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.1</version>
            <name>sink_dma_mm_write_agent</name>
            <uniqueName>hil_sys_altera_merlin_master_agent_191_mpbm6tq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_mm_write_agent.clk</name>
                <end>sink_dma_mm_write_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_002.src/sink_dma_mm_write_agent.rp</name>
                <end>sink_dma_mm_write_agent/rp</end>
                <start>rsp_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>sink_dma_mm_write_agent.cp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>sink_dma_mm_write_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av</name>
                <end>sink_dma_mm_write_agent/av</end>
                <start>sink_dma_mm_write_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_mm_write_agent.clk_reset</name>
                <end>sink_dma_mm_write_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.sink_dma_mm_write_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sink_dma_mm_write_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>sink_dma_mm_write_translator</name>
            <uniqueName>hil_sys_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_mm_write_translator.clk</name>
                <end>sink_dma_mm_write_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>sink_dma_mm_write_translator.avalon_universal_master_0/sink_dma_mm_write_agent.av</name>
                <end>sink_dma_mm_write_agent/av</end>
                <start>sink_dma_mm_write_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_mm_write_translator.reset</name>
                <end>sink_dma_mm_write_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.sink_dma_mm_write_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">sink_dma_reset_n_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>sink_dma_reset_n_reset_bridge</name>
            <uniqueName>hil_sys_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/sink_dma_reset_n_reset_bridge.clk</name>
                <end>sink_dma_reset_n_reset_bridge/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_demux_002.clk_reset</name>
                <end>cmd_demux_002/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_demux_003.clk_reset</name>
                <end>cmd_demux_003/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_mux_003.clk_reset</name>
                <end>cmd_mux_003/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_mux_004.clk_reset</name>
                <end>cmd_mux_004/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/cmd_mux_005.clk_reset</name>
                <end>cmd_mux_005/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_006.clk_reset</name>
                <end>router_006/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_007.clk_reset</name>
                <end>router_007/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_008.clk_reset</name>
                <end>router_008/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/router_009.clk_reset</name>
                <end>router_009/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_demux_003.clk_reset</name>
                <end>rsp_demux_003/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_demux_004.clk_reset</name>
                <end>rsp_demux_004/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_demux_005.clk_reset</name>
                <end>rsp_demux_005/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_mux_002.clk_reset</name>
                <end>rsp_mux_002/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/rsp_mux_003.clk_reset</name>
                <end>rsp_mux_003/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_csr_agent.clk_reset</name>
                <end>sink_dma_csr_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_csr_burst_adapter.cr0_reset</name>
                <end>sink_dma_csr_burst_adapter/cr0_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_csr_translator.reset</name>
                <end>sink_dma_csr_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_descriptor_slave_agent.clk_reset</name>
                <end>sink_dma_descriptor_slave_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_descriptor_slave_burst_adapter.cr0_reset</name>
                <end>sink_dma_descriptor_slave_burst_adapter/cr0_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_descriptor_slave_cmd_width_adapter.clk_reset</name>
                <end>sink_dma_descriptor_slave_cmd_width_adapter/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_descriptor_slave_rsp_width_adapter.clk_reset</name>
                <end>sink_dma_descriptor_slave_rsp_width_adapter/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_descriptor_slave_translator.reset</name>
                <end>sink_dma_descriptor_slave_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_mm_write_agent.clk_reset</name>
                <end>sink_dma_mm_write_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/sink_dma_mm_write_translator.reset</name>
                <end>sink_dma_mm_write_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_csr_agent.clk_reset</name>
                <end>source_dma_csr_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_csr_burst_adapter.cr0_reset</name>
                <end>source_dma_csr_burst_adapter/cr0_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_csr_translator.reset</name>
                <end>source_dma_csr_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_descriptor_slave_agent.clk_reset</name>
                <end>source_dma_descriptor_slave_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_descriptor_slave_burst_adapter.cr0_reset</name>
                <end>source_dma_descriptor_slave_burst_adapter/cr0_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_descriptor_slave_cmd_width_adapter.clk_reset</name>
                <end>source_dma_descriptor_slave_cmd_width_adapter/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_descriptor_slave_rsp_width_adapter.clk_reset</name>
                <end>source_dma_descriptor_slave_rsp_width_adapter/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_descriptor_slave_translator.reset</name>
                <end>source_dma_descriptor_slave_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_mm_read_agent.clk_reset</name>
                <end>source_dma_mm_read_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_mm_read_translator.reset</name>
                <end>source_dma_mm_read_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/test_sink_ram_s1_agent.clk_reset</name>
                <end>test_sink_ram_s1_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/test_sink_ram_s1_burst_adapter.cr0_reset</name>
                <end>test_sink_ram_s1_burst_adapter/cr0_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/test_sink_ram_s1_translator.reset</name>
                <end>test_sink_ram_s1_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/test_source_ram_s1_agent.clk_reset</name>
                <end>test_source_ram_s1_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/test_source_ram_s1_burst_adapter.cr0_reset</name>
                <end>test_source_ram_s1_burst_adapter/cr0_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/test_source_ram_s1_translator.reset</name>
                <end>test_source_ram_s1_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.sink_dma_reset_n_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">source_dma_csr_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>source_dma_csr_agent</name>
            <uniqueName>hil_sys_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_csr_agent.clk</name>
                <end>source_dma_csr_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_csr_agent.clk_reset</name>
                <end>source_dma_csr_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0</name>
                <end>source_dma_csr_translator/avalon_universal_slave_0</end>
                <start>source_dma_csr_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_csr_agent.rdata_fifo_src/source_dma_csr_agent.rdata_fifo_sink</name>
                <end>source_dma_csr_agent/rdata_fifo_sink</end>
                <start>source_dma_csr_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in</name>
                <end>source_dma_csr_agent_rsp_fifo/in</end>
                <start>source_dma_csr_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_csr_agent.rp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>source_dma_csr_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink</name>
                <end>source_dma_csr_agent/rf_sink</end>
                <start>source_dma_csr_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp</name>
                <end>source_dma_csr_agent/cp</end>
                <start>source_dma_csr_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.source_dma_csr_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">source_dma_csr_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>source_dma_csr_agent_rsp_fifo</name>
            <uniqueName>hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_csr_agent_rsp_fifo.clk</name>
                <end>source_dma_csr_agent_rsp_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_csr_agent.rf_source/source_dma_csr_agent_rsp_fifo.in</name>
                <end>source_dma_csr_agent_rsp_fifo/in</end>
                <start>source_dma_csr_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_csr_agent_rsp_fifo.out/source_dma_csr_agent.rf_sink</name>
                <end>source_dma_csr_agent/rf_sink</end>
                <start>source_dma_csr_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/source_dma_csr_agent_rsp_fifo.clk_reset</name>
                <end>source_dma_csr_agent_rsp_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.source_dma_csr_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">source_dma_csr_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.2.3</version>
            <name>source_dma_csr_burst_adapter</name>
            <uniqueName>hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_csr_burst_adapter.cr0</name>
                <end>source_dma_csr_burst_adapter/cr0</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux.src/source_dma_csr_burst_adapter.sink0</name>
                <end>source_dma_csr_burst_adapter/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_csr_burst_adapter.cr0_reset</name>
                <end>source_dma_csr_burst_adapter/cr0_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_csr_burst_adapter.source0/source_dma_csr_agent.cp</name>
                <end>source_dma_csr_agent/cp</end>
                <start>source_dma_csr_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.source_dma_csr_burst_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>122</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>6</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage</className>
                <version>19.2.3</version>
                <name>my_altera_avalon_st_pipeline_stage</name>
                <uniqueName>hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_o253r6a</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>hil_sys.mm_interconnect_0.source_dma_csr_burst_adapter.my_altera_avalon_st_pipeline_stage</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>122</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>6</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage</name>
                    <uniqueName>hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>hil_sys.mm_interconnect_0.source_dma_csr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">source_dma_csr_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>50000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>source_dma_csr_translator</name>
            <uniqueName>hil_sys_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_csr_translator.clk</name>
                <end>source_dma_csr_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_csr_translator.reset</name>
                <end>source_dma_csr_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>source_dma_csr_agent.m0/source_dma_csr_translator.avalon_universal_slave_0</name>
                <end>source_dma_csr_translator/avalon_universal_slave_0</end>
                <start>source_dma_csr_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.source_dma_csr_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">source_dma_descriptor_slave_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>200</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>192</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>188</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>193</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>205</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>220</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>218</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>211</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>209</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>216</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>204</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>202</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>230</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>source_dma_descriptor_slave_agent</name>
            <uniqueName>hil_sys_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_descriptor_slave_agent.clk</name>
                <end>source_dma_descriptor_slave_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_descriptor_slave_agent.clk_reset</name>
                <end>source_dma_descriptor_slave_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0</name>
                <end>source_dma_descriptor_slave_translator/avalon_universal_slave_0</end>
                <start>source_dma_descriptor_slave_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in</name>
                <end>source_dma_descriptor_slave_agent_rdata_fifo/in</end>
                <start>source_dma_descriptor_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in</name>
                <end>source_dma_descriptor_slave_agent_rsp_fifo/in</end>
                <start>source_dma_descriptor_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_agent.rp/router_006.sink</name>
                <end>router_006/sink</end>
                <start>source_dma_descriptor_slave_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink</name>
                <end>source_dma_descriptor_slave_agent/rdata_fifo_sink</end>
                <start>source_dma_descriptor_slave_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink</name>
                <end>source_dma_descriptor_slave_agent/rf_sink</end>
                <start>source_dma_descriptor_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp</name>
                <end>source_dma_descriptor_slave_agent/cp</end>
                <start>source_dma_descriptor_slave_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.source_dma_descriptor_slave_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">source_dma_descriptor_slave_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>source_dma_descriptor_slave_agent_rdata_fifo</name>
            <uniqueName>hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_descriptor_slave_agent_rdata_fifo.clk</name>
                <end>source_dma_descriptor_slave_agent_rdata_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_agent.rdata_fifo_src/source_dma_descriptor_slave_agent_rdata_fifo.in</name>
                <end>source_dma_descriptor_slave_agent_rdata_fifo/in</end>
                <start>source_dma_descriptor_slave_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_agent_rdata_fifo.out/source_dma_descriptor_slave_agent.rdata_fifo_sink</name>
                <end>source_dma_descriptor_slave_agent/rdata_fifo_sink</end>
                <start>source_dma_descriptor_slave_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/source_dma_descriptor_slave_agent_rdata_fifo.clk_reset</name>
                <end>source_dma_descriptor_slave_agent_rdata_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.source_dma_descriptor_slave_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">source_dma_descriptor_slave_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>231</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>source_dma_descriptor_slave_agent_rsp_fifo</name>
            <uniqueName>hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_descriptor_slave_agent_rsp_fifo.clk</name>
                <end>source_dma_descriptor_slave_agent_rsp_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_agent.rf_source/source_dma_descriptor_slave_agent_rsp_fifo.in</name>
                <end>source_dma_descriptor_slave_agent_rsp_fifo/in</end>
                <start>source_dma_descriptor_slave_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_agent_rsp_fifo.out/source_dma_descriptor_slave_agent.rf_sink</name>
                <end>source_dma_descriptor_slave_agent/rf_sink</end>
                <start>source_dma_descriptor_slave_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/source_dma_descriptor_slave_agent_rsp_fifo.clk_reset</name>
                <end>source_dma_descriptor_slave_agent_rsp_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.source_dma_descriptor_slave_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">source_dma_descriptor_slave_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>192</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>200</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>192</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>188</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>193</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>230</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.2.3</version>
            <name>source_dma_descriptor_slave_burst_adapter</name>
            <uniqueName>hil_sys_altera_merlin_burst_adapter_1923_v7ucnni</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_descriptor_slave_burst_adapter.cr0</name>
                <end>source_dma_descriptor_slave_burst_adapter/cr0</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_descriptor_slave_burst_adapter.cr0_reset</name>
                <end>source_dma_descriptor_slave_burst_adapter/cr0_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_burst_adapter.source0/source_dma_descriptor_slave_agent.cp</name>
                <end>source_dma_descriptor_slave_agent/cp</end>
                <start>source_dma_descriptor_slave_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0</name>
                <end>source_dma_descriptor_slave_burst_adapter/sink0</end>
                <start>source_dma_descriptor_slave_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.source_dma_descriptor_slave_burst_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>230</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>6</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage</className>
                <version>19.2.3</version>
                <name>my_altera_avalon_st_pipeline_stage</name>
                <uniqueName>hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_blxgy6a</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>hil_sys.mm_interconnect_0.source_dma_descriptor_slave_burst_adapter.my_altera_avalon_st_pipeline_stage</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>230</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>6</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage</name>
                    <uniqueName>hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>hil_sys.mm_interconnect_0.source_dma_descriptor_slave_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">source_dma_descriptor_slave_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>193</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>220</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>218</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>216</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>181</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>230</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>source_dma_descriptor_slave_cmd_width_adapter</name>
            <uniqueName>hil_sys_altera_merlin_width_adapter_1920_mct5dja</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_descriptor_slave_cmd_width_adapter.clk</name>
                <end>source_dma_descriptor_slave_cmd_width_adapter/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_002.src/source_dma_descriptor_slave_cmd_width_adapter.sink</name>
                <end>source_dma_descriptor_slave_cmd_width_adapter/sink</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_descriptor_slave_cmd_width_adapter.clk_reset</name>
                <end>source_dma_descriptor_slave_cmd_width_adapter/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_cmd_width_adapter.src/source_dma_descriptor_slave_burst_adapter.sink0</name>
                <end>source_dma_descriptor_slave_burst_adapter/sink0</end>
                <start>source_dma_descriptor_slave_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.source_dma_descriptor_slave_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">source_dma_descriptor_slave_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(229) domain(228:227) snoop(226:223) barrier(222:221) ori_burst_size(220:218) response_status(217:216) cache(215:212) protection(211:209) thread_id(208) dest_id(207:205) src_id(204:202) qos(201) begin_burst(200) data_sideband(199) addr_sideband(198) burst_type(197:196) burst_size(195:193) burstwrap(192:188) byte_cnt(187:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>175</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>192</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>188</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>193</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>220</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>218</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>217</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>216</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>181</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>230</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>source_dma_descriptor_slave_rsp_width_adapter</name>
            <uniqueName>hil_sys_altera_merlin_width_adapter_1920_jip2oaa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_descriptor_slave_rsp_width_adapter.clk</name>
                <end>source_dma_descriptor_slave_rsp_width_adapter/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_006.src/source_dma_descriptor_slave_rsp_width_adapter.sink</name>
                <end>source_dma_descriptor_slave_rsp_width_adapter/sink</end>
                <start>router_006/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_descriptor_slave_rsp_width_adapter.clk_reset</name>
                <end>source_dma_descriptor_slave_rsp_width_adapter/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>source_dma_descriptor_slave_rsp_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.source_dma_descriptor_slave_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">source_dma_descriptor_slave_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>50000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>source_dma_descriptor_slave_translator</name>
            <uniqueName>hil_sys_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_descriptor_slave_translator.clk</name>
                <end>source_dma_descriptor_slave_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_descriptor_slave_translator.reset</name>
                <end>source_dma_descriptor_slave_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>source_dma_descriptor_slave_agent.m0/source_dma_descriptor_slave_translator.avalon_universal_slave_0</name>
                <end>source_dma_descriptor_slave_translator/avalon_universal_slave_0</end>
                <start>source_dma_descriptor_slave_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.source_dma_descriptor_slave_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">source_dma_mm_read_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="5"
   name="test_source_ram_s1_translator.avalon_universal_slave_0"
   start="0x0000000000000000"
   end="0x00000000000001000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>90</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.1</version>
            <name>source_dma_mm_read_agent</name>
            <uniqueName>hil_sys_altera_merlin_master_agent_191_mpbm6tq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_mm_read_agent.clk</name>
                <end>source_dma_mm_read_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_003.src/source_dma_mm_read_agent.rp</name>
                <end>source_dma_mm_read_agent/rp</end>
                <start>rsp_mux_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_mm_read_agent.clk_reset</name>
                <end>source_dma_mm_read_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>source_dma_mm_read_agent.cp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>source_dma_mm_read_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av</name>
                <end>source_dma_mm_read_agent/av</end>
                <start>source_dma_mm_read_translator/avalon_universal_master_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.source_dma_mm_read_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">source_dma_mm_read_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>source_dma_mm_read_translator</name>
            <uniqueName>hil_sys_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/source_dma_mm_read_translator.clk</name>
                <end>source_dma_mm_read_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/source_dma_mm_read_translator.reset</name>
                <end>source_dma_mm_read_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>source_dma_mm_read_translator.avalon_universal_master_0/source_dma_mm_read_agent.av</name>
                <end>source_dma_mm_read_agent/av</end>
                <start>source_dma_mm_read_translator/avalon_universal_master_0</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.source_dma_mm_read_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">test_sink_ram_s1_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>test_sink_ram_s1_agent</name>
            <uniqueName>hil_sys_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_sink_ram_s1_agent.clk</name>
                <end>test_sink_ram_s1_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/test_sink_ram_s1_agent.clk_reset</name>
                <end>test_sink_ram_s1_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0</name>
                <end>test_sink_ram_s1_translator/avalon_universal_slave_0</end>
                <start>test_sink_ram_s1_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_sink_ram_s1_agent.rdata_fifo_src/test_sink_ram_s1_agent.rdata_fifo_sink</name>
                <end>test_sink_ram_s1_agent/rdata_fifo_sink</end>
                <start>test_sink_ram_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in</name>
                <end>test_sink_ram_s1_agent_rsp_fifo/in</end>
                <start>test_sink_ram_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_sink_ram_s1_agent.rp/router_009.sink</name>
                <end>router_009/sink</end>
                <start>test_sink_ram_s1_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink</name>
                <end>test_sink_ram_s1_agent/rf_sink</end>
                <start>test_sink_ram_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp</name>
                <end>test_sink_ram_s1_agent/cp</end>
                <start>test_sink_ram_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.test_sink_ram_s1_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">test_sink_ram_s1_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>test_sink_ram_s1_agent_rsp_fifo</name>
            <uniqueName>hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_sink_ram_s1_agent_rsp_fifo.clk</name>
                <end>test_sink_ram_s1_agent_rsp_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_sink_ram_s1_agent.rf_source/test_sink_ram_s1_agent_rsp_fifo.in</name>
                <end>test_sink_ram_s1_agent_rsp_fifo/in</end>
                <start>test_sink_ram_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_sink_ram_s1_agent_rsp_fifo.out/test_sink_ram_s1_agent.rf_sink</name>
                <end>test_sink_ram_s1_agent/rf_sink</end>
                <start>test_sink_ram_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/test_sink_ram_s1_agent_rsp_fifo.clk_reset</name>
                <end>test_sink_ram_s1_agent_rsp_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.test_sink_ram_s1_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">test_sink_ram_s1_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.2.3</version>
            <name>test_sink_ram_s1_burst_adapter</name>
            <uniqueName>hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_sink_ram_s1_burst_adapter.cr0</name>
                <end>test_sink_ram_s1_burst_adapter/cr0</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_005.src/test_sink_ram_s1_burst_adapter.sink0</name>
                <end>test_sink_ram_s1_burst_adapter/sink0</end>
                <start>cmd_mux_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/test_sink_ram_s1_burst_adapter.cr0_reset</name>
                <end>test_sink_ram_s1_burst_adapter/cr0_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_sink_ram_s1_burst_adapter.source0/test_sink_ram_s1_agent.cp</name>
                <end>test_sink_ram_s1_agent/cp</end>
                <start>test_sink_ram_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.test_sink_ram_s1_burst_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>122</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>6</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage</className>
                <version>19.2.3</version>
                <name>my_altera_avalon_st_pipeline_stage</name>
                <uniqueName>hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_o253r6a</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>hil_sys.mm_interconnect_0.test_sink_ram_s1_burst_adapter.my_altera_avalon_st_pipeline_stage</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>122</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>6</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage</name>
                    <uniqueName>hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>hil_sys.mm_interconnect_0.test_sink_ram_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">test_sink_ram_s1_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>50000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>test_sink_ram_s1_translator</name>
            <uniqueName>hil_sys_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_sink_ram_s1_translator.clk</name>
                <end>test_sink_ram_s1_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/test_sink_ram_s1_translator.reset</name>
                <end>test_sink_ram_s1_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>test_sink_ram_s1_agent.m0/test_sink_ram_s1_translator.avalon_universal_slave_0</name>
                <end>test_sink_ram_s1_translator/avalon_universal_slave_0</end>
                <start>test_sink_ram_s1_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.test_sink_ram_s1_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">test_source_ram_reset1_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>test_source_ram_reset1_reset_bridge</name>
            <uniqueName>hil_sys_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_source_ram_reset1_reset_bridge.clk</name>
                <end>test_source_ram_reset1_reset_bridge/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/sink_dma_csr_agent_rsp_fifo.clk_reset</name>
                <end>sink_dma_csr_agent_rsp_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/sink_dma_descriptor_slave_agent_rdata_fifo.clk_reset</name>
                <end>sink_dma_descriptor_slave_agent_rdata_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/sink_dma_descriptor_slave_agent_rsp_fifo.clk_reset</name>
                <end>sink_dma_descriptor_slave_agent_rsp_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/source_dma_csr_agent_rsp_fifo.clk_reset</name>
                <end>source_dma_csr_agent_rsp_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/source_dma_descriptor_slave_agent_rdata_fifo.clk_reset</name>
                <end>source_dma_descriptor_slave_agent_rdata_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/source_dma_descriptor_slave_agent_rsp_fifo.clk_reset</name>
                <end>source_dma_descriptor_slave_agent_rsp_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/test_sink_ram_s1_agent_rsp_fifo.clk_reset</name>
                <end>test_sink_ram_s1_agent_rsp_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/test_source_ram_s1_agent_rsp_fifo.clk_reset</name>
                <end>test_source_ram_s1_agent_rsp_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.test_source_ram_reset1_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">test_source_ram_s1_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>test_source_ram_s1_agent</name>
            <uniqueName>hil_sys_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_source_ram_s1_agent.clk</name>
                <end>test_source_ram_s1_agent/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/test_source_ram_s1_agent.clk_reset</name>
                <end>test_source_ram_s1_agent/clk_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0</name>
                <end>test_source_ram_s1_translator/avalon_universal_slave_0</end>
                <start>test_source_ram_s1_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_source_ram_s1_agent.rdata_fifo_src/test_source_ram_s1_agent.rdata_fifo_sink</name>
                <end>test_source_ram_s1_agent/rdata_fifo_sink</end>
                <start>test_source_ram_s1_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in</name>
                <end>test_source_ram_s1_agent_rsp_fifo/in</end>
                <start>test_source_ram_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_source_ram_s1_agent.rp/router_008.sink</name>
                <end>router_008/sink</end>
                <start>test_source_ram_s1_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink</name>
                <end>test_source_ram_s1_agent/rf_sink</end>
                <start>test_source_ram_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp</name>
                <end>test_source_ram_s1_agent/cp</end>
                <start>test_source_ram_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.test_source_ram_s1_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">test_source_ram_s1_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>test_source_ram_s1_agent_rsp_fifo</name>
            <uniqueName>hil_sys_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_source_ram_s1_agent_rsp_fifo.clk</name>
                <end>test_source_ram_s1_agent_rsp_fifo/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>test_source_ram_reset1_reset_bridge.out_reset/test_source_ram_s1_agent_rsp_fifo.clk_reset</name>
                <end>test_source_ram_s1_agent_rsp_fifo/clk_reset</end>
                <start>test_source_ram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_source_ram_s1_agent.rf_source/test_source_ram_s1_agent_rsp_fifo.in</name>
                <end>test_source_ram_s1_agent_rsp_fifo/in</end>
                <start>test_source_ram_s1_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_source_ram_s1_agent_rsp_fifo.out/test_source_ram_s1_agent.rf_sink</name>
                <end>test_source_ram_s1_agent/rf_sink</end>
                <start>test_source_ram_s1_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.test_source_ram_s1_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">test_source_ram_s1_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(121) domain(120:119) snoop(118:115) barrier(114:113) ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84:80) byte_cnt(79:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>76</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>84</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>80</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>79</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.2.3</version>
            <name>test_source_ram_s1_burst_adapter</name>
            <uniqueName>hil_sys_altera_merlin_burst_adapter_1923_2rmpnfi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_source_ram_s1_burst_adapter.cr0</name>
                <end>test_source_ram_s1_burst_adapter/cr0</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_004.src/test_source_ram_s1_burst_adapter.sink0</name>
                <end>test_source_ram_s1_burst_adapter/sink0</end>
                <start>cmd_mux_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/test_source_ram_s1_burst_adapter.cr0_reset</name>
                <end>test_source_ram_s1_burst_adapter/cr0_reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>test_source_ram_s1_burst_adapter.source0/test_source_ram_s1_agent.cp</name>
                <end>test_source_ram_s1_agent/cp</end>
                <start>test_source_ram_s1_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.test_source_ram_s1_burst_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>122</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>6</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage</className>
                <version>19.2.3</version>
                <name>my_altera_avalon_st_pipeline_stage</name>
                <uniqueName>hil_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_o253r6a</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>hil_sys.mm_interconnect_0.test_source_ram_s1_burst_adapter.my_altera_avalon_st_pipeline_stage</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>122</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>6</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage</name>
                    <uniqueName>hil_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>hil_sys.mm_interconnect_0.test_source_ram_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">test_source_ram_s1_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>10</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>50000000</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>test_source_ram_s1_translator</name>
            <uniqueName>hil_sys_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value>50000000</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>clock_in_out_clk_clock_bridge.out_clk/test_source_ram_s1_translator.clk</name>
                <end>test_source_ram_s1_translator/clk</end>
                <start>clock_in_out_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>sink_dma_reset_n_reset_bridge.out_reset/test_source_ram_s1_translator.reset</name>
                <end>test_source_ram_s1_translator/reset</end>
                <start>sink_dma_reset_n_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>test_source_ram_s1_agent.m0/test_source_ram_s1_translator.avalon_universal_slave_0</name>
                <end>test_source_ram_s1_translator/avalon_universal_slave_0</end>
                <start>test_source_ram_s1_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>hil_sys.mm_interconnect_0.test_source_ram_s1_translator</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_master_bfm_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avm_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;clk_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_master_bfm&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;Avalon Memory Mapped Master BFM Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;m0&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_burstcount&lt;/name&gt;
                    &lt;role&gt;burstcount&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;avm_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;clk_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;hil_sys_mm_master_bfm_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_mm_master_bfm_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_mm_master_bfm_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_mm_master_bfm_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_mm_master_bfm_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_mm_master_bfm_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_mm_master_bfm_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_mm_master_bfm_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_mm_master_bfm_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;The width of the address signal.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_ADDRESS_W&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;32&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;The width of an indidual symbol. The default is an 8 bit Byte.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_SYMBOL_W&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;The number of symbols in a word. The default is 4 bytes per word.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_NUMSYMBOLS&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;4&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;The width of the Burstcount port determines the maximum burst length that can be specified for a transaction.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_BURSTCOUNT_W&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;3&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;This is the word length in bits of the read response port.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_READRESPONSE_W&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;This is the word length in bits of the read response port.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_WRITERESPONSE_W&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the read signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_READ&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the write signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the address signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_ADDRESS&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the byteenable signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_BYTE_ENABLE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the burstcount signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_BURSTCOUNT&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the readdata signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_READ_DATA&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the readdatavalid signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_READ_DATA_VALID&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use writedata signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITE_DATA&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the begintransfer signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_BEGIN_TRANSFER&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use beginbursttransfer signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_BEGIN_BURST_TRANSFER&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the waitrequest signal&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WAIT_REQUEST&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the transaction id signals&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_TRANSACTIONID&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the write response signals&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_WRITERESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the read response signals&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_READRESPONSE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Use the tightly coupled memory signals&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_CLKEN&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Constant burst behavior&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_CONSTANT_BURST_BEHAVIOR&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Linewrap bursts&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_BURST_LINEWRAP&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Burst on boundaries only&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_BURST_BNDR_ONLY&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Maximum pending read transactions&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_MAX_PENDING_READS&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Maximum pending write transactions&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_MAX_PENDING_WRITES&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Cycles of fixed read latency&lt;/description&gt;
        &lt;enabled&gt;false&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_FIX_READ_LATENCY&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Fixed read wait time (cycles)&lt;/description&gt;
        &lt;enabled&gt;false&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_READ_WAIT_TIME&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Fixed write wait time (cycles)&lt;/description&gt;
        &lt;enabled&gt;false&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_WRITE_WAIT_TIME&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Controls the number of transfers that can be issued after waitrequest is asserted.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_WAITREQUEST_ALLOWANCE&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Add one pipeline stage to the waitrequest to improve timing.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;REGISTER_WAITREQUEST&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Indicate that incoming signals come from register.&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;AV_REGISTERINCOMINGSIGNALS&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;BFM ID number for VHDL&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;VHDL_ID&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/hil_sys/hil_sys_mm_master_bfm_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>mm_master_bfm_0</name>
        <uniqueName>hil_sys_mm_master_bfm_0</uniqueName>
        <fixedName>hil_sys_mm_master_bfm_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_master_bfm_0/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_0/mm_master_bfm_0_m0</end>
            <start>mm_master_bfm_0/m0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_master_bfm_0/clk_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.mm_master_bfm_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">reset_in</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>50000000</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;50000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;hil_sys_reset_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/hil_sys/hil_sys_reset_in.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>reset_in</name>
        <uniqueName>hil_sys_reset_in</uniqueName>
        <fixedName>hil_sys_reset_in</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>reset_in/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>jtag_master/clk_reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_001/reset_in1</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_002/reset_in1</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_004/reset_in0</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.reset_in</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller/reset_in0</end>
            <start>jtag_master/master_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_master_bfm_0/clk_reset</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.rst_controller</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_001</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller_001</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_001/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_001/reset_in0</end>
            <start>jtag_master/master_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_001/reset_in1</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_translator/in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>test_sink_ram/reset1</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>test_source_ram/reset1</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.rst_controller_001</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_002</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller_002</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_002/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_002/reset_in0</end>
            <start>jtag_master/master_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_002/reset_in1</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_0/sink_dma_reset_n_reset_bridge_in_reset</end>
            <start>rst_controller_002/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_0/test_source_ram_reset1_reset_bridge_in_reset</end>
            <start>rst_controller_002/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>sink_dma/reset_n</end>
            <start>rst_controller_002/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>source_dma/reset_n</end>
            <start>rst_controller_002/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.rst_controller_002</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_003</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller_003</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_003/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_003/reset_in0</end>
            <start>jtag_master/master_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_0/mm_master_bfm_0_m0_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_003/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.rst_controller_003</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_004</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller_004</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_004/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_004/reset_in0</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_0/jtag_master_master_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.rst_controller_004</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_translator</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ACTIVE_LOW_RESET</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_INPUT_ENABLE</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNCHRONOUS_EDGES</name>
            <value>deassert</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_translator</className>
        <version>19.2.0</version>
        <name>rst_translator</name>
        <uniqueName>hil_sys_altera_reset_translator_1920_aht5tzq</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_translator/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_translator/in_reset</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>sc_fifo_0/clk_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.rst_translator</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">sc_fifo_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;clk_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.controlledBy&lt;/key&gt;
                            &lt;value&gt;in&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;clk_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_sc_fifo&lt;/className&gt;
        &lt;version&gt;19.3.1&lt;/version&gt;
        &lt;displayName&gt;Avalon Streaming Single Clock FIFO Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in&lt;/name&gt;
            &lt;type&gt;avalon_streaming&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_data&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;in_valid&lt;/name&gt;
                    &lt;role&gt;valid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;in_ready&lt;/name&gt;
                    &lt;role&gt;ready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;clk_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;beatsPerCycle&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;errorDescriptor&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxChannel&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;packetDescription&lt;/key&gt;
                        &lt;value&gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out&lt;/name&gt;
            &lt;type&gt;avalon_streaming&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_data&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;out_valid&lt;/name&gt;
                    &lt;role&gt;valid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;out_ready&lt;/name&gt;
                    &lt;role&gt;ready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.controlledBy&lt;/key&gt;
                        &lt;value&gt;in&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;clk_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;beatsPerCycle&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;errorDescriptor&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxChannel&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;packetDescription&lt;/key&gt;
                        &lt;value&gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;hil_sys_sc_fifo_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_sc_fifo_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_sc_fifo_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_sc_fifo_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_sc_fifo_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_sc_fifo_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_sc_fifo_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;hil_sys_sc_fifo_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;hil_sys_sc_fifo_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Number of symbols per transfer&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;SYMBOLS_PER_BEAT&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;4&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Number of bits in each symbol&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;BITS_PER_SYMBOL&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;8&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;The depth of the FIFO&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;FIFO_DEPTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;16&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;The width of the channel signal. 0 means that the signal is omitted&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;CHANNEL_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;The width of the error signal. 0 means that the signal is omitted&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;ERROR_WIDTH&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;If enabled, the packet signals will be used&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_PACKETS&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Enables the fill level logic&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_FILL_LEVEL&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;The latency of the FIFO, defined as the number of cycles for a write to propagate to the output&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;EMPTY_LATENCY&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;3&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Enables the implementation that infers memory blocks. Registers may still be used for shallow depths&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_MEMORY_BLOCKS&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;1&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Enables store and forward mode&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_STORE_FORWARD&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Enables a single-bit almost-full status streaming interface&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_ALMOST_FULL_IF&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
    &lt;hdlParameterDescriptorDefinition&gt;
        &lt;description&gt;Enables a single-bit almost-empty status streaming interface&lt;/description&gt;
        &lt;enabled&gt;true&lt;/enabled&gt;
        &lt;exported&gt;false&lt;/exported&gt;
        &lt;parameterHdlType&gt;INTEGER&lt;/parameterHdlType&gt;
        &lt;parameterName&gt;USE_ALMOST_EMPTY_IF&lt;/parameterName&gt;
        &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
        &lt;parameterValue&gt;0&lt;/parameterValue&gt;
    &lt;/hdlParameterDescriptorDefinition&gt;
&lt;/hdlParameterDescriptorDefinitionList&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/hil_sys/hil_sys_sc_fifo_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;debug.isTransparent&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>sc_fifo_0</name>
        <uniqueName>hil_sys_sc_fifo_0</uniqueName>
        <fixedName>hil_sys_sc_fifo_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>sc_fifo_0/clk</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>sc_fifo_0/clk_reset</end>
            <start>rst_translator/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>23.2</version>
            <end>sink_dma/st_sink</end>
            <start>sc_fifo_0/out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>23.2</version>
            <end>sc_fifo_0/in</end>
            <start>source_dma/st_source</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.sc_fifo_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">sink_dma</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE</name>
            <value>10AX115S3F45E2SGE3</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_FAMILY</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_SPEEDGRADE</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>AUTO_MM_READ_ADDRESS_MAP</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_MM_READ_ADDRESS_WIDTH</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_MM_WRITE_ADDRESS_MAP</name>
            <value>&lt;address-map&gt;&lt;slave name='test_sink_ram.s1' start='0x1000' end='0x2000' datawidth='32' /&gt;&lt;/address-map&gt;</value>
          </parameter>
          <parameter>
            <name>AUTO_MM_WRITE_ADDRESS_WIDTH</name>
            <value>13</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clock_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;csr&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
                &lt;cmsisInfo&gt;
                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version="1.0" encoding="utf-8"?&amp;gt;
&amp;lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"&amp;gt;
  &amp;lt;peripherals&amp;gt;
    &amp;lt;peripheral&amp;gt;
      &amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt;
      &amp;lt;name&amp;gt;altera_msgdma_mm_csr&amp;lt;/name&amp;gt;
      &amp;lt;description&amp;gt;altera_msgdma&amp;lt;/description&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;status&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;status&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;busy&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;descriptor_buffer_empty&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;descriptor_buffer_full&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_buffer_empty&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_buffer_full &amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[6:6]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;resetting&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[7:7]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped_on_error&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[8:8]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped_on_early_termination&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[9:9]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;irq&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;control&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;control&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_dispatcher&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;reset_dispatcher&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_on_error&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_on_early_termination&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;global_interrupt_enable_mask&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_descriptors&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;fill_level&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;fill_level&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;read_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[31:16]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;write_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0xC&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;response_fill_level&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;request_number&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;sequence_number&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;read_sequence_number&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[31:15]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;write_sequence_number&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
      &amp;lt;/registers&amp;gt;
    &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt;&lt;/cmsisSrcFileContents&gt;
                    &lt;addressGroup&gt;&lt;/addressGroup&gt;
                    &lt;cmsisVars/&gt;
                &lt;/cmsisInfo&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;descriptor_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;csr_irq&lt;/name&gt;
                &lt;type&gt;interrupt&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_irq_irq&lt;/name&gt;
                        &lt;role&gt;irq&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                            &lt;value&gt;sink_dma.csr&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToReceiver&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqScheme&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mm_write&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_write_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_write_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_write_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_write_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_write_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;st_sink&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_sink_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_sink_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_sink_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_msgdma&lt;/className&gt;
        &lt;version&gt;19.2.4&lt;/version&gt;
        &lt;displayName&gt;Modular Scatter-Gather DMA Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_read_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_read_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_write_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_write_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_READ_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_read&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_READ_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_read&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_WRITE_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_write&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_WRITE_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_write&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;csr&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;csr&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='csr' start='0x0' end='0x20' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;5&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;descriptor_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;descriptor_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='descriptor_slave' start='0x0' end='0x10' datawidth='128' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;128&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;mm_write&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;mm_write&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='test_sink_ram.s1' start='0x1000' end='0x2000' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;13&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clock_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset_n&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_n_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;csr&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;csr_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;csr_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;csr_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;csr_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;csr_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;csr_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
            &lt;cmsisInfo&gt;
                &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version="1.0" encoding="utf-8"?&amp;gt;
&amp;lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"&amp;gt;
  &amp;lt;peripherals&amp;gt;
    &amp;lt;peripheral&amp;gt;
      &amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt;
      &amp;lt;name&amp;gt;altera_msgdma_mm_csr&amp;lt;/name&amp;gt;
      &amp;lt;description&amp;gt;altera_msgdma&amp;lt;/description&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;status&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;status&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;busy&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;descriptor_buffer_empty&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;descriptor_buffer_full&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_buffer_empty&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_buffer_full &amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[6:6]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;resetting&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[7:7]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped_on_error&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[8:8]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped_on_early_termination&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[9:9]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;irq&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;control&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;control&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_dispatcher&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;reset_dispatcher&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_on_error&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_on_early_termination&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;global_interrupt_enable_mask&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_descriptors&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;fill_level&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;fill_level&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;read_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[31:16]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;write_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0xC&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;response_fill_level&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;request_number&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;sequence_number&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;read_sequence_number&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[31:15]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;write_sequence_number&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
      &amp;lt;/registers&amp;gt;
    &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt;&lt;/cmsisSrcFileContents&gt;
                &lt;addressGroup&gt;&lt;/addressGroup&gt;
                &lt;cmsisVars/&gt;
            &lt;/cmsisInfo&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;descriptor_slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;descriptor_slave_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;descriptor_slave_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;descriptor_slave_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;descriptor_slave_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;csr_irq&lt;/name&gt;
            &lt;type&gt;interrupt&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;csr_irq_irq&lt;/name&gt;
                    &lt;role&gt;irq&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                        &lt;value&gt;sink_dma.csr&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToReceiver&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqScheme&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;mm_write&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;mm_write_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mm_write_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mm_write_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mm_write_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mm_write_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;st_sink&lt;/name&gt;
            &lt;type&gt;avalon_streaming&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;st_sink_data&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;st_sink_valid&lt;/name&gt;
                    &lt;role&gt;valid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;st_sink_ready&lt;/name&gt;
                    &lt;role&gt;ready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;beatsPerCycle&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;errorDescriptor&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxChannel&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;packetDescription&lt;/key&gt;
                        &lt;value&gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;sink_dma&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;sink_dma&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;sink_dma&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;sink_dma&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;sink_dma&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;sink_dma&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;sink_dma&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;sink_dma&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;sink_dma&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/hil_sys/sink_dma.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURST_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURST_WRAPPING_SUPPORT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CHANNEL_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CHANNEL_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CHANNEL_WIDTH&lt;/key&gt;
            &lt;value&gt;8&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_FIFO_DEPTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DESCRIPTOR_FIFO_DEPTH&lt;/key&gt;
            &lt;value&gt;128&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DMA_MODE&lt;/key&gt;
            &lt;value&gt;2&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ENHANCED_FEATURES&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ERROR_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ERROR_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ERROR_WIDTH&lt;/key&gt;
            &lt;value&gt;8&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_COUNT&lt;/key&gt;
            &lt;value&gt;2&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BYTE&lt;/key&gt;
            &lt;value&gt;1024&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_STRIDE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PACKET_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PACKET_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PREFETCHER_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PROGRAMMABLE_BURST_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RESPONSE_PORT&lt;/key&gt;
            &lt;value&gt;2&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.STRIDE_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.STRIDE_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.TRANSFER_TYPE&lt;/key&gt;
            &lt;value&gt;Full Word Accesses Only&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;
            &lt;value&gt;altr,msgdma-1.0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;
            &lt;value&gt;msgdma&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;
            &lt;value&gt;msgdma&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;
            &lt;value&gt;altr&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>sink_dma</name>
        <uniqueName>sink_dma</uniqueName>
        <fixedName>sink_dma</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>sink_dma/clock</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>sink_dma/csr</end>
            <start>mm_interconnect_0/sink_dma_csr</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>sink_dma/descriptor_slave</end>
            <start>mm_interconnect_0/sink_dma_descriptor_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>sink_dma/reset_n</end>
            <start>rst_controller_002/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>23.2</version>
            <end>sink_dma/st_sink</end>
            <start>sc_fifo_0/out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_0/sink_dma_mm_write</end>
            <start>sink_dma/mm_write</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.sink_dma</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">source_dma</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE</name>
            <value>10AX115S3F45E2SGE3</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_FAMILY</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_SPEEDGRADE</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>AUTO_MM_READ_ADDRESS_MAP</name>
            <value>&lt;address-map&gt;&lt;slave name='test_source_ram.s1' start='0x0' end='0x1000' datawidth='32' /&gt;&lt;/address-map&gt;</value>
          </parameter>
          <parameter>
            <name>AUTO_MM_READ_ADDRESS_WIDTH</name>
            <value>12</value>
          </parameter>
          <parameter>
            <name>AUTO_MM_WRITE_ADDRESS_MAP</name>
            <value></value>
          </parameter>
          <parameter>
            <name>AUTO_MM_WRITE_ADDRESS_WIDTH</name>
            <value></value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clock_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_n_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;csr&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
                &lt;cmsisInfo&gt;
                    &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version="1.0" encoding="utf-8"?&amp;gt;
&amp;lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"&amp;gt;
  &amp;lt;peripherals&amp;gt;
    &amp;lt;peripheral&amp;gt;
      &amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt;
      &amp;lt;name&amp;gt;altera_msgdma_mm_csr&amp;lt;/name&amp;gt;
      &amp;lt;description&amp;gt;altera_msgdma&amp;lt;/description&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;status&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;status&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;busy&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;descriptor_buffer_empty&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;descriptor_buffer_full&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_buffer_empty&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_buffer_full &amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[6:6]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;resetting&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[7:7]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped_on_error&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[8:8]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped_on_early_termination&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[9:9]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;irq&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;control&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;control&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_dispatcher&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;reset_dispatcher&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_on_error&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_on_early_termination&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;global_interrupt_enable_mask&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_descriptors&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;fill_level&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;fill_level&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;read_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[31:16]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;write_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0xC&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;response_fill_level&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;request_number&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;sequence_number&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;read_sequence_number&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[31:15]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;write_sequence_number&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
      &amp;lt;/registers&amp;gt;
    &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt;&lt;/cmsisSrcFileContents&gt;
                    &lt;addressGroup&gt;&lt;/addressGroup&gt;
                    &lt;cmsisVars/&gt;
                &lt;/cmsisInfo&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;descriptor_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;128&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;descriptor_slave_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;16&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;16&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;csr_irq&lt;/name&gt;
                &lt;type&gt;interrupt&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_irq_irq&lt;/name&gt;
                        &lt;role&gt;irq&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                            &lt;value&gt;source_dma.csr&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToReceiver&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqScheme&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mm_read&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_read_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_read_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_read_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_read_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_read_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mm_read_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;st_source&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_source_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_source_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;st_source_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_msgdma&lt;/className&gt;
        &lt;version&gt;19.2.4&lt;/version&gt;
        &lt;displayName&gt;Modular Scatter-Gather DMA Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_read_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_read_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_write_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;descriptor_write_master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_READ_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_read&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_READ_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_read&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_WRITE_ADDRESS_MAP&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressMap&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_write&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_MAP&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterName&gt;AUTO_MM_WRITE_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;com.altera.entityinterfaces.moduleext.AddressWidthType&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;mm_write&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;csr&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;csr&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='csr' start='0x0' end='0x20' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;5&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;descriptor_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;descriptor_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='descriptor_slave' start='0x0' end='0x10' datawidth='128' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;128&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;mm_read&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;mm_read&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='test_source_ram.s1' start='0x0' end='0x1000' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;12&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clock_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset_n&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_n_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;BOTH&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;csr&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;csr_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;csr_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;csr_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;csr_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;csr_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;csr_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
            &lt;cmsisInfo&gt;
                &lt;cmsisSrcFileContents&gt;&amp;lt;?xml version="1.0" encoding="utf-8"?&amp;gt;
&amp;lt;device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"&amp;gt;
  &amp;lt;peripherals&amp;gt;
    &amp;lt;peripheral&amp;gt;
      &amp;lt;baseAddress&amp;gt;0x00000000&amp;lt;/baseAddress&amp;gt;
      &amp;lt;name&amp;gt;altera_msgdma_mm_csr&amp;lt;/name&amp;gt;
      &amp;lt;description&amp;gt;altera_msgdma&amp;lt;/description&amp;gt;
      &amp;lt;registers&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x0&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;status&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;status&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;busy&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;descriptor_buffer_empty&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;descriptor_buffer_full&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_buffer_empty&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_buffer_full &amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[6:6]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;resetting&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[7:7]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped_on_error&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[8:8]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stopped_on_early_termination&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[9:9]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;irq&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x4&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;control&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;control&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[0:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_dispatcher&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[1:1]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;reset_dispatcher&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[2:2]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_on_error&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[3:3]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_on_early_termination&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[4:4]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;global_interrupt_enable_mask&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-write&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[5:5]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;stop_descriptors&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x8&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;fill_level&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;fill_level&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;read_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[31:16]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;write_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0xC&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;response_fill_level&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;response_fill_level&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
        &amp;lt;register&amp;gt;
          &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
          &amp;lt;addressOffset&amp;gt;0x10&amp;lt;/addressOffset&amp;gt;
          &amp;lt;displayName&amp;gt;request_number&amp;lt;/displayName&amp;gt;
          &amp;lt;name&amp;gt;sequence_number&amp;lt;/name&amp;gt;
          &amp;lt;resetMask&amp;gt;0xffffffff&amp;lt;/resetMask&amp;gt;
          &amp;lt;resetValue&amp;gt;0x00000000&amp;lt;/resetValue&amp;gt;
          &amp;lt;size&amp;gt;32&amp;lt;/size&amp;gt;
          &amp;lt;fields&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[15:0]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;read_sequence_number&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
            &amp;lt;field&amp;gt;
              &amp;lt;access&amp;gt;read-only&amp;lt;/access&amp;gt;
              &amp;lt;bitRange&amp;gt;[31:15]&amp;lt;/bitRange&amp;gt;
              &amp;lt;modifiedWriteValues&amp;gt;modify&amp;lt;/modifiedWriteValues&amp;gt;
              &amp;lt;name&amp;gt;write_sequence_number&amp;lt;/name&amp;gt;
            &amp;lt;/field&amp;gt;
          &amp;lt;/fields&amp;gt;
        &amp;lt;/register&amp;gt;
      &amp;lt;/registers&amp;gt;
    &amp;lt;/peripheral&amp;gt;
  &amp;lt;/peripherals&amp;gt;
&amp;lt;/device&amp;gt;&lt;/cmsisSrcFileContents&gt;
                &lt;addressGroup&gt;&lt;/addressGroup&gt;
                &lt;cmsisVars/&gt;
            &lt;/cmsisInfo&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;descriptor_slave&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;descriptor_slave_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;descriptor_slave_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;descriptor_slave_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;128&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;descriptor_slave_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;16&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;16&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;csr_irq&lt;/name&gt;
            &lt;type&gt;interrupt&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;csr_irq_irq&lt;/name&gt;
                    &lt;role&gt;irq&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                        &lt;value&gt;source_dma.csr&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedReceiverOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToReceiver&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqScheme&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;mm_read&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;mm_read_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mm_read_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mm_read_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mm_read_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mm_read_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mm_read_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;st_source&lt;/name&gt;
            &lt;type&gt;avalon_streaming&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;st_source_data&lt;/name&gt;
                    &lt;role&gt;data&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;st_source_valid&lt;/name&gt;
                    &lt;role&gt;valid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;st_source_ready&lt;/name&gt;
                    &lt;role&gt;ready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;beatsPerCycle&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;errorDescriptor&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxChannel&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;packetDescription&lt;/key&gt;
                        &lt;value&gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readyLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                        &lt;value&gt;4&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;source_dma&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;source_dma&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;source_dma&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;source_dma&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;source_dma&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;source_dma&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;source_dma&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;source_dma&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;source_dma&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/hil_sys/source_dma.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURST_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURST_WRAPPING_SUPPORT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CHANNEL_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CHANNEL_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CHANNEL_WIDTH&lt;/key&gt;
            &lt;value&gt;8&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_FIFO_DEPTH&lt;/key&gt;
            &lt;value&gt;256&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DESCRIPTOR_FIFO_DEPTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DMA_MODE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ENHANCED_FEATURES&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ERROR_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ERROR_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ERROR_WIDTH&lt;/key&gt;
            &lt;value&gt;8&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_COUNT&lt;/key&gt;
            &lt;value&gt;16&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BYTE&lt;/key&gt;
            &lt;value&gt;1024&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_STRIDE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PACKET_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PACKET_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PREFETCHER_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PROGRAMMABLE_BURST_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RESPONSE_PORT&lt;/key&gt;
            &lt;value&gt;2&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.STRIDE_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.STRIDE_ENABLE_DERIVED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.TRANSFER_TYPE&lt;/key&gt;
            &lt;value&gt;Full Word Accesses Only&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.compatible&lt;/key&gt;
            &lt;value&gt;altr,msgdma-1.0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.group&lt;/key&gt;
            &lt;value&gt;msgdma&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.name&lt;/key&gt;
            &lt;value&gt;msgdma&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.dts.vendor&lt;/key&gt;
            &lt;value&gt;altr&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>source_dma</name>
        <uniqueName>source_dma</uniqueName>
        <fixedName>source_dma</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>source_dma/clock</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>source_dma/csr</end>
            <start>mm_interconnect_0/source_dma_csr</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>source_dma/descriptor_slave</end>
            <start>mm_interconnect_0/source_dma_descriptor_slave</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>source_dma/reset_n</end>
            <start>rst_controller_002/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_0/source_dma_mm_read</end>
            <start>source_dma/mm_read</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon_streaming</className>
            <version>23.2</version>
            <end>sc_fifo_0/in</end>
            <start>source_dma/st_source</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.source_dma</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">test_sink_ram</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>autoInitializationFileName</name>
            <value>hil_sys_test_sink_ram</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk1&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;10&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;clken&lt;/name&gt;
                        &lt;role&gt;clken&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;chipselect&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4096&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;4096&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset1&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_req&lt;/name&gt;
                        &lt;role&gt;reset_req&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_onchip_memory2&lt;/className&gt;
        &lt;version&gt;19.3.7&lt;/version&gt;
        &lt;displayName&gt;On-Chip Memory (RAM or ROM) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;autoInitializationFileName&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFamily&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFeatures&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FEATURES&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s1' start='0x0' end='0x1000' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;12&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk1&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s1&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;10&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;clken&lt;/name&gt;
                    &lt;role&gt;clken&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;chipselect&lt;/name&gt;
                    &lt;role&gt;chipselect&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4096&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;4096&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset1&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_req&lt;/name&gt;
                    &lt;role&gt;reset_req&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>deviceFamily</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>deviceFeatures</name>
            <value>ADDER_CHAIN_ONLY_IN_LAB 0 ADVANCED_INFO 0 ALE_HAS_FAST_LUT5OUT 0 ALE_HAS_FAST_LUT6OUT 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ALLOW_NO_JTAG_ID 0 ANY_QFP 0 ASSEMBLER_BCM_CHECK_DISABLED 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 BLACKLISTS_HIERARCHIES 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 CORE_BLOCK_DATA_LEIMS_MERGED 1 CORRELATED_TIMING_MODEL 0 DISABLE_COMPILER_SUPPORT 0 DISABLE_CRC_ERROR_DETECTION 0 DISABLE_DUAL_BOOT 0 DISABLE_ERAM_PRELOAD 0 DOES_NOT_HAVE_DPA_SILICON_FIX_IN_ENGINEERING_SAMPLE 0 DOES_NOT_SUPPORT_TIMING_MODELS_FOR_ROUTING_WIRES_WITH_ONLY_REDUNDANT_FANOUTS 1 DSP 1 DSP_PRIME_SUPPORTED 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 ECCN_3A991 0 ECCN_5A002 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FAST_POWER_ON_RESET 0 FF_PACKING_THROUGH_C_D 0 FINAL_DEVICE_MODEL 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FM_PHASE2 0 FM_REVB 0 FORBID_MIGRATION_ES_WITH_PRODUCTION 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HARDCOPY_PROTOTYPE 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_HIPI_SUPPORT 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CROSS_FEATURE_VERTICAL_MIGRATION_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_DIB 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_EPEQ_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FAST_PRESERVATION_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HARDCOPY_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LAB_LATCHES 0 HAS_LEIM_HIPI_DEPOPULATION_SUPPORT 0 HAS_LEIM_RES_MERGED_IN_RR_GRAPH 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MISSING_PAD_INFO 0 HAS_MISSING_PKG_INFO 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_DATA_DRIVEN_PACKAGE_INFO 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PERIPHERY_HIPI_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRELIMINARY_HSSI_TO_PLD_MCF_CONNECTIVITY 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QSPI_RESET_SUPPORT 0 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 0 HAS_SPEED_GRADE_OFFSET 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_VOLTAGE_REGULATOR 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 1 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IN_BRINGUP 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_32_BIT_QUARTUS_COMPATIBLE 0 IS_ALTERA_QSPI_DEVICE 0 IS_ASC_DEVICE 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOWER_POWER 0 IS_LOW_POWER_PART 0 IS_MCP_DEVICE 0 IS_QSPI_DEVICE 0 IS_REVE_SILICON 0 IS_SC_DEVICE 0 IS_SDM_LITE 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 IS_TSUNAMI_VER 0 IS_UDM_BASED 0 LABLINE_HAS_SAME_LEIM_FANOUTS_FOR_ALL_ALMS 1 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LUT6_REQUIRE_C_D_DUPLICATION 0 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 0 LVDS_IO 1 M20K_MEMORY 1 MAC_NEGATE_SUPPORT_DISABLED 0 MLAB_MEMORY 1 NOT_AUTOSELECTED 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NOT_SUPPORTED_BY_QPA 0 NO_CLOCK_REGION 0 NO_DATA_FILES 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PINTABLE_AND_FULLCHIP_SUPPORT 0 NO_PIN_OUT 0 NO_POF 0 NO_ROUTING 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 PINTABLE_OPTIONAL 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PRE_ND5_L_FINALITY 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_USES_PAN2 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRES_TLG 0 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 SM_DEVICE 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_ADVANCED_SECURITY 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_EASIC 0 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MAIB_C4BUMP 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_PARTIAL_MIGRATION 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_TIMING_CLOSURE_CORNERS 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORTS_VID_ALGORITHM 0 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_MULTIPLE_PAD_PER_PIN 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 U2B2_SUPPORT_NOT_READY 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DMF_TIMING 1 USES_DSPF_ROUTING_MODELS 0 USES_DSP_FROM_PREVIOUS_FAMILY 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_FAMILY_PART_INFO 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_ANNOTATION_FOR_LAB_OUTPUTS 0 USES_LIBERTY_ANNOTATION_FOR_M20K_DSP_OUTPUTS 0 USES_LIBERTY_TIMING 0 USES_MULTIPLE_VID_VOLTAGES 1 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_PART_SPECIFIC_DEV_FILES 0 USES_RAM_FROM_PREVIOUS_FAMILY 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_TIMING_ROUTING_DELAYS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USE_VIRTUAL_DEV_NAME_FOR_FDI 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 VERMEER_USES_TSUNAMI_DIE 0 VIRTUAL_PACKAGE 0 WHITEBOARD_SUPPORT 0 WORKS_AROUND_MISSING_RED_FLAGS_IN_DSPF_ROUTING_MODELS 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;test_sink_ram&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;test_sink_ram&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;test_sink_ram&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;test_sink_ram&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;test_sink_ram&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;test_sink_ram&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;test_sink_ram&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;test_sink_ram&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;test_sink_ram&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/hil_sys/test_sink_ram.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CONTENTS_INFO&lt;/key&gt;
            &lt;value&gt;""&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DUAL_PORT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_CONTENTS_FILE&lt;/key&gt;
            &lt;value&gt;UNUSED&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_MEM_CONTENT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INSTANCE_ID&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.READ_DURING_WRITE_MODE&lt;/key&gt;
            &lt;value&gt;DONT_CARE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SINGLE_CLOCK_OP&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_MULTIPLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_VALUE&lt;/key&gt;
            &lt;value&gt;4096&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.WRITABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;SIM_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_DAT_SYM&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_HEX&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HAS_BYTE_LANE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HEX_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;QPF_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_FILENAME&lt;/key&gt;
            &lt;value&gt;UNUSED&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.param_name&lt;/key&gt;
            &lt;value&gt;INIT_FILE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.type&lt;/key&gt;
            &lt;value&gt;MEM_INIT&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>test_sink_ram</name>
        <uniqueName>test_sink_ram</uniqueName>
        <fixedName>test_sink_ram</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>test_sink_ram/clk1</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>test_sink_ram/s1</end>
            <start>mm_interconnect_0/test_sink_ram_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>test_sink_ram/reset1</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.test_sink_ram</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">test_source_ram</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>autoInitializationFileName</name>
            <value>hil_sys_test_source_ram</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk1&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s1&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;10&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;clken&lt;/name&gt;
                        &lt;role&gt;clken&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;chipselect&lt;/name&gt;
                        &lt;role&gt;chipselect&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;4096&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;4096&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset1&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset_req&lt;/name&gt;
                        &lt;role&gt;reset_req&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_onchip_memory2&lt;/className&gt;
        &lt;version&gt;19.3.7&lt;/version&gt;
        &lt;displayName&gt;On-Chip Memory (RAM or ROM) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;autoInitializationFileName&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFamily&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFeatures&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FEATURES&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s1' start='0x0' end='0x1000' datawidth='32' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;12&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk1&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s1&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;10&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;clken&lt;/name&gt;
                    &lt;role&gt;clken&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;chipselect&lt;/name&gt;
                    &lt;role&gt;chipselect&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressAlignment&lt;/key&gt;
                        &lt;value&gt;DYNAMIC&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressSpan&lt;/key&gt;
                        &lt;value&gt;4096&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                        &lt;value&gt;4096&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isFlash&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;printableDevice&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;transparentBridge&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitStates&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset1&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;reset_req&lt;/name&gt;
                    &lt;role&gt;reset_req&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>deviceFamily</name>
            <value>Arria 10</value>
          </parameter>
          <parameter>
            <name>deviceFeatures</name>
            <value>ADDER_CHAIN_ONLY_IN_LAB 0 ADVANCED_INFO 0 ALE_HAS_FAST_LUT5OUT 0 ALE_HAS_FAST_LUT6OUT 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ALLOW_NO_JTAG_ID 0 ANY_QFP 0 ASSEMBLER_BCM_CHECK_DISABLED 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 BLACKLISTS_HIERARCHIES 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 CORE_BLOCK_DATA_LEIMS_MERGED 1 CORRELATED_TIMING_MODEL 0 DISABLE_COMPILER_SUPPORT 0 DISABLE_CRC_ERROR_DETECTION 0 DISABLE_DUAL_BOOT 0 DISABLE_ERAM_PRELOAD 0 DOES_NOT_HAVE_DPA_SILICON_FIX_IN_ENGINEERING_SAMPLE 0 DOES_NOT_SUPPORT_TIMING_MODELS_FOR_ROUTING_WIRES_WITH_ONLY_REDUNDANT_FANOUTS 1 DSP 1 DSP_PRIME_SUPPORTED 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 ECCN_3A991 0 ECCN_5A002 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FAST_POWER_ON_RESET 0 FF_PACKING_THROUGH_C_D 0 FINAL_DEVICE_MODEL 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FM_PHASE2 0 FM_REVB 0 FORBID_MIGRATION_ES_WITH_PRODUCTION 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HARDCOPY_PROTOTYPE 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_HIPI_SUPPORT 0 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CROSS_FEATURE_VERTICAL_MIGRATION_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_DIB 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_EPEQ_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FAST_PRESERVATION_SUPPORT 0 HAS_FITTER_ECO_SUPPORT 0 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HARDCOPY_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 1 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LAB_LATCHES 0 HAS_LEIM_HIPI_DEPOPULATION_SUPPORT 0 HAS_LEIM_RES_MERGED_IN_RR_GRAPH 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MISSING_PAD_INFO 0 HAS_MISSING_PKG_INFO 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_DATA_DRIVEN_PACKAGE_INFO 1 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 1 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PERIPHERY_HIPI_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRELIMINARY_HSSI_TO_PLD_MCF_CONNECTIVITY 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QSPI_RESET_SUPPORT 0 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 0 HAS_SPEED_GRADE_OFFSET 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 1 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 1 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_VOLTAGE_REGULATOR 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 1 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IN_BRINGUP 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_32_BIT_QUARTUS_COMPATIBLE 0 IS_ALTERA_QSPI_DEVICE 0 IS_ASC_DEVICE 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOWER_POWER 0 IS_LOW_POWER_PART 0 IS_MCP_DEVICE 0 IS_QSPI_DEVICE 0 IS_REVE_SILICON 0 IS_SC_DEVICE 0 IS_SDM_LITE 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 IS_TSUNAMI_VER 0 IS_UDM_BASED 0 LABLINE_HAS_SAME_LEIM_FANOUTS_FOR_ALL_ALMS 1 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LUT6_REQUIRE_C_D_DUPLICATION 0 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 0 LVDS_IO 1 M20K_MEMORY 1 MAC_NEGATE_SUPPORT_DISABLED 0 MLAB_MEMORY 1 NOT_AUTOSELECTED 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NOT_SUPPORTED_BY_QPA 0 NO_CLOCK_REGION 0 NO_DATA_FILES 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PINTABLE_AND_FULLCHIP_SUPPORT 0 NO_PIN_OUT 0 NO_POF 0 NO_ROUTING 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 PINTABLE_OPTIONAL 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PRE_ND5_L_FINALITY 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_USES_PAN2 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRES_TLG 0 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 SM_DEVICE 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_ADVANCED_SECURITY 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_EASIC 0 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MAIB_C4BUMP 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_PARTIAL_MIGRATION 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_TIMING_CLOSURE_CORNERS 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORTS_VID_ALGORITHM 0 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_MULTIPLE_PAD_PER_PIN 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 U2B2_SUPPORT_NOT_READY 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DMF_TIMING 1 USES_DSPF_ROUTING_MODELS 0 USES_DSP_FROM_PREVIOUS_FAMILY 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_FAMILY_PART_INFO 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_ANNOTATION_FOR_LAB_OUTPUTS 0 USES_LIBERTY_ANNOTATION_FOR_M20K_DSP_OUTPUTS 0 USES_LIBERTY_TIMING 0 USES_MULTIPLE_VID_VOLTAGES 1 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_PART_SPECIFIC_DEV_FILES 0 USES_RAM_FROM_PREVIOUS_FAMILY 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_TIMING_ROUTING_DELAYS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 0 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USE_VIRTUAL_DEV_NAME_FOR_FDI 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 VERMEER_USES_TSUNAMI_DIE 0 VIRTUAL_PACKAGE 0 WHITEBOARD_SUPPORT 0 WORKS_AROUND_MISSING_RED_FLAGS_IN_DSPF_ROUTING_MODELS 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;test_source_ram&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;test_source_ram&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;test_source_ram&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;test_source_ram&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;test_source_ram&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;test_source_ram&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;test_source_ram&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;test_source_ram&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;test_source_ram&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/hil_sys/test_source_ram.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CONTENTS_INFO&lt;/key&gt;
            &lt;value&gt;""&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DUAL_PORT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_CONTENTS_FILE&lt;/key&gt;
            &lt;value&gt;UNUSED&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_MEM_CONTENT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INSTANCE_ID&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;AUTO&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.READ_DURING_WRITE_MODE&lt;/key&gt;
            &lt;value&gt;DONT_CARE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SINGLE_CLOCK_OP&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_MULTIPLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_VALUE&lt;/key&gt;
            &lt;value&gt;4096&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.WRITABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;SIM_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_DAT_SYM&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_HEX&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HAS_BYTE_LANE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HEX_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;QPF_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_FILENAME&lt;/key&gt;
            &lt;value&gt;UNUSED&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.param_name&lt;/key&gt;
            &lt;value&gt;INIT_FILE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.type&lt;/key&gt;
            &lt;value&gt;MEM_INIT&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>test_source_ram</name>
        <uniqueName>test_source_ram</uniqueName>
        <fixedName>test_source_ram</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>50000000</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>test_source_ram/clk1</end>
            <start>clock_in/out_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>test_source_ram/s1</end>
            <start>mm_interconnect_0/test_source_ram_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>test_source_ram/reset1</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>hil_sys.test_source_ram</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>