$date
	Sat Sep 24 14:09:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module leds_tb $end
$var wire 1 ! d2 $end
$var wire 1 " d3 $end
$var wire 1 # d4 $end
$var reg 1 $ clk $end
$scope module UUT $end
$var wire 1 ! LED_BLUE $end
$var wire 1 " LED_GREEN $end
$var wire 1 # LED_RED $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
1"
1!
$end
#50000
1$
#100000
0$
#150000
1$
#200000
0$
#250000
1$
#300000
0$
#350000
1$
#400000
0$
#450000
1$
#500000
0$
#550000
1$
#600000
0$
#650000
1$
#700000
0$
#750000
1$
#800000
0$
#850000
1$
#900000
0$
#950000
1$
#1000000
0$
