/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] _00_;
  reg [2:0] _01_;
  wire [13:0] _02_;
  wire [9:0] _03_;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [19:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [39:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [32:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [8:0] _04_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _04_ <= 9'h000;
    else _04_ <= { celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_10z };
  assign _03_[8:0] = _04_;
  reg [13:0] _05_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 14'h0000;
    else _05_ <= in_data[19:6];
  assign { _02_[13], celloutsig_0_6z, _02_[7:4], celloutsig_0_7z[8:6], _02_[0] } = _05_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 3'h0;
    else _01_ <= in_data[40:38];
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 18'h00000;
    else _00_ <= in_data[45:28];
  assign celloutsig_1_3z = in_data[153:121] & { in_data[182:151], celloutsig_1_2z };
  assign celloutsig_0_2z = _00_[12:4] & { celloutsig_0_6z[0], _02_[7:4], celloutsig_0_7z[8:6], _02_[0] };
  assign celloutsig_1_4z = in_data[167:163] & in_data[157:153];
  assign celloutsig_1_10z = { in_data[184], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z } & { in_data[126:112], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_12z = celloutsig_1_10z[23:13] & { celloutsig_1_3z[11:3], celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_13z = { in_data[171:159], celloutsig_1_8z, celloutsig_1_2z } & { celloutsig_1_10z[20:8], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_1_16z = { in_data[121:118], celloutsig_1_14z } & celloutsig_1_13z[7:3];
  assign celloutsig_1_19z = { celloutsig_1_4z[4:3], celloutsig_1_8z, celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_18z, celloutsig_1_15z, celloutsig_1_7z } & { in_data[167:150], celloutsig_1_11z };
  assign celloutsig_0_8z = in_data[42:23] & in_data[71:52];
  assign celloutsig_0_11z = { celloutsig_0_7z[8:6], celloutsig_0_6z[4:1] } & { celloutsig_0_6z[1:0], _02_[7:4], celloutsig_0_7z[8] };
  assign celloutsig_1_0z = in_data[182:173] <= in_data[146:137];
  assign celloutsig_1_5z = celloutsig_1_3z[32:28] <= celloutsig_1_1z[5:1];
  assign celloutsig_1_14z = { celloutsig_1_1z[11:7], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z } <= { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_24z = { celloutsig_0_11z[2:1], celloutsig_0_23z } <= { celloutsig_0_7z[8:6], celloutsig_0_6z[4:3] };
  assign celloutsig_0_31z = { _03_[2:1], celloutsig_0_4z, celloutsig_0_3z[17:14], 14'h0000 } <= { celloutsig_0_3z[14], 12'h000, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_1_2z = { in_data[174], celloutsig_1_0z, celloutsig_1_0z } && in_data[187:185];
  assign celloutsig_1_6z = { celloutsig_1_1z[3:1], celloutsig_1_5z } && celloutsig_1_4z[4:1];
  assign celloutsig_1_18z = { celloutsig_1_12z[10:4], celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_11z } && { celloutsig_1_13z[12:0], celloutsig_1_6z };
  assign celloutsig_0_4z = 1'h0 && _00_[14:9];
  assign celloutsig_0_14z = { celloutsig_0_11z[6], _01_ } && { celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_7z[8:6], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_14z } && { celloutsig_0_6z[4:2], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_19z = { celloutsig_0_8z[8:3], celloutsig_0_4z } && _00_[14:8];
  assign celloutsig_0_28z = in_data[39:29] && { celloutsig_0_8z[10:4], _01_, celloutsig_0_21z };
  assign celloutsig_1_7z = ~^ in_data[160:146];
  assign celloutsig_1_8z = ~^ { celloutsig_1_4z[4:1], celloutsig_1_7z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_3z[26:13], celloutsig_1_5z };
  assign celloutsig_1_11z = ~^ celloutsig_1_3z[4:2];
  assign celloutsig_1_15z = ~^ { celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_5z = ~^ { 8'h00, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_7z[7:6], celloutsig_0_6z[4:2] };
  assign celloutsig_0_17z = ~^ { in_data[47:32], celloutsig_0_2z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_2z[8:5], celloutsig_0_5z, celloutsig_0_7z[8:6], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_30z = ~^ { celloutsig_0_8z[1:0], celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_24z };
  assign celloutsig_1_1z = { in_data[111:99], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ^ in_data[159:144];
  assign celloutsig_0_12z = { celloutsig_0_6z[1:0], _02_[7:5] } ^ _00_[17:13];
  assign celloutsig_0_23z = { celloutsig_0_8z[11], celloutsig_0_17z, celloutsig_0_16z } ^ celloutsig_0_11z[2:0];
  assign celloutsig_0_3z[17:14] = _00_[9:6] ^ celloutsig_0_2z[6:3];
  assign { _02_[12:8], _02_[3:1] } = { celloutsig_0_6z, celloutsig_0_7z[8:6] };
  assign _03_[9] = 1'h0;
  assign celloutsig_0_3z[13:0] = 14'h0000;
  assign celloutsig_0_7z[5:0] = { celloutsig_0_6z, celloutsig_0_5z };
  assign { out_data[128], out_data[114:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
