
synpwrap -msg -prj "Xfr403410_A_synplify.tcl" -log "Xfr403410_A.srf"
Copyright (C) 1992-2019 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.11.2.446
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of Xfr403410_A.srf
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-0QV9UDN

# Thu Dec 17 15:56:01 2020

#Implementation: A


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-0QV9UDN

Implementation : A
Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-0QV9UDN

Implementation : A
Synopsys VHDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
@N:"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":15:7:15:18|Top entity is set to CopyVideoTop.
File C:\lscc\diamond\3.11_x64\synpbase\lib\vhd\misc.vhd changed - recompiling
File C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\Rx.vhd changed - recompiling
File C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\Tx.vhd changed - recompiling
File C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd changed - recompiling
File C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\UartTss.vhd changed - recompiling
File C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\Forth.vhd changed - recompiling
File C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\IpxLpc\Pll125to50.vhd changed - recompiling
File C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd changed - recompiling
@W: CD643 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":6:27:6:27|Ignoring use clause - pmi_components not found ...
@W: CD645 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":7:8:7:15|Ignoring undefined library pmi_work
@W: CD643 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":12:27:12:27|Ignoring use clause - pmi_components not found ...
@W: CD645 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":13:8:13:15|Ignoring undefined library pmi_work
VHDL syntax check successful!
File C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\IpxLpc\Pll125to50.vhd changed - recompiling
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":15:7:15:18|Synthesizing work.copyvideotop.rtl.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":134:0:134:3|Port startupddr3 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":134:0:134:3|Port startupddr2 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":134:0:134:3|Port startupsdr of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":134:0:134:3|Port startuppcs of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":134:0:134:3|Port ce1us of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":134:0:134:3|Port ce1ms of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":134:0:134:3|Port ce7 of entity work.seqblk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD280 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":77:10:77:17|Unbound component pmi_fifo mapped to black box
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":212:0:212:9|Port almostfull of entity work.pmi_fifo_work_copyvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":212:0:212:9|Port almostempty of entity work.pmi_fifo_work_copyvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":212:0:212:9|Port full of entity work.pmi_fifo_work_copyvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":212:0:212:9|Port empty of entity work.pmi_fifo_work_copyvideotop_rtl_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":77:10:77:17|Synthesizing work.pmi_fifo_work_copyvideotop_rtl_0.syn_black_box.
Post processing for work.pmi_fifo_work_copyvideotop_rtl_0.syn_black_box
Running optimization stage 1 on pmi_fifo_work_copyvideotop_rtl_0 .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":9:7:9:23|Synthesizing work.i2cmastercommands.rtl.
@W: CD280 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":51:10:51:17|Unbound component pmi_fifo mapped to black box
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":194:0:194:9|Port almostfull of entity work.pmi_fifo_work_copyvideotop_rtl_1 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":194:0:194:9|Port almostempty of entity work.pmi_fifo_work_copyvideotop_rtl_1 is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":51:10:51:17|Synthesizing work.pmi_fifo_work_copyvideotop_rtl_1.syn_black_box.
Post processing for work.pmi_fifo_work_copyvideotop_rtl_1.syn_black_box
Running optimization stage 1 on pmi_fifo_work_copyvideotop_rtl_1 .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2CMasterDevice.vhd":6:7:6:21|Synthesizing work.i2cmasterdevice.rtl.
Post processing for work.i2cmasterdevice.rtl
Running optimization stage 1 on I2cMasterDevice .......
Post processing for work.i2cmastercommands.rtl
Running optimization stage 1 on I2cMasterCommands .......
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":271:0:271:1|Register bit DeviceIdR(0) is always 1.
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":271:0:271:1|Register bit DeviceIdW(0) is always 0.
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":112:0:112:1|Register bit CmdState(2) is always 0.
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":112:0:112:1|Register bit CmdState(3) is always 0.
@W: CL279 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":112:0:112:1|Pruning register bits 3 to 2 of CmdState(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":271:0:271:1|Pruning register bit 0 of DeviceIdR(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":271:0:271:1|Pruning register bit 0 of DeviceIdW(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\Forth.vhd":33:7:33:11|Synthesizing work.forth.rtl.
@W: CD280 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\Forth.vhd":85:10:85:19|Unbound component pmi_ram_dq mapped to black box
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\Forth.vhd":85:10:85:19|Synthesizing work.pmi_ram_dq_work_copyvideotop_rtl_0.syn_black_box.
Post processing for work.pmi_ram_dq_work_copyvideotop_rtl_0.syn_black_box
Running optimization stage 1 on pmi_ram_dq_work_copyvideotop_rtl_0 .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\UartTss.vhd":6:7:6:10|Synthesizing work.uart.rtl.
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\Tx.vhd":59:7:59:8|Synthesizing work.tx.behavioral.
Post processing for work.tx.behavioral
Running optimization stage 1 on Tx .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\Rx.vhd":64:7:64:8|Synthesizing work.rx.behavioral.
Post processing for work.rx.behavioral
Running optimization stage 1 on Rx .......
Post processing for work.uart.rtl
Running optimization stage 1 on uart .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\ep32Tss.vhd":29:7:29:10|Synthesizing work.ep32.behavioral.
Post processing for work.ep32.behavioral
Running optimization stage 1 on ep32 .......
@W: CL271 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\ep32Tss.vhd":455:3:455:4|Pruning unused bits 31 to 30 of i_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.forth.rtl
Running optimization stage 1 on Forth .......
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\SeqBlk1204.vhd":60:7:60:12|Synthesizing work.seqblk.behavioral.
Post processing for work.seqblk.behavioral
Running optimization stage 1 on SeqBlk .......
@W: CL177 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\SeqBlk1204.vhd":236:2:236:3|Sharing sequential element StartupDDR3. Add a syn_preserve attribute to the element to prevent sharing.
@N: CD630 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\IpxLpc\Pll125to50.vhd":14:7:14:16|Synthesizing work.pll125to50.structure.
@N: CD630 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\ecp3.vhd":1967:10:1967:16|Synthesizing work.ehxpllf.syn_black_box.
Post processing for work.ehxpllf.syn_black_box
Running optimization stage 1 on EHXPLLF .......
@N: CD630 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\ecp3.vhd":1368:10:1368:12|Synthesizing work.vlo.syn_black_box.
Post processing for work.vlo.syn_black_box
Running optimization stage 1 on VLO .......
Post processing for work.pll125to50.structure
Running optimization stage 1 on Pll125to50 .......
Post processing for work.copyvideotop.rtl
Running optimization stage 1 on CopyVideoTop .......
Running optimization stage 2 on VLO .......
Running optimization stage 2 on EHXPLLF .......
Running optimization stage 2 on Pll125to50 .......
Running optimization stage 2 on SeqBlk .......
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(6) is always 0.
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(7) is always 0.
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(8) is always 0.
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\SeqBlk1204.vhd":149:0:149:1|Register bit CntUs(9) is always 0.
@W: CL279 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\SeqBlk1204.vhd":149:0:149:1|Pruning register bits 9 to 6 of CntUs(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on ep32 .......
@N: CL134 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\ep32Tss.vhd":455:3:455:4|Found RAM s_stack, depth=32, width=33
@N: CL134 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\ep32Tss.vhd":455:3:455:4|Found RAM r_stack, depth=32, width=33
Running optimization stage 2 on Rx .......
Running optimization stage 2 on Tx .......
Running optimization stage 2 on uart .......
@W: CL246 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\UartTss.vhd":13:4:13:9|Input port bits 31 to 8 of data_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\Forth120719\VHDL\UartTss.vhd":10:4:10:9|Input read_i is unused.
Running optimization stage 2 on pmi_ram_dq_work_copyvideotop_rtl_0 .......
Running optimization stage 2 on Forth .......
Running optimization stage 2 on I2cMasterDevice .......
@N: CL201 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2CMasterDevice.vhd":47:0:47:1|Trying to extract state machine for register State.
Extracted state machine for register State
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Running optimization stage 2 on pmi_fifo_work_copyvideotop_rtl_1 .......
Running optimization stage 2 on I2cMasterCommands .......
@W: CL260 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":112:0:112:1|Pruning register bit 3 of CmdStateD(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":112:0:112:1|Register bit CmdStateD(2) is always 0.
@W: CL260 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":112:0:112:1|Pruning register bit 2 of CmdStateD(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":152:0:152:1|Trying to extract state machine for register State.
Extracted state machine for register State
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
@W: CL247 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\I2cMasterCommands.vhd":19:4:19:11|Input port bit 0 of deviceid(7 downto 0) is unused 
Running optimization stage 2 on pmi_fifo_work_copyvideotop_rtl_0 .......
Running optimization stage 2 on CopyVideoTop .......
@N: CL135 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":233:2:233:3|Found sequential shift PinDat410 with address depth of 3 words and data bit width of 24.
@N: CL135 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":233:2:233:3|Found sequential shift PinDe410 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":233:2:233:3|Found sequential shift PinHSync410 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\VHDL\CopyVideoTop.vhd":233:2:233:3|Found sequential shift PinVSync410 with address depth of 3 words and data bit width of 1.

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\Diamond1.4\A\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 97MB peak: 110MB)

Process took 0h:00m:09s realtime, 0h:00m:07s cputime

Process completed successfully.
# Thu Dec 17 15:56:10 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-0QV9UDN

Implementation : A
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
File C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\Diamond1.4\A\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Dec 17 15:56:11 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\Diamond1.4\A\synwork\Xfr403410_A_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:07s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:09s realtime, 0h:00m:07s cputime

Process completed successfully.
# Thu Dec 17 15:56:11 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-0QV9UDN

Database state : C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\Diamond1.4\A\synwork\|A
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
File C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\Diamond1.4\A\synwork\Xfr403410_A_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Dec 17 15:56:12 2020

###########################################################]
Premap Report

# Thu Dec 17 15:56:13 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-0QV9UDN

Implementation : A
Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\Diamond1.4\A\Xfr403410_A_scck.rpt 
Printing clock  summary report in "C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\Diamond1.4\A\Xfr403410_A_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 115MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N: MF284 |Setting synthesis effort to medium for the design
@W: BN132 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\i2cmastercommands.vhd":271:0:271:1|Removing sequential instance uMaster.DeviceIdW[7:1] because it is equivalent to instance uMaster.DeviceIdR[7:1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\seqblk1204.vhd":133:2:133:3|Removing sequential instance Ce7 (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\seqblk1204.vhd":167:0:167:1|Removing sequential instance Ce1ms (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\seqblk1204.vhd":198:2:198:3|Removing sequential instance StartupPCS[1:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\seqblk1204.vhd":214:2:214:3|Removing sequential instance StartupSDR (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\seqblk1204.vhd":225:2:225:3|Removing sequential instance StartupDDR2_1 (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\i2cmastercommands.vhd":132:0:132:1|Removing sequential instance Done (in view: work.I2cMasterCommands(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\seqblk1204.vhd":133:2:133:3|Removing sequential instance Cnt7[11:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\seqblk1204.vhd":167:0:167:1|Removing sequential instance CntMs[9:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\seqblk1204.vhd":149:0:149:1|Removing sequential instance CntUs[5:0] (in view: work.SeqBlk(behavioral)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\seqblk1204.vhd":149:0:149:1|Removing sequential instance Ce (in view: work.SeqBlk(behavioral)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine State[0:10] (in view: work.I2cMasterDevice(rtl))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine State[0:9] (in view: work.I2cMasterCommands(rtl))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
syn_allowed_resources : blockrams=240  set on top level netlist CopyVideoTop

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 147MB)



Clock Summary
******************

          Start                               Requested     Requested     Clock        Clock                   Clock
Level     Clock                               Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------
0 -       System                              200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                    
0 -       Pll125to50|CLKOP_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_1     575  
                                                                                                                    
0 -       CopyVideoTop|PinClk403              200.0 MHz     5.000         inferred     Inferred_clkgroup_0     35   
====================================================================================================================



Clock Load Summary
***********************

                                    Clock     Source                            Clock Pin                  Non-clock Pin     Non-clock Pin         
Clock                               Load      Pin                               Seq Example                Seq Example       Comb Example          
---------------------------------------------------------------------------------------------------------------------------------------------------
System                              0         -                                 -                          -                 -                     
                                                                                                                                                   
Pll125to50|CLKOP_inferred_clock     575       uPll.PLLInst_0.CLKOP(EHXPLLF)     RdLen[7:0].C               -                 uForth.m_clk.I[0](inv)
                                                                                                                                                   
CopyVideoTop|PinClk403              35        PinClk403(port)                   PinDat410_1_CF1[1:0].C     -                 -                     
===================================================================================================================================================

@W: MT529 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\copyvideotop.vhd":233:2:233:3|Found inferred clock CopyVideoTop|PinClk403 which controls 35 sequential elements including PinDe410. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\seqblk1204.vhd":97:2:97:3|Found inferred clock Pll125to50|CLKOP_inferred_clock which controls 575 sequential elements including uSeq.lCnt32[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 12 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 511 clock pin(s) of sequential element(s)
0 instances converted, 511 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_2       PinClk403           Unconstrained_port     12         PinDe410       
=======================================================================================
====================================================== Gated/Generated Clocks ======================================================
Clock Tree ID     Driving Element          Drive Element Type     Unconverted Fanout     Sample Instance     Explanation            
------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       uPll.PLLInst_0.CLKOP     EHXPLLF                511                    Timer[31:0]         Black box on clock path
====================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 147MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 61MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Dec 17 15:56:14 2020

###########################################################]
Map & Optimize Report

# Thu Dec 17 15:56:15 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-0QV9UDN

Implementation : A
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 145MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.tload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.spush_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.spopp_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.rload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.reset_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.aload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.tload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.tload_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.spush_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.spush_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.spopp_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.spopp_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.rload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.rload_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.reset_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.reset_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.aload_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.aload_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.
@W: FA239 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":290:1:290:4|Found ROM decode\.addr_sel_1 (in view: work.ep32(behavioral)) with 29 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

@N: MO231 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\seqblk1204.vhd":97:2:97:3|Found counter in view:work.CopyVideoTop(rtl) instance uSeq.lCnt32[31:0] 
@N: MF135 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|RAM sync\.r_stack[32:0] (in view: work.ep32(behavioral)) is 32 words by 33 bits.
@N: MF135 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|RAM sync\.s_stack[32:0] (in view: work.ep32(behavioral)) is 32 words by 33 bits.
@N: MO231 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Found counter in view:work.ep32(behavioral) instance r[32:0] 
@W: BN132 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\i2cmastercommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[6] because it is equivalent to instance uMaster.DeviceIdR[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\i2cmastercommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[5] because it is equivalent to instance uMaster.DeviceIdR[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\i2cmastercommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[7] because it is equivalent to instance uMaster.DeviceIdR[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\i2cmastercommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[3] because it is equivalent to instance uMaster.DeviceIdR[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\i2cmastercommands.vhd":271:0:271:1|Removing instance uMaster.DeviceIdR[2] because it is equivalent to instance uMaster.DeviceIdR[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\i2cmastercommands.vhd":183:58:183:72|Found 8 by 8 bit equality operator ('==') pLowLevelFSM\.un73_state (in view: work.I2cMasterCommands(rtl))
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\i2cmastercommands.vhd":271:0:271:1|Removing sequential instance DeviceIdR[1] (in view: work.I2cMasterCommands(rtl)) because it does not drive other instances.
@N: MF794 |RAM sync\.r_stack[32:0] required 32 registers during mapping 
@N: MF794 |RAM sync\.s_stack[32:0] required 32 registers during mapping 
@N: MF794 |RAM PinDat410_1_CR23[23:0] required 2 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 151MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 156MB peak: 157MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 160MB peak: 171MB)

@N: FA113 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":456:2:456:3|Pipelining module un1_rp1[4:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Pushed in register rp1[4:0].
@N: FA113 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":456:2:456:3|Pipelining module un1_sp1[4:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Pushed in register sp1[4:0].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 162MB peak: 171MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:17s; Memory used current: 166MB peak: 171MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:17s; Memory used current: 165MB peak: 171MB)

@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\forth.vhd":156:2:156:3|Removing sequential instance uForth.ItVec (in view: work.CopyVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":241:2:241:3|Removing sequential instance uForth.cpu1.intset (in view: work.CopyVideoTop(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Removing sequential instance uForth.cpu1.inten (in view: work.CopyVideoTop(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:19s; Memory used current: 164MB peak: 171MB)


Finished technology mapping (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:22s; Memory used current: 201MB peak: 204MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:22s		   -10.54ns		1472 /       579
   2		0h:00m:22s		   -10.54ns		1459 /       579
   3		0h:00m:23s		   -10.13ns		1461 /       579
   4		0h:00m:23s		   -10.09ns		1461 /       579
@N: FX271 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Replicating instance uForth.cpu1.slot[1] (in view: work.CopyVideoTop(rtl)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Replicating instance uForth.cpu1.slot[0] (in view: work.CopyVideoTop(rtl)) with 17 loads 1 time to improve timing.
@N: FX271 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\copyvideotop.vhd":143:0:143:5|Replicating instance uForth.system_data_o_0[1] (in view: work.CopyVideoTop(rtl)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\copyvideotop.vhd":143:0:143:5|Replicating instance uForth.system_data_o_0[5] (in view: work.CopyVideoTop(rtl)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\copyvideotop.vhd":143:0:143:5|Replicating instance uForth.system_data_o_0[4] (in view: work.CopyVideoTop(rtl)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\copyvideotop.vhd":143:0:143:5|Replicating instance uForth.g0 (in view: work.CopyVideoTop(rtl)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   5		0h:00m:27s		    -9.83ns		1479 /       581
   6		0h:00m:27s		    -9.56ns		1480 /       581
   7		0h:00m:27s		    -9.29ns		1480 /       581
   8		0h:00m:27s		    -9.13ns		1481 /       581
   9		0h:00m:27s		    -8.50ns		1482 /       581
  10		0h:00m:27s		    -9.18ns		1483 /       581
  11		0h:00m:27s		    -8.43ns		1485 /       581
  12		0h:00m:27s		    -9.16ns		1485 /       581
  13		0h:00m:28s		    -8.85ns		1486 /       581
  14		0h:00m:28s		    -9.03ns		1491 /       581
  15		0h:00m:28s		    -8.90ns		1492 /       581
@N: FX271 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\copyvideotop.vhd":143:0:143:5|Replicating instance uForth.system_data_o_0[3] (in view: work.CopyVideoTop(rtl)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\copyvideotop.vhd":143:0:143:5|Replicating instance uForth.system_data_o_0[6] (in view: work.CopyVideoTop(rtl)) with 2 loads 1 time(s) to improve timing.
Added 0 Registers via timing driven replication
Added 2 LUTs via timing driven replication


  16		0h:00m:29s		    -6.97ns		1511 /       581
  17		0h:00m:29s		    -6.71ns		1512 /       581
  18		0h:00m:29s		    -6.60ns		1516 /       581
  19		0h:00m:30s		    -6.90ns		1519 /       581
  20		0h:00m:30s		    -6.58ns		1519 /       581
  21		0h:00m:30s		    -6.46ns		1522 /       581
  22		0h:00m:30s		    -6.50ns		1523 /       581
  23		0h:00m:30s		    -6.50ns		1524 /       581

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:31s; Memory used current: 203MB peak: 205MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Generating RAM uForth.cpu1.sync\.r_stack[32:0]
@N: FO126 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\ep32tss.vhd":455:3:455:4|Generating RAM uForth.cpu1.sync\.s_stack[32:0]
@N: FO126 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\copyvideotop.vhd":233:2:233:3|Generating RAM PinDat410_1_CR23[23:0]
@A: BN291 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\i2cmasterdevice.vhd":150:0:150:1|Boundary register uMaster.uDevice.lScl.fb (in view: work.CopyVideoTop(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:33s; Memory used current: 204MB peak: 205MB)


Start Writing Netlists (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:33s; Memory used current: 166MB peak: 206MB)

Writing Analyst data base C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\Diamond1.4\A\synwork\Xfr403410_A_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:34s; Memory used current: 204MB peak: 206MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\Diamond1.4\A\Xfr403410_A.edi
N-2018.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:35s; Memory used current: 208MB peak: 211MB)


Start final timing analysis (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:35s; Memory used current: 205MB peak: 211MB)

@W: MT246 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\copyvideotop.vhd":212:0:212:9|Blackbox pmi_fifo_work_copyvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\i2cmastercommands.vhd":194:0:194:9|Blackbox pmi_fifo_work_copyvideotop_rtl_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\vhdl\forth120719\vhdl\forth.vhd":229:0:229:8|Blackbox pmi_ram_dq_work_copyvideotop_rtl_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cyprien\documents\git\pge\05_custumerrelationship\xfr403410\ipxlpc\pll125to50.vhd":65:4:65:12|Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock CopyVideoTop|PinClk403 with period 5.00ns. Please declare a user-defined clock on port PinClk403.
@W: MT420 |Found inferred clock Pll125to50|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net uPll.Clk50.


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Dec 17 15:56:55 2020
#


Top view:               CopyVideoTop
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -9.126

                                    Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack      Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
CopyVideoTop|PinClk403              200.0 MHz     389.7 MHz     5.000         2.566         2.434      inferred     Inferred_clkgroup_0
Pll125to50|CLKOP_inferred_clock     200.0 MHz     70.8 MHz      5.000         14.126        -9.126     inferred     Inferred_clkgroup_1
System                              200.0 MHz     282.5 MHz     5.000         3.540         1.460      system       system_clkgroup    
=======================================================================================================================================





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                           System                           |  5.000       1.460   |  No paths    -      |  No paths    -      |  No paths    -    
System                           Pll125to50|CLKOP_inferred_clock  |  5.000       1.011   |  No paths    -      |  No paths    -      |  No paths    -    
CopyVideoTop|PinClk403           CopyVideoTop|PinClk403           |  5.000       2.434   |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to50|CLKOP_inferred_clock  System                           |  5.000       -7.037  |  No paths    -      |  No paths    -      |  No paths    -    
Pll125to50|CLKOP_inferred_clock  Pll125to50|CLKOP_inferred_clock  |  5.000       -9.126  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CopyVideoTop|PinClk403
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                     Arrival          
Instance               Reference                  Type         Pin     Net          Time        Slack
                       Clock                                                                         
-----------------------------------------------------------------------------------------------------
PinDat410_1_CF1[0]     CopyVideoTop|PinClk403     FD1S3AX      Q       tmp1[0]      1.280       2.434
PinDat410_1_CF1[1]     CopyVideoTop|PinClk403     FD1S3AX      Q       tmp1[1]      1.260       2.453
De403_0io              CopyVideoTop|PinClk403     IFS1P3DX     Q       De403        0.982       3.933
De410                  CopyVideoTop|PinClk403     FD1S3AX      Q       De410        0.982       3.933
HSync403_0io           CopyVideoTop|PinClk403     IFS1P3DX     Q       HSync403     0.982       3.933
HSync410               CopyVideoTop|PinClk403     FD1S3AX      Q       HSync410     0.982       3.933
VSync403_0io           CopyVideoTop|PinClk403     IFS1P3DX     Q       VSync403     0.982       3.933
VSync410               CopyVideoTop|PinClk403     FD1S3AX      Q       VSync410     0.982       3.933
=====================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                       Required          
Instance                   Reference                  Type         Pin      Net           Time         Slack
                           Clock                                                                            
------------------------------------------------------------------------------------------------------------
PinDat410_1_CF1[1]         CopyVideoTop|PinClk403     FD1S3AX      D        tmp2[1]       4.915        2.434
PinDat410_1_CR23_ram       CopyVideoTop|PinClk403     DPR16X4C     RAD1     tmp2[1]       5.000        2.518
PinDat410_1_CR23_ram_0     CopyVideoTop|PinClk403     DPR16X4C     RAD1     tmp2[1]       5.000        2.518
PinDat410_1_CR23_ram_1     CopyVideoTop|PinClk403     DPR16X4C     RAD1     tmp2[1]       5.000        2.518
PinDat410_1_CR23_ram_2     CopyVideoTop|PinClk403     DPR16X4C     RAD1     tmp2[1]       5.000        2.518
PinDat410_1_CR23_ram_3     CopyVideoTop|PinClk403     DPR16X4C     RAD1     tmp2[1]       5.000        2.518
PinDat410_1_CR23_ram_4     CopyVideoTop|PinClk403     DPR16X4C     RAD1     tmp2[1]       5.000        2.518
PinDat410_1_CF1[0]         CopyVideoTop|PinClk403     FD1S3AX      D        tmp1_i[0]     4.915        2.676
PinDat410_1_CR23_ram       CopyVideoTop|PinClk403     DPR16X4C     RAD0     tmp1_i[0]     5.000        2.760
PinDat410_1_CR23_ram_0     CopyVideoTop|PinClk403     DPR16X4C     RAD0     tmp1_i[0]     5.000        2.760
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.085
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.915

    - Propagation time:                      2.482
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.434

    Number of logic level(s):                1
    Starting point:                          PinDat410_1_CF1[0] / Q
    Ending point:                            PinDat410_1_CF1[1] / D
    The start point is clocked by            CopyVideoTop|PinClk403 [rising] on pin CK
    The end   point is clocked by            CopyVideoTop|PinClk403 [rising] on pin CK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
PinDat410_1_CF1[0]             FD1S3AX      Q        Out     1.280     1.280       -         
tmp1[0]                        Net          -        -       -         -           8         
PinDat410_1_CF1_RNID33F[1]     ORCALUT4     A        In      0.000     1.280       -         
PinDat410_1_CF1_RNID33F[1]     ORCALUT4     Z        Out     1.202     2.482       -         
tmp2[1]                        Net          -        -       -         -           7         
PinDat410_1_CF1[1]             FD1S3AX      D        In      0.000     2.482       -         
=============================================================================================




====================================
Detailed Report for Clock: Pll125to50|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                                 Arrival           
Instance                            Reference                           Type        Pin     Net              Time        Slack 
                                    Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------------
uForth.cpu1.sp[1]                   Pll125to50|CLKOP_inferred_clock     FD1S3IX     Q       sp[1]            1.413       -9.126
uForth.cpu1.sp[3]                   Pll125to50|CLKOP_inferred_clock     FD1S3IX     Q       sp[3]            1.413       -9.126
uForth.cpu1.sp[4]                   Pll125to50|CLKOP_inferred_clock     FD1S3IX     Q       sp[4]            1.427       -9.015
uForth.cpu1.sp[2]                   Pll125to50|CLKOP_inferred_clock     FD1S3IX     Q       sp[2]            1.396       -8.984
uForth.cpu1.sp[0]                   Pll125to50|CLKOP_inferred_clock     FD1S3IX     Q       sp[0]            1.390       -8.978
uForth.cpu1.sync\.s_stackrff_5      Pll125to50|CLKOP_inferred_clock     FD1S3IX     Q       s_stackro_5      1.069       -8.570
uForth.cpu1.sync\.s_stackrff_6      Pll125to50|CLKOP_inferred_clock     FD1S3IX     Q       s_stackro_6      1.069       -8.570
uForth.cpu1.sync\.s_stackrff_7      Pll125to50|CLKOP_inferred_clock     FD1S3IX     Q       s_stackro_7      1.069       -8.570
uForth.cpu1.sync\.s_stackrff_12     Pll125to50|CLKOP_inferred_clock     FD1S3IX     Q       s_stackro_12     1.069       -8.570
uForth.cpu1.sync\.s_stackrff_14     Pll125to50|CLKOP_inferred_clock     FD1S3IX     Q       s_stackro_14     1.069       -8.570
===============================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                             Required           
Instance              Reference                           Type        Pin     Net          Time         Slack 
                      Clock                                                                                   
--------------------------------------------------------------------------------------------------------------
uForth.cpu1.t[29]     Pll125to50|CLKOP_inferred_clock     FD1P3IX     D       t_in[29]     4.954        -9.126
uForth.cpu1.t[4]      Pll125to50|CLKOP_inferred_clock     FD1P3IX     D       t_in[4]      4.954        -8.963
uForth.cpu1.t[5]      Pll125to50|CLKOP_inferred_clock     FD1P3IX     D       t_in[5]      4.954        -8.963
uForth.cpu1.t[11]     Pll125to50|CLKOP_inferred_clock     FD1P3IX     D       t_in[11]     4.954        -8.963
uForth.cpu1.t[14]     Pll125to50|CLKOP_inferred_clock     FD1P3IX     D       t_in[14]     4.954        -8.963
uForth.cpu1.t[17]     Pll125to50|CLKOP_inferred_clock     FD1P3IX     D       t_in[17]     4.954        -8.963
uForth.cpu1.t[26]     Pll125to50|CLKOP_inferred_clock     FD1P3IX     D       t_in[26]     4.954        -8.963
uForth.cpu1.t[28]     Pll125to50|CLKOP_inferred_clock     FD1P3IX     D       t_in[28]     4.954        -8.963
uForth.cpu1.t[30]     Pll125to50|CLKOP_inferred_clock     FD1P3IX     D       t_in[30]     4.954        -8.963
uForth.cpu1.t[27]     Pll125to50|CLKOP_inferred_clock     FD1P3IX     D       t_in[27]     4.954        -8.812
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      14.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.126

    Number of logic level(s):                28
    Starting point:                          uForth.cpu1.sp[1] / Q
    Ending point:                            uForth.cpu1.t[29] / D
    The start point is clocked by            Pll125to50|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to50|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
uForth.cpu1.sp[1]                            FD1S3IX      Q        Out     1.413     1.413       -         
sp[1]                                        Net          -        -       -         -           37        
uForth.cpu1.sp_RNIKHQP_0[1]                  ORCALUT4     A        In      0.000     1.413       -         
uForth.cpu1.sp_RNIKHQP_0[1]                  ORCALUT4     Z        Out     1.135     2.548       -         
N_217                                        Net          -        -       -         -           4         
uForth.cpu1.sync\.s_stackrff_4_RNI9MJS2      ORCALUT4     A        In      0.000     2.548       -         
uForth.cpu1.sync\.s_stackrff_4_RNI9MJS2      ORCALUT4     Z        Out     0.923     3.471       -         
s_stackrff_4_RNI9MJS2                        Net          -        -       -         -           1         
uForth.cpu1.sync\.s_stackrff_1_RNIIL9Q5      ORCALUT4     D        In      0.000     3.471       -         
uForth.cpu1.sync\.s_stackrff_1_RNIIL9Q5      ORCALUT4     Z        Out     0.923     4.395       -         
s_stackror_23_1                              Net          -        -       -         -           1         
uForth.cpu1.sync\.s_stackrff_13_RNIGI5UH     ORCALUT4     B        In      0.000     4.395       -         
uForth.cpu1.sync\.s_stackrff_13_RNIGI5UH     ORCALUT4     Z        Out     1.349     5.744       -         
s_stackror_23                                Net          -        -       -         -           35        
uForth.cpu1.sync\.s_stackrff_0_RNI6CVE81     ORCALUT4     C        In      0.000     5.744       -         
uForth.cpu1.sync\.s_stackrff_0_RNI6CVE81     ORCALUT4     Z        Out     1.376     7.119       -         
s_stackror                                   Net          -        -       -         -           47        
uForth.cpu1.un4_sum_cry_0_0                  CCU2C        A1       In      0.000     7.119       -         
uForth.cpu1.un4_sum_cry_0_0                  CCU2C        COUT     Out     1.224     8.343       -         
un4_sum_cry_0                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_1_0                  CCU2C        CIN      In      0.000     8.343       -         
uForth.cpu1.un4_sum_cry_1_0                  CCU2C        COUT     Out     0.050     8.393       -         
un4_sum_cry_2                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_3_0                  CCU2C        CIN      In      0.000     8.393       -         
uForth.cpu1.un4_sum_cry_3_0                  CCU2C        COUT     Out     0.050     8.443       -         
un4_sum_cry_4                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_5_0                  CCU2C        CIN      In      0.000     8.443       -         
uForth.cpu1.un4_sum_cry_5_0                  CCU2C        COUT     Out     0.050     8.493       -         
un4_sum_cry_6                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_7_0                  CCU2C        CIN      In      0.000     8.493       -         
uForth.cpu1.un4_sum_cry_7_0                  CCU2C        COUT     Out     0.050     8.543       -         
un4_sum_cry_8                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_9_0                  CCU2C        CIN      In      0.000     8.543       -         
uForth.cpu1.un4_sum_cry_9_0                  CCU2C        COUT     Out     0.050     8.593       -         
un4_sum_cry_10                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_11_0                 CCU2C        CIN      In      0.000     8.593       -         
uForth.cpu1.un4_sum_cry_11_0                 CCU2C        COUT     Out     0.050     8.643       -         
un4_sum_cry_12                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_13_0                 CCU2C        CIN      In      0.000     8.643       -         
uForth.cpu1.un4_sum_cry_13_0                 CCU2C        COUT     Out     0.050     8.693       -         
un4_sum_cry_14                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_15_0                 CCU2C        CIN      In      0.000     8.693       -         
uForth.cpu1.un4_sum_cry_15_0                 CCU2C        COUT     Out     0.050     8.743       -         
un4_sum_cry_16                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_17_0                 CCU2C        CIN      In      0.000     8.743       -         
uForth.cpu1.un4_sum_cry_17_0                 CCU2C        COUT     Out     0.050     8.793       -         
un4_sum_cry_18                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_19_0                 CCU2C        CIN      In      0.000     8.793       -         
uForth.cpu1.un4_sum_cry_19_0                 CCU2C        COUT     Out     0.050     8.843       -         
un4_sum_cry_20                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_21_0                 CCU2C        CIN      In      0.000     8.843       -         
uForth.cpu1.un4_sum_cry_21_0                 CCU2C        COUT     Out     0.050     8.893       -         
un4_sum_cry_22                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_23_0                 CCU2C        CIN      In      0.000     8.893       -         
uForth.cpu1.un4_sum_cry_23_0                 CCU2C        COUT     Out     0.050     8.943       -         
un4_sum_cry_24                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_25_0                 CCU2C        CIN      In      0.000     8.943       -         
uForth.cpu1.un4_sum_cry_25_0                 CCU2C        COUT     Out     0.050     8.993       -         
un4_sum_cry_26                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_27_0                 CCU2C        CIN      In      0.000     8.993       -         
uForth.cpu1.un4_sum_cry_27_0                 CCU2C        COUT     Out     0.050     9.043       -         
un4_sum_cry_28                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_29_0                 CCU2C        CIN      In      0.000     9.043       -         
uForth.cpu1.un4_sum_cry_29_0                 CCU2C        COUT     Out     0.050     9.093       -         
un4_sum_cry_30                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_31_0                 CCU2C        CIN      In      0.000     9.093       -         
uForth.cpu1.un4_sum_cry_31_0                 CCU2C        S1       Out     1.488     10.581      -         
un4_sum_cry_31                               Net          -        -       -         -           35        
uForth.cpu1.t_in_11_d_am[29]                 ORCALUT4     C        In      0.000     10.581      -         
uForth.cpu1.t_in_11_d_am[29]                 ORCALUT4     Z        Out     0.923     11.504      -         
t_in_11_d_am[29]                             Net          -        -       -         -           1         
uForth.cpu1.t_in_11_d[29]                    PFUMX        BLUT     In      0.000     11.504      -         
uForth.cpu1.t_in_11_d[29]                    PFUMX        Z        Out     0.163     11.667      -         
t_in_11_d[29]                                Net          -        -       -         -           1         
uForth.cpu1.t_in_rn_bm[29]                   ORCALUT4     B        In      0.000     11.667      -         
uForth.cpu1.t_in_rn_bm[29]                   ORCALUT4     Z        Out     0.923     12.591      -         
t_in_rn_bm[29]                               Net          -        -       -         -           1         
uForth.cpu1.t_in_rn[29]                      PFUMX        ALUT     In      0.000     12.591      -         
uForth.cpu1.t_in_rn[29]                      PFUMX        Z        Out     0.163     12.753      -         
t_in_rn_0[29]                                Net          -        -       -         -           1         
uForth.cpu1.t_in_mb_sx[29]                   ORCALUT4     B        In      0.000     12.753      -         
uForth.cpu1.t_in_mb_sx[29]                   ORCALUT4     Z        Out     0.923     13.677      -         
t_in_mb_sx[29]                               Net          -        -       -         -           1         
uForth.cpu1.t_in_mb[29]                      ORCALUT4     B        In      0.000     13.677      -         
uForth.cpu1.t_in_mb[29]                      ORCALUT4     Z        Out     0.403     14.080      -         
t_in[29]                                     Net          -        -       -         -           1         
uForth.cpu1.t[29]                            FD1P3IX      D        In      0.000     14.080      -         
===========================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      14.080
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.126

    Number of logic level(s):                28
    Starting point:                          uForth.cpu1.sp[3] / Q
    Ending point:                            uForth.cpu1.t[29] / D
    The start point is clocked by            Pll125to50|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to50|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
uForth.cpu1.sp[3]                            FD1S3IX      Q        Out     1.413     1.413       -         
sp[3]                                        Net          -        -       -         -           37        
uForth.cpu1.sp_RNIKHQP_0[1]                  ORCALUT4     B        In      0.000     1.413       -         
uForth.cpu1.sp_RNIKHQP_0[1]                  ORCALUT4     Z        Out     1.135     2.548       -         
N_217                                        Net          -        -       -         -           4         
uForth.cpu1.sync\.s_stackrff_4_RNI9MJS2      ORCALUT4     A        In      0.000     2.548       -         
uForth.cpu1.sync\.s_stackrff_4_RNI9MJS2      ORCALUT4     Z        Out     0.923     3.471       -         
s_stackrff_4_RNI9MJS2                        Net          -        -       -         -           1         
uForth.cpu1.sync\.s_stackrff_1_RNIIL9Q5      ORCALUT4     D        In      0.000     3.471       -         
uForth.cpu1.sync\.s_stackrff_1_RNIIL9Q5      ORCALUT4     Z        Out     0.923     4.395       -         
s_stackror_23_1                              Net          -        -       -         -           1         
uForth.cpu1.sync\.s_stackrff_13_RNIGI5UH     ORCALUT4     B        In      0.000     4.395       -         
uForth.cpu1.sync\.s_stackrff_13_RNIGI5UH     ORCALUT4     Z        Out     1.349     5.744       -         
s_stackror_23                                Net          -        -       -         -           35        
uForth.cpu1.sync\.s_stackrff_0_RNI6CVE81     ORCALUT4     C        In      0.000     5.744       -         
uForth.cpu1.sync\.s_stackrff_0_RNI6CVE81     ORCALUT4     Z        Out     1.376     7.119       -         
s_stackror                                   Net          -        -       -         -           47        
uForth.cpu1.un4_sum_cry_0_0                  CCU2C        A1       In      0.000     7.119       -         
uForth.cpu1.un4_sum_cry_0_0                  CCU2C        COUT     Out     1.224     8.343       -         
un4_sum_cry_0                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_1_0                  CCU2C        CIN      In      0.000     8.343       -         
uForth.cpu1.un4_sum_cry_1_0                  CCU2C        COUT     Out     0.050     8.393       -         
un4_sum_cry_2                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_3_0                  CCU2C        CIN      In      0.000     8.393       -         
uForth.cpu1.un4_sum_cry_3_0                  CCU2C        COUT     Out     0.050     8.443       -         
un4_sum_cry_4                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_5_0                  CCU2C        CIN      In      0.000     8.443       -         
uForth.cpu1.un4_sum_cry_5_0                  CCU2C        COUT     Out     0.050     8.493       -         
un4_sum_cry_6                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_7_0                  CCU2C        CIN      In      0.000     8.493       -         
uForth.cpu1.un4_sum_cry_7_0                  CCU2C        COUT     Out     0.050     8.543       -         
un4_sum_cry_8                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_9_0                  CCU2C        CIN      In      0.000     8.543       -         
uForth.cpu1.un4_sum_cry_9_0                  CCU2C        COUT     Out     0.050     8.593       -         
un4_sum_cry_10                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_11_0                 CCU2C        CIN      In      0.000     8.593       -         
uForth.cpu1.un4_sum_cry_11_0                 CCU2C        COUT     Out     0.050     8.643       -         
un4_sum_cry_12                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_13_0                 CCU2C        CIN      In      0.000     8.643       -         
uForth.cpu1.un4_sum_cry_13_0                 CCU2C        COUT     Out     0.050     8.693       -         
un4_sum_cry_14                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_15_0                 CCU2C        CIN      In      0.000     8.693       -         
uForth.cpu1.un4_sum_cry_15_0                 CCU2C        COUT     Out     0.050     8.743       -         
un4_sum_cry_16                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_17_0                 CCU2C        CIN      In      0.000     8.743       -         
uForth.cpu1.un4_sum_cry_17_0                 CCU2C        COUT     Out     0.050     8.793       -         
un4_sum_cry_18                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_19_0                 CCU2C        CIN      In      0.000     8.793       -         
uForth.cpu1.un4_sum_cry_19_0                 CCU2C        COUT     Out     0.050     8.843       -         
un4_sum_cry_20                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_21_0                 CCU2C        CIN      In      0.000     8.843       -         
uForth.cpu1.un4_sum_cry_21_0                 CCU2C        COUT     Out     0.050     8.893       -         
un4_sum_cry_22                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_23_0                 CCU2C        CIN      In      0.000     8.893       -         
uForth.cpu1.un4_sum_cry_23_0                 CCU2C        COUT     Out     0.050     8.943       -         
un4_sum_cry_24                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_25_0                 CCU2C        CIN      In      0.000     8.943       -         
uForth.cpu1.un4_sum_cry_25_0                 CCU2C        COUT     Out     0.050     8.993       -         
un4_sum_cry_26                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_27_0                 CCU2C        CIN      In      0.000     8.993       -         
uForth.cpu1.un4_sum_cry_27_0                 CCU2C        COUT     Out     0.050     9.043       -         
un4_sum_cry_28                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_29_0                 CCU2C        CIN      In      0.000     9.043       -         
uForth.cpu1.un4_sum_cry_29_0                 CCU2C        COUT     Out     0.050     9.093       -         
un4_sum_cry_30                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_31_0                 CCU2C        CIN      In      0.000     9.093       -         
uForth.cpu1.un4_sum_cry_31_0                 CCU2C        S1       Out     1.488     10.581      -         
un4_sum_cry_31                               Net          -        -       -         -           35        
uForth.cpu1.t_in_11_d_am[29]                 ORCALUT4     C        In      0.000     10.581      -         
uForth.cpu1.t_in_11_d_am[29]                 ORCALUT4     Z        Out     0.923     11.504      -         
t_in_11_d_am[29]                             Net          -        -       -         -           1         
uForth.cpu1.t_in_11_d[29]                    PFUMX        BLUT     In      0.000     11.504      -         
uForth.cpu1.t_in_11_d[29]                    PFUMX        Z        Out     0.163     11.667      -         
t_in_11_d[29]                                Net          -        -       -         -           1         
uForth.cpu1.t_in_rn_bm[29]                   ORCALUT4     B        In      0.000     11.667      -         
uForth.cpu1.t_in_rn_bm[29]                   ORCALUT4     Z        Out     0.923     12.591      -         
t_in_rn_bm[29]                               Net          -        -       -         -           1         
uForth.cpu1.t_in_rn[29]                      PFUMX        ALUT     In      0.000     12.591      -         
uForth.cpu1.t_in_rn[29]                      PFUMX        Z        Out     0.163     12.753      -         
t_in_rn_0[29]                                Net          -        -       -         -           1         
uForth.cpu1.t_in_mb_sx[29]                   ORCALUT4     B        In      0.000     12.753      -         
uForth.cpu1.t_in_mb_sx[29]                   ORCALUT4     Z        Out     0.923     13.677      -         
t_in_mb_sx[29]                               Net          -        -       -         -           1         
uForth.cpu1.t_in_mb[29]                      ORCALUT4     B        In      0.000     13.677      -         
uForth.cpu1.t_in_mb[29]                      ORCALUT4     Z        Out     0.403     14.080      -         
t_in[29]                                     Net          -        -       -         -           1         
uForth.cpu1.t[29]                            FD1P3IX      D        In      0.000     14.080      -         
===========================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      14.030
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.076

    Number of logic level(s):                27
    Starting point:                          uForth.cpu1.sp[1] / Q
    Ending point:                            uForth.cpu1.t[29] / D
    The start point is clocked by            Pll125to50|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to50|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
uForth.cpu1.sp[1]                            FD1S3IX      Q        Out     1.413     1.413       -         
sp[1]                                        Net          -        -       -         -           37        
uForth.cpu1.sp_RNIKHQP_0[1]                  ORCALUT4     A        In      0.000     1.413       -         
uForth.cpu1.sp_RNIKHQP_0[1]                  ORCALUT4     Z        Out     1.135     2.548       -         
N_217                                        Net          -        -       -         -           4         
uForth.cpu1.sync\.s_stackrff_4_RNI9MJS2      ORCALUT4     A        In      0.000     2.548       -         
uForth.cpu1.sync\.s_stackrff_4_RNI9MJS2      ORCALUT4     Z        Out     0.923     3.471       -         
s_stackrff_4_RNI9MJS2                        Net          -        -       -         -           1         
uForth.cpu1.sync\.s_stackrff_1_RNIIL9Q5      ORCALUT4     D        In      0.000     3.471       -         
uForth.cpu1.sync\.s_stackrff_1_RNIIL9Q5      ORCALUT4     Z        Out     0.923     4.395       -         
s_stackror_23_1                              Net          -        -       -         -           1         
uForth.cpu1.sync\.s_stackrff_13_RNIGI5UH     ORCALUT4     B        In      0.000     4.395       -         
uForth.cpu1.sync\.s_stackrff_13_RNIGI5UH     ORCALUT4     Z        Out     1.349     5.744       -         
s_stackror_23                                Net          -        -       -         -           35        
uForth.cpu1.sync\.s_stackrff_0_RNI6CVE81     ORCALUT4     C        In      0.000     5.744       -         
uForth.cpu1.sync\.s_stackrff_0_RNI6CVE81     ORCALUT4     Z        Out     1.376     7.119       -         
s_stackror                                   Net          -        -       -         -           47        
uForth.cpu1.un4_sum_cry_1_0                  CCU2C        A1       In      0.000     7.119       -         
uForth.cpu1.un4_sum_cry_1_0                  CCU2C        COUT     Out     1.224     8.343       -         
un4_sum_cry_2                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_3_0                  CCU2C        CIN      In      0.000     8.343       -         
uForth.cpu1.un4_sum_cry_3_0                  CCU2C        COUT     Out     0.050     8.393       -         
un4_sum_cry_4                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_5_0                  CCU2C        CIN      In      0.000     8.393       -         
uForth.cpu1.un4_sum_cry_5_0                  CCU2C        COUT     Out     0.050     8.443       -         
un4_sum_cry_6                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_7_0                  CCU2C        CIN      In      0.000     8.443       -         
uForth.cpu1.un4_sum_cry_7_0                  CCU2C        COUT     Out     0.050     8.493       -         
un4_sum_cry_8                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_9_0                  CCU2C        CIN      In      0.000     8.493       -         
uForth.cpu1.un4_sum_cry_9_0                  CCU2C        COUT     Out     0.050     8.543       -         
un4_sum_cry_10                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_11_0                 CCU2C        CIN      In      0.000     8.543       -         
uForth.cpu1.un4_sum_cry_11_0                 CCU2C        COUT     Out     0.050     8.593       -         
un4_sum_cry_12                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_13_0                 CCU2C        CIN      In      0.000     8.593       -         
uForth.cpu1.un4_sum_cry_13_0                 CCU2C        COUT     Out     0.050     8.643       -         
un4_sum_cry_14                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_15_0                 CCU2C        CIN      In      0.000     8.643       -         
uForth.cpu1.un4_sum_cry_15_0                 CCU2C        COUT     Out     0.050     8.693       -         
un4_sum_cry_16                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_17_0                 CCU2C        CIN      In      0.000     8.693       -         
uForth.cpu1.un4_sum_cry_17_0                 CCU2C        COUT     Out     0.050     8.743       -         
un4_sum_cry_18                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_19_0                 CCU2C        CIN      In      0.000     8.743       -         
uForth.cpu1.un4_sum_cry_19_0                 CCU2C        COUT     Out     0.050     8.793       -         
un4_sum_cry_20                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_21_0                 CCU2C        CIN      In      0.000     8.793       -         
uForth.cpu1.un4_sum_cry_21_0                 CCU2C        COUT     Out     0.050     8.843       -         
un4_sum_cry_22                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_23_0                 CCU2C        CIN      In      0.000     8.843       -         
uForth.cpu1.un4_sum_cry_23_0                 CCU2C        COUT     Out     0.050     8.893       -         
un4_sum_cry_24                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_25_0                 CCU2C        CIN      In      0.000     8.893       -         
uForth.cpu1.un4_sum_cry_25_0                 CCU2C        COUT     Out     0.050     8.943       -         
un4_sum_cry_26                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_27_0                 CCU2C        CIN      In      0.000     8.943       -         
uForth.cpu1.un4_sum_cry_27_0                 CCU2C        COUT     Out     0.050     8.993       -         
un4_sum_cry_28                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_29_0                 CCU2C        CIN      In      0.000     8.993       -         
uForth.cpu1.un4_sum_cry_29_0                 CCU2C        COUT     Out     0.050     9.043       -         
un4_sum_cry_30                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_31_0                 CCU2C        CIN      In      0.000     9.043       -         
uForth.cpu1.un4_sum_cry_31_0                 CCU2C        S1       Out     1.488     10.531      -         
un4_sum_cry_31                               Net          -        -       -         -           35        
uForth.cpu1.t_in_11_d_am[29]                 ORCALUT4     C        In      0.000     10.531      -         
uForth.cpu1.t_in_11_d_am[29]                 ORCALUT4     Z        Out     0.923     11.454      -         
t_in_11_d_am[29]                             Net          -        -       -         -           1         
uForth.cpu1.t_in_11_d[29]                    PFUMX        BLUT     In      0.000     11.454      -         
uForth.cpu1.t_in_11_d[29]                    PFUMX        Z        Out     0.163     11.617      -         
t_in_11_d[29]                                Net          -        -       -         -           1         
uForth.cpu1.t_in_rn_bm[29]                   ORCALUT4     B        In      0.000     11.617      -         
uForth.cpu1.t_in_rn_bm[29]                   ORCALUT4     Z        Out     0.923     12.540      -         
t_in_rn_bm[29]                               Net          -        -       -         -           1         
uForth.cpu1.t_in_rn[29]                      PFUMX        ALUT     In      0.000     12.540      -         
uForth.cpu1.t_in_rn[29]                      PFUMX        Z        Out     0.163     12.703      -         
t_in_rn_0[29]                                Net          -        -       -         -           1         
uForth.cpu1.t_in_mb_sx[29]                   ORCALUT4     B        In      0.000     12.703      -         
uForth.cpu1.t_in_mb_sx[29]                   ORCALUT4     Z        Out     0.923     13.627      -         
t_in_mb_sx[29]                               Net          -        -       -         -           1         
uForth.cpu1.t_in_mb[29]                      ORCALUT4     B        In      0.000     13.627      -         
uForth.cpu1.t_in_mb[29]                      ORCALUT4     Z        Out     0.403     14.030      -         
t_in[29]                                     Net          -        -       -         -           1         
uForth.cpu1.t[29]                            FD1P3IX      D        In      0.000     14.030      -         
===========================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      14.030
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.076

    Number of logic level(s):                27
    Starting point:                          uForth.cpu1.sp[1] / Q
    Ending point:                            uForth.cpu1.t[29] / D
    The start point is clocked by            Pll125to50|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to50|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
uForth.cpu1.sp[1]                            FD1S3IX      Q        Out     1.413     1.413       -         
sp[1]                                        Net          -        -       -         -           37        
uForth.cpu1.sp_RNIKHQP_0[1]                  ORCALUT4     A        In      0.000     1.413       -         
uForth.cpu1.sp_RNIKHQP_0[1]                  ORCALUT4     Z        Out     1.135     2.548       -         
N_217                                        Net          -        -       -         -           4         
uForth.cpu1.sync\.s_stackrff_4_RNI9MJS2      ORCALUT4     A        In      0.000     2.548       -         
uForth.cpu1.sync\.s_stackrff_4_RNI9MJS2      ORCALUT4     Z        Out     0.923     3.471       -         
s_stackrff_4_RNI9MJS2                        Net          -        -       -         -           1         
uForth.cpu1.sync\.s_stackrff_1_RNIIL9Q5      ORCALUT4     D        In      0.000     3.471       -         
uForth.cpu1.sync\.s_stackrff_1_RNIIL9Q5      ORCALUT4     Z        Out     0.923     4.395       -         
s_stackror_23_1                              Net          -        -       -         -           1         
uForth.cpu1.sync\.s_stackrff_13_RNIGI5UH     ORCALUT4     B        In      0.000     4.395       -         
uForth.cpu1.sync\.s_stackrff_13_RNIGI5UH     ORCALUT4     Z        Out     1.349     5.744       -         
s_stackror_23                                Net          -        -       -         -           35        
uForth.cpu1.sync\.s_stackrff_0_RNI6CVE81     ORCALUT4     C        In      0.000     5.744       -         
uForth.cpu1.sync\.s_stackrff_0_RNI6CVE81     ORCALUT4     Z        Out     1.376     7.119       -         
s_stackror                                   Net          -        -       -         -           47        
uForth.cpu1.un4_sum_cry_1_0                  CCU2C        A0       In      0.000     7.119       -         
uForth.cpu1.un4_sum_cry_1_0                  CCU2C        COUT     Out     1.224     8.343       -         
un4_sum_cry_2                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_3_0                  CCU2C        CIN      In      0.000     8.343       -         
uForth.cpu1.un4_sum_cry_3_0                  CCU2C        COUT     Out     0.050     8.393       -         
un4_sum_cry_4                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_5_0                  CCU2C        CIN      In      0.000     8.393       -         
uForth.cpu1.un4_sum_cry_5_0                  CCU2C        COUT     Out     0.050     8.443       -         
un4_sum_cry_6                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_7_0                  CCU2C        CIN      In      0.000     8.443       -         
uForth.cpu1.un4_sum_cry_7_0                  CCU2C        COUT     Out     0.050     8.493       -         
un4_sum_cry_8                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_9_0                  CCU2C        CIN      In      0.000     8.493       -         
uForth.cpu1.un4_sum_cry_9_0                  CCU2C        COUT     Out     0.050     8.543       -         
un4_sum_cry_10                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_11_0                 CCU2C        CIN      In      0.000     8.543       -         
uForth.cpu1.un4_sum_cry_11_0                 CCU2C        COUT     Out     0.050     8.593       -         
un4_sum_cry_12                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_13_0                 CCU2C        CIN      In      0.000     8.593       -         
uForth.cpu1.un4_sum_cry_13_0                 CCU2C        COUT     Out     0.050     8.643       -         
un4_sum_cry_14                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_15_0                 CCU2C        CIN      In      0.000     8.643       -         
uForth.cpu1.un4_sum_cry_15_0                 CCU2C        COUT     Out     0.050     8.693       -         
un4_sum_cry_16                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_17_0                 CCU2C        CIN      In      0.000     8.693       -         
uForth.cpu1.un4_sum_cry_17_0                 CCU2C        COUT     Out     0.050     8.743       -         
un4_sum_cry_18                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_19_0                 CCU2C        CIN      In      0.000     8.743       -         
uForth.cpu1.un4_sum_cry_19_0                 CCU2C        COUT     Out     0.050     8.793       -         
un4_sum_cry_20                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_21_0                 CCU2C        CIN      In      0.000     8.793       -         
uForth.cpu1.un4_sum_cry_21_0                 CCU2C        COUT     Out     0.050     8.843       -         
un4_sum_cry_22                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_23_0                 CCU2C        CIN      In      0.000     8.843       -         
uForth.cpu1.un4_sum_cry_23_0                 CCU2C        COUT     Out     0.050     8.893       -         
un4_sum_cry_24                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_25_0                 CCU2C        CIN      In      0.000     8.893       -         
uForth.cpu1.un4_sum_cry_25_0                 CCU2C        COUT     Out     0.050     8.943       -         
un4_sum_cry_26                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_27_0                 CCU2C        CIN      In      0.000     8.943       -         
uForth.cpu1.un4_sum_cry_27_0                 CCU2C        COUT     Out     0.050     8.993       -         
un4_sum_cry_28                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_29_0                 CCU2C        CIN      In      0.000     8.993       -         
uForth.cpu1.un4_sum_cry_29_0                 CCU2C        COUT     Out     0.050     9.043       -         
un4_sum_cry_30                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_31_0                 CCU2C        CIN      In      0.000     9.043       -         
uForth.cpu1.un4_sum_cry_31_0                 CCU2C        S1       Out     1.488     10.531      -         
un4_sum_cry_31                               Net          -        -       -         -           35        
uForth.cpu1.t_in_11_d_am[29]                 ORCALUT4     C        In      0.000     10.531      -         
uForth.cpu1.t_in_11_d_am[29]                 ORCALUT4     Z        Out     0.923     11.454      -         
t_in_11_d_am[29]                             Net          -        -       -         -           1         
uForth.cpu1.t_in_11_d[29]                    PFUMX        BLUT     In      0.000     11.454      -         
uForth.cpu1.t_in_11_d[29]                    PFUMX        Z        Out     0.163     11.617      -         
t_in_11_d[29]                                Net          -        -       -         -           1         
uForth.cpu1.t_in_rn_bm[29]                   ORCALUT4     B        In      0.000     11.617      -         
uForth.cpu1.t_in_rn_bm[29]                   ORCALUT4     Z        Out     0.923     12.540      -         
t_in_rn_bm[29]                               Net          -        -       -         -           1         
uForth.cpu1.t_in_rn[29]                      PFUMX        ALUT     In      0.000     12.540      -         
uForth.cpu1.t_in_rn[29]                      PFUMX        Z        Out     0.163     12.703      -         
t_in_rn_0[29]                                Net          -        -       -         -           1         
uForth.cpu1.t_in_mb_sx[29]                   ORCALUT4     B        In      0.000     12.703      -         
uForth.cpu1.t_in_mb_sx[29]                   ORCALUT4     Z        Out     0.923     13.627      -         
t_in_mb_sx[29]                               Net          -        -       -         -           1         
uForth.cpu1.t_in_mb[29]                      ORCALUT4     B        In      0.000     13.627      -         
uForth.cpu1.t_in_mb[29]                      ORCALUT4     Z        Out     0.403     14.030      -         
t_in[29]                                     Net          -        -       -         -           1         
uForth.cpu1.t[29]                            FD1P3IX      D        In      0.000     14.030      -         
===========================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      14.030
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.076

    Number of logic level(s):                27
    Starting point:                          uForth.cpu1.sp[3] / Q
    Ending point:                            uForth.cpu1.t[29] / D
    The start point is clocked by            Pll125to50|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            Pll125to50|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
uForth.cpu1.sp[3]                            FD1S3IX      Q        Out     1.413     1.413       -         
sp[3]                                        Net          -        -       -         -           37        
uForth.cpu1.sp_RNIKHQP_0[1]                  ORCALUT4     B        In      0.000     1.413       -         
uForth.cpu1.sp_RNIKHQP_0[1]                  ORCALUT4     Z        Out     1.135     2.548       -         
N_217                                        Net          -        -       -         -           4         
uForth.cpu1.sync\.s_stackrff_4_RNI9MJS2      ORCALUT4     A        In      0.000     2.548       -         
uForth.cpu1.sync\.s_stackrff_4_RNI9MJS2      ORCALUT4     Z        Out     0.923     3.471       -         
s_stackrff_4_RNI9MJS2                        Net          -        -       -         -           1         
uForth.cpu1.sync\.s_stackrff_1_RNIIL9Q5      ORCALUT4     D        In      0.000     3.471       -         
uForth.cpu1.sync\.s_stackrff_1_RNIIL9Q5      ORCALUT4     Z        Out     0.923     4.395       -         
s_stackror_23_1                              Net          -        -       -         -           1         
uForth.cpu1.sync\.s_stackrff_13_RNIGI5UH     ORCALUT4     B        In      0.000     4.395       -         
uForth.cpu1.sync\.s_stackrff_13_RNIGI5UH     ORCALUT4     Z        Out     1.349     5.744       -         
s_stackror_23                                Net          -        -       -         -           35        
uForth.cpu1.sync\.s_stackrff_0_RNI6CVE81     ORCALUT4     C        In      0.000     5.744       -         
uForth.cpu1.sync\.s_stackrff_0_RNI6CVE81     ORCALUT4     Z        Out     1.376     7.119       -         
s_stackror                                   Net          -        -       -         -           47        
uForth.cpu1.un4_sum_cry_1_0                  CCU2C        A1       In      0.000     7.119       -         
uForth.cpu1.un4_sum_cry_1_0                  CCU2C        COUT     Out     1.224     8.343       -         
un4_sum_cry_2                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_3_0                  CCU2C        CIN      In      0.000     8.343       -         
uForth.cpu1.un4_sum_cry_3_0                  CCU2C        COUT     Out     0.050     8.393       -         
un4_sum_cry_4                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_5_0                  CCU2C        CIN      In      0.000     8.393       -         
uForth.cpu1.un4_sum_cry_5_0                  CCU2C        COUT     Out     0.050     8.443       -         
un4_sum_cry_6                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_7_0                  CCU2C        CIN      In      0.000     8.443       -         
uForth.cpu1.un4_sum_cry_7_0                  CCU2C        COUT     Out     0.050     8.493       -         
un4_sum_cry_8                                Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_9_0                  CCU2C        CIN      In      0.000     8.493       -         
uForth.cpu1.un4_sum_cry_9_0                  CCU2C        COUT     Out     0.050     8.543       -         
un4_sum_cry_10                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_11_0                 CCU2C        CIN      In      0.000     8.543       -         
uForth.cpu1.un4_sum_cry_11_0                 CCU2C        COUT     Out     0.050     8.593       -         
un4_sum_cry_12                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_13_0                 CCU2C        CIN      In      0.000     8.593       -         
uForth.cpu1.un4_sum_cry_13_0                 CCU2C        COUT     Out     0.050     8.643       -         
un4_sum_cry_14                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_15_0                 CCU2C        CIN      In      0.000     8.643       -         
uForth.cpu1.un4_sum_cry_15_0                 CCU2C        COUT     Out     0.050     8.693       -         
un4_sum_cry_16                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_17_0                 CCU2C        CIN      In      0.000     8.693       -         
uForth.cpu1.un4_sum_cry_17_0                 CCU2C        COUT     Out     0.050     8.743       -         
un4_sum_cry_18                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_19_0                 CCU2C        CIN      In      0.000     8.743       -         
uForth.cpu1.un4_sum_cry_19_0                 CCU2C        COUT     Out     0.050     8.793       -         
un4_sum_cry_20                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_21_0                 CCU2C        CIN      In      0.000     8.793       -         
uForth.cpu1.un4_sum_cry_21_0                 CCU2C        COUT     Out     0.050     8.843       -         
un4_sum_cry_22                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_23_0                 CCU2C        CIN      In      0.000     8.843       -         
uForth.cpu1.un4_sum_cry_23_0                 CCU2C        COUT     Out     0.050     8.893       -         
un4_sum_cry_24                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_25_0                 CCU2C        CIN      In      0.000     8.893       -         
uForth.cpu1.un4_sum_cry_25_0                 CCU2C        COUT     Out     0.050     8.943       -         
un4_sum_cry_26                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_27_0                 CCU2C        CIN      In      0.000     8.943       -         
uForth.cpu1.un4_sum_cry_27_0                 CCU2C        COUT     Out     0.050     8.993       -         
un4_sum_cry_28                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_29_0                 CCU2C        CIN      In      0.000     8.993       -         
uForth.cpu1.un4_sum_cry_29_0                 CCU2C        COUT     Out     0.050     9.043       -         
un4_sum_cry_30                               Net          -        -       -         -           1         
uForth.cpu1.un4_sum_cry_31_0                 CCU2C        CIN      In      0.000     9.043       -         
uForth.cpu1.un4_sum_cry_31_0                 CCU2C        S1       Out     1.488     10.531      -         
un4_sum_cry_31                               Net          -        -       -         -           35        
uForth.cpu1.t_in_11_d_am[29]                 ORCALUT4     C        In      0.000     10.531      -         
uForth.cpu1.t_in_11_d_am[29]                 ORCALUT4     Z        Out     0.923     11.454      -         
t_in_11_d_am[29]                             Net          -        -       -         -           1         
uForth.cpu1.t_in_11_d[29]                    PFUMX        BLUT     In      0.000     11.454      -         
uForth.cpu1.t_in_11_d[29]                    PFUMX        Z        Out     0.163     11.617      -         
t_in_11_d[29]                                Net          -        -       -         -           1         
uForth.cpu1.t_in_rn_bm[29]                   ORCALUT4     B        In      0.000     11.617      -         
uForth.cpu1.t_in_rn_bm[29]                   ORCALUT4     Z        Out     0.923     12.540      -         
t_in_rn_bm[29]                               Net          -        -       -         -           1         
uForth.cpu1.t_in_rn[29]                      PFUMX        ALUT     In      0.000     12.540      -         
uForth.cpu1.t_in_rn[29]                      PFUMX        Z        Out     0.163     12.703      -         
t_in_rn_0[29]                                Net          -        -       -         -           1         
uForth.cpu1.t_in_mb_sx[29]                   ORCALUT4     B        In      0.000     12.703      -         
uForth.cpu1.t_in_mb_sx[29]                   ORCALUT4     Z        Out     0.923     13.627      -         
t_in_mb_sx[29]                               Net          -        -       -         -           1         
uForth.cpu1.t_in_mb[29]                      ORCALUT4     B        In      0.000     13.627      -         
uForth.cpu1.t_in_mb[29]                      ORCALUT4     Z        Out     0.403     14.030      -         
t_in[29]                                     Net          -        -       -         -           1         
uForth.cpu1.t[29]                            FD1P3IX      D        In      0.000     14.030      -         
===========================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                                            Arrival          
Instance               Reference     Type                                   Pin       Net                  Time        Slack
                       Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------
uFifoRxRaw             System        pmi_fifo_work_copyvideotop_rtl_0       Q[0]      I2cDataR[0]          0.000       1.011
uMaster.uFifoRxRaw     System        pmi_fifo_work_copyvideotop_rtl_1       Empty     FifoEmpty            0.000       1.780
uFifoRxRaw             System        pmi_fifo_work_copyvideotop_rtl_0       Q[2]      I2cDataR[2]          0.000       2.021
uFifoRxRaw             System        pmi_fifo_work_copyvideotop_rtl_0       Q[7]      I2cDataR[7]          0.000       2.021
uForth.uForthMem       System        pmi_ram_dq_work_copyvideotop_rtl_0     Q[2]      memory_data_o[2]     0.000       2.021
uForth.uForthMem       System        pmi_ram_dq_work_copyvideotop_rtl_0     Q[7]      memory_data_o[7]     0.000       2.021
uFifoRxRaw             System        pmi_fifo_work_copyvideotop_rtl_0       Q[1]      I2cDataR[1]          0.000       2.234
uFifoRxRaw             System        pmi_fifo_work_copyvideotop_rtl_0       Q[3]      I2cDataR[3]          0.000       2.234
uFifoRxRaw             System        pmi_fifo_work_copyvideotop_rtl_0       Q[4]      I2cDataR[4]          0.000       2.234
uFifoRxRaw             System        pmi_fifo_work_copyvideotop_rtl_0       Q[5]      I2cDataR[5]          0.000       2.234
============================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                                      Required          
Instance                Reference     Type                                 Pin         Net                            Time         Slack
                        Clock                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------
uForth.cpu1.t[0]        System        FD1P3IX                              D           t_in[0]                        4.954        1.011
Timer[0]                System        FD1S3IX                              D           pSetReg\.Timer_2[0]            4.915        1.134
MiscReg1[0]             System        FD1P3IX                              D           PeekDat_iv_0_3_RNIIEGHC[0]     4.915        1.376
MiscReg2[0]             System        FD1P3IX                              D           PeekDat_iv_0_3_RNIIEGHC[0]     4.915        1.376
RdLen[0]                System        FD1P3IX                              D           PeekDat_iv_0_3_RNIIEGHC[0]     4.915        1.376
uMaster.lAddress[0]     System        FD1P3IX                              D           PeekDat_iv_0_3_RNIIEGHC[0]     4.915        1.376
uMaster.uFifoRxRaw      System        pmi_fifo_work_copyvideotop_rtl_1     Data[0]     PeekDat_iv_0_3_RNIIEGHC[0]     5.000        1.460
uMaster.State[1]        System        FD1S3IX                              D           State_ns[8]                    4.954        1.780
uForth.cpu1.t[2]        System        FD1P3IX                              D           t_in[2]                        4.954        2.021
uForth.cpu1.t[7]        System        FD1P3IX                              D           t_in[7]                        4.954        2.021
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      3.943
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.011

    Number of logic level(s):                6
    Starting point:                          uFifoRxRaw / Q[0]
    Ending point:                            uForth.cpu1.t[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            Pll125to50|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                               Pin      Pin               Arrival     No. of    
Name                                    Type                                 Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------
uFifoRxRaw                              pmi_fifo_work_copyvideotop_rtl_0     Q[0]     Out     0.000     0.000       -         
I2cDataR[0]                             Net                                  -        -       -         -           1         
uForth.cpu1.addr_RNIF8Q01[0]            ORCALUT4                             B        In      0.000     0.000       -         
uForth.cpu1.addr_RNIF8Q01[0]            ORCALUT4                             Z        Out     0.923     0.923       -         
g2_0_0_0_1                              Net                                  -        -       -         -           1         
uForth.cpu1.addr_RNIK2F02[1]            ORCALUT4                             C        In      0.000     0.923       -         
uForth.cpu1.addr_RNIK2F02[1]            ORCALUT4                             Z        Out     0.242     1.165       -         
g1_1_0                                  Net                                  -        -       -         -           1         
uForth.un6_peekdat_0_a2_2_RNIG5MC7      ORCALUT4                             D        In      0.000     1.165       -         
uForth.un6_peekdat_0_a2_2_RNIG5MC7      ORCALUT4                             Z        Out     1.010     2.175       -         
g0_0_0_0                                Net                                  -        -       -         -           2         
uForth.PeekDat_iv_0_3_RNIN7318_0[0]     ORCALUT4                             B        In      0.000     2.175       -         
uForth.PeekDat_iv_0_3_RNIN7318_0[0]     ORCALUT4                             Z        Out     0.923     3.099       -         
PeekDat_iv_0_3_RNIN7318_0[0]            Net                                  -        -       -         -           1         
uForth.PeekDat_iv_0_3_RNIIEGHC[0]       PFUMX                                ALUT     In      0.000     3.099       -         
uForth.PeekDat_iv_0_3_RNIIEGHC[0]       PFUMX                                Z        Out     0.441     3.540       -         
PeekDat_iv_0_3_RNIIEGHC[0]              Net                                  -        -       -         -           7         
uForth.cpu1.t_in[0]                     ORCALUT4                             C        In      0.000     3.540       -         
uForth.cpu1.t_in[0]                     ORCALUT4                             Z        Out     0.403     3.943       -         
t_in[0]                                 Net                                  -        -       -         -           1         
uForth.cpu1.t[0]                        FD1P3IX                              D        In      0.000     3.943       -         
==============================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:36s; Memory used current: 206MB peak: 211MB)


Finished timing report (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:36s; Memory used current: 206MB peak: 211MB)

---------------------------------------
Resource Usage Report
Part: lfe3_70e-8

Register bits: 581 of 62640 (1%)
PIC Latch:       0
I/O cells:       62


Details:
BB:             1
CCU2C:          149
DPR16X4C:       42
FD1P3AX:        97
FD1P3IX:        157
FD1P3JX:        2
FD1S3AX:        62
FD1S3DX:        33
FD1S3IX:        199
FD1S3JX:        21
GSR:            1
IB:             30
IFS1P3DX:       5
INV:            5
L6MUX21:        4
OB:             31
OFS1P3DX:       3
OFS1P3JX:       2
ORCALUT4:       1642
PFUMX:          205
PUR:            1
VHI:            9
VLO:            10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:36s; Memory used current: 41MB peak: 211MB)

Process took 0h:00m:40s realtime, 0h:00m:36s cputime
# Thu Dec 17 15:56:55 2020

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "LatticeECP3" -d LFE3-70E -path "C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4/A" -path "C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4"   "C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4/A/Xfr403410_A.edi" "Xfr403410_A.ngo"   
edif2ngd:  version Diamond (64-bit) 3.11.2.446

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to Xfr403410_A.ngo...

Generating edif netlist for IP cell pmi_fifo8161602524nelpd390150.edn


C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\Diamond1.4\A>"C:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00 -pfu_fifo -type ebfifo -sync_mode -depth 16 -width 8 -pf 252 -pe 4  -n pmi_fifo8161602524nELpd390150 -pmi  
SCUBA, Version Diamond (64-bit) 3.11.2.446
Thu Dec 17 15:57:05 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -pfu_fifo -type ebfifo -sync_mode -depth 16 -width 8 -pf 252 -pe 4 -n pmi_fifo8161602524nELpd390150 -pmi 
    Circuit name     : pmi_fifo8161602524nELpd390150
    Module type      : fifoblk
    Module Version   : 5.1
    Ports            : 
	Inputs       : Data[7:0], Clock, WrEn, RdEn, Reset
	Outputs      : Q[7:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo8161602524nELpd390150.edn
    Bus notation     : big endian
    Report output    : pmi_fifo8161602524nELpd390150.srp
    Estimated Resource Usage:
            LUT : 72
           DRAM : 2
            Reg : 27

END   SCUBA Module Synthesis
Writing the design to pmi_fifo8161602524nELpd390150.ngo...

Generating edif netlist for IP cell pmi_ram_dq40961232ndssep32qhnep1057aae6.edn


C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\Diamond1.4\A>"C:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 1000 -data_width 32 -num_rows 4096  -gsr DISABLED -write_mode_0 0 -sync_reset -memfile "C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4/ep32q.hex" -memformat hex -cascade -1 -n pmi_ram_dq40961232ndssep32qhnEp1057aae6 -pmi 
SCUBA, Version Diamond (64-bit) 3.11.2.446
Thu Dec 17 15:57:05 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 1000 -data_width 32 -num_rows 4096 -gsr DISABLED -write_mode_0 0 -sync_reset -memfile C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4/ep32q.hex -memformat hex -cascade -1 -n pmi_ram_dq40961232ndssep32qhnEp1057aae6 -pmi 
    Circuit name     : pmi_ram_dq40961232ndssep32qhnEp1057aae6
    Module type      : RAM_DQ
    Module Version   : 7.5
    Ports            : 
	Inputs       : Clock, ClockEn, Reset, WE, Address[11:0], Data[31:0]
	Outputs      : Q[31:0]
    I/O buffer       : not inserted
    Memory file      : C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4/ep32q.hex
    EDIF output      : pmi_ram_dq40961232ndssep32qhnEp1057aae6.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dq40961232ndssep32qhnEp1057aae6.srp
    Estimated Resource Usage:
            EBR : 8

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dq40961232ndssep32qhnEp1057aae6.ngo...

Generating edif netlist for IP cell pmi_fifo8161602524nelpd390150_0.edn


C:\Users\Cyprien\Documents\GIT\PGE\05_CustumerRelationship\Xfr403410\Diamond1.4\A>"C:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00 -pfu_fifo -type ebfifo -sync_mode -depth 16 -width 8 -pf 252 -pe 4  -n pmi_fifo8161602524nELpd390150_0 -pmi  
SCUBA, Version Diamond (64-bit) 3.11.2.446
Thu Dec 17 15:57:06 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -pfu_fifo -type ebfifo -sync_mode -depth 16 -width 8 -pf 252 -pe 4 -n pmi_fifo8161602524nELpd390150_0 -pmi 
    Circuit name     : pmi_fifo8161602524nELpd390150_0
    Module type      : fifoblk
    Module Version   : 5.1
    Ports            : 
	Inputs       : Data[7:0], Clock, WrEn, RdEn, Reset
	Outputs      : Q[7:0], Empty, Full, AlmostEmpty, AlmostFull
    I/O buffer       : not inserted
    EDIF output      : pmi_fifo8161602524nELpd390150_0.edn
    Bus notation     : big endian
    Report output    : pmi_fifo8161602524nELpd390150_0.srp
    Estimated Resource Usage:
            LUT : 72
           DRAM : 2
            Reg : 27

END   SCUBA Module Synthesis
Writing the design to pmi_fifo8161602524nELpd390150_0.ngo...

Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 20 MB


ngdbuild  -a "LatticeECP3" -d LFE3-70E  -p "C:/lscc/diamond/3.11_x64/ispfpga/ep5c00/data"  -p "C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4/A" -p "C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4"  "Xfr403410_A.ngo" "Xfr403410_A.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.11.2.446

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Xfr403410_A.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4/A/pmi_fifo8161602524nelpd390150.ngo'...
Loading NGO design 'C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4/A/pmi_ram_dq40961232ndssep32qhnep1057aae6.ngo'...
Loading NGO design 'C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4/A/pmi_fifo8161602524nelpd390150_0.ngo'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/s_stack_ram_16_DO1" arg2="uForth/cpu1/s_stack_ram_16_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/s_stack_ram_16_DO2" arg2="uForth/cpu1/s_stack_ram_16_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/s_stack_ram_16_DO3" arg2="uForth/cpu1/s_stack_ram_16_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/s_stack_ram_7_DO1" arg2="uForth/cpu1/s_stack_ram_7_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/s_stack_ram_7_DO2" arg2="uForth/cpu1/s_stack_ram_7_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/s_stack_ram_7_DO3" arg2="uForth/cpu1/s_stack_ram_7_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/r_stack_ram_16_DO1" arg2="uForth/cpu1/r_stack_ram_16_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/r_stack_ram_16_DO2" arg2="uForth/cpu1/r_stack_ram_16_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/r_stack_ram_16_DO3" arg2="uForth/cpu1/r_stack_ram_16_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/r_stack_ram_7_DO1" arg2="uForth/cpu1/r_stack_ram_7_DO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/r_stack_ram_7_DO2" arg2="uForth/cpu1/r_stack_ram_7_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uForth/cpu1/r_stack_ram_7_DO3" arg2="uForth/cpu1/r_stack_ram_7_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uMaster/AlmostEmpty" arg2="uMaster/AlmostEmpty"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uMaster/AlmostFull" arg2="uMaster/AlmostFull"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AlmostEmpty_0" arg2="AlmostEmpty_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AlmostFull_0" arg2="AlmostFull_0"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="16"  />

Design Results:
   2884 blocks expanded
Complete the first expansion.
Writing 'Xfr403410_A.ngd' ...
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 35 MB


map -a "LatticeECP3" -p LFE3-70E -t FPBGA672 -s 8 -oc Commercial   "Xfr403410_A.ngd" -o "Xfr403410_A_map.ncd" -pr "Xfr403410_A.prf" -mp "Xfr403410_A.mrp" "C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4/Xfr403410.lpf"            
map:  version Diamond (64-bit) 3.11.2.446

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Xfr403410_A.ngd
   Picdevice="LFE3-70E"

   Pictype="FPBGA672"

   Picspeed=8

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE3-70EFPBGA672, Performance used: 8.

Loading device for application map from file 'ep5c97x146.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.65.
Running general design DRC...

Removing unused logic...

Optimizing...

472 CCU2 constant inputs absorbed.

logic VCC cell uMaster/VCC is replaced by device VCC cell VCC_INST

logic VCC cell uForth/uart1/uRx/VCC is replaced by device VCC cell VCC_INST

logic VCC cell uForth/cpu1/VCC is replaced by device VCC cell VCC_INST

logic VCC cell uSeq/VCC is replaced by device VCC cell VCC_INST

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="SRst"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1"  />



Design Summary:
   Number of registers:    627 out of 52176 (1%)
      PFU registers:          617 out of 49896 (1%)
      PIO registers:           10 out of  2280 (0%)
   Number of SLICEs:      1340 out of 33264 (4%)
      SLICEs as Logic/ROM:   1202 out of 33264 (4%)
      SLICEs as RAM:          138 out of  6804 (2%)
      SLICEs as Carry:        189 out of 33264 (1%)
   Number of LUT4s:        2310 out of 66528 (3%)
      Number used as logic LUTs:        1656
      Number used as distributed RAM:   276
      Number used as ripple logic:      378
      Number used as shift registers:     0
   Number of PIO sites used: 62 out of 380 (16%)
   Number of PIO FIXEDDELAY:    0
   Number of PCS (SerDes):  0 out of 2 (0%) with bonded PIO sites
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  1 out of 10 (10%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  8 out of 240 (3%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18C          0
   MULT9X9C            0
   ALU54A              0
   ALU24A              0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 256 (0 %)
   Number of Used DSP ALU Sites:  0 out of 128 (0 %)
   Number of clocks:  3
     Net PinClk403_c: 16 loads, 16 rising, 0 falling (Driver: PIO PinClk403 )
     Net PinClk125_c: 1 loads, 1 rising, 0 falling (Driver: PIO PinClk125 )
     Net Clk50: 416 loads, 408 rising, 8 falling (Driver: uPll/PLLInst_0 )
   Number of Clock Enables:  29
     Net pSetReg.un23_ppwe: 4 loads, 4 LSLICEs
     Net N_15_i: 32 loads, 32 LSLICEs
     Net uMaster.uDevice.N_111_i: 5 loads, 4 LSLICEs
     Net uMaster/uDevice/un1_state_11_i: 1 loads, 1 LSLICEs
     Net uMaster/uDevice/NumClk_87: 1 loads, 1 LSLICEs
     Net uMaster/I2cTrgDone: 2 loads, 2 LSLICEs
     Net uMaster/uDevice/un17_stated: 4 loads, 4 LSLICEs
     Net uMaster/uDevice/un178_state: 4 loads, 4 LSLICEs
     Net uMaster.uDevice.pGenScl.un1_state_2: 1 loads, 0 LSLICEs
     Net uMaster/uFifoRxRaw/rden_i: 6 loads, 6 LSLICEs
     Net uMaster/uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uMaster/uFifoRxRaw/fcnt_en: 3 loads, 3 LSLICEs
     Net uMaster/lTrg_1: 5 loads, 5 LSLICEs
     Net uMaster/un2_stated_2_i_0: 5 loads, 5 LSLICEs
     Net uForth/uart1/TrgTx: 4 loads, 4 LSLICEs
     Net uForth/uart1/uRx/XDat_RNO[7]: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/N_36_i: 4 loads, 4 LSLICEs
     Net uForth/uart1/TrgRx: 5 loads, 5 LSLICEs
     Net uForth/uart1/uRx/RcvState_en_0: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/un58_ce16: 4 loads, 4 LSLICEs
     Net uForth/uart1/TxEn: 5 loads, 5 LSLICEs
     Net uForth/uart1/RxFull_en: 1 loads, 1 LSLICEs
     Net uForth/cpu1/re: 17 loads, 17 LSLICEs
     Net uForth/cpu1/tload_1: 21 loads, 21 LSLICEs
     Net uForth/cpu1/iload_1: 15 loads, 15 LSLICEs
     Net pSetReg.un9_ppwe: 16 loads, 16 LSLICEs
     Net uFifoRxRaw/rden_i: 6 loads, 6 LSLICEs
     Net uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uFifoRxRaw/fcnt_en: 3 loads, 3 LSLICEs
   Number of local set/reset loads for net SRst merged into GSR:  46
   Number of LSRs:  20
     Net SRst: 202 loads, 201 LSLICEs
     Net uForth.uart1.uTx.pGenDat.Tx_11: 1 loads, 0 LSLICEs
     Net uMaster/uDevice/NumClk_87: 2 loads, 2 LSLICEs
     Net uMaster/uDevice/DoneTrgc_i_i: 1 loads, 1 LSLICEs
     Net uMaster/uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uMaster/un3_stated: 1 loads, 1 LSLICEs
     Net uMaster/State[4]: 4 loads, 4 LSLICEs
     Net uMaster/lTrg_1_0_a2_0_0_RNI1DT4D: 4 loads, 4 LSLICEs
     Net uMaster/un1_NumXfr[1]: 1 loads, 1 LSLICEs
     Net uForth/uart1/TrgTx: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/N_296_i: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/un12_rx0: 5 loads, 5 LSLICEs
     Net uForth/cpu1/r_stack_and_2: 9 loads, 9 LSLICEs
     Net uForth/cpu1/r_stack_and_0: 9 loads, 9 LSLICEs
     Net uForth/cpu1/s_stack_and_0: 9 loads, 9 LSLICEs
     Net uForth/cpu1/s_stack_and_2: 9 loads, 9 LSLICEs
     Net uSeq/N_69_1: 2 loads, 2 LSLICEs
     Net uSeq/Cnt16[0]: 1 loads, 1 LSLICEs
     Net uPll/PllLock: 18 loads, 18 LSLICEs
     Net uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net SRst: 300 loads
     Net uMaster/VCC: 175 loads
     Net uForth/code[0]: 158 loads
     Net uForth/cpu1/sp[1]: 85 loads
     Net uForth/cpu1/sp[3]: 85 loads
     Net uForth/cpu1/rp[1]: 84 loads
     Net uForth/cpu1/rp[3]: 84 loads
     Net uForth/cpu1/code[1]: 83 loads
     Net uForth/cpu1/rp[0]: 82 loads
     Net uForth/cpu1/rp[2]: 81 loads
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="113" arg1="PinSda410"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="83" arg1="PinLedXv"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="77" arg1="PinClk125"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="110" arg1="PinScl410"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="125" arg1="PinDat410[23]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="123" arg1="PinDat410[22]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="120" arg1="PinDat410[21]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="121" arg1="PinDat410[20]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="122" arg1="PinDat410[19]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="124" arg1="PinDat410[18]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="118" arg1="PinDat410[17]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="116" arg1="PinDat410[16]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="91" arg1="PinDat410[15]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="94" arg1="PinDat410[14]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="92" arg1="PinDat410[13]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="98" arg1="PinDat410[12]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="97" arg1="PinDat410[11]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="104" arg1="PinDat410[10]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="102" arg1="PinDat410[9]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="101" arg1="PinDat410[8]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="68" arg1="PinDat410[7]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="75" arg1="PinDat410[6]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="69" arg1="PinDat410[5]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="72" arg1="PinDat410[4]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="73" arg1="PinDat410[3]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="74" arg1="PinDat410[2]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="85" arg1="PinDat410[1]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="87" arg1="PinDat410[0]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="115" arg1="PinDe410"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="103" arg1="PinHSync410"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="114" arg1="PinVSync410"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="76" arg1="PinClk410"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="205" arg1="PinDat403[23]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="207" arg1="PinDat403[22]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="206" arg1="PinDat403[21]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="208" arg1="PinDat403[20]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="201" arg1="PinDat403[19]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="202" arg1="PinDat403[18]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="198" arg1="PinDat403[17]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="197" arg1="PinDat403[16]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="186" arg1="PinDat403[15]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="188" arg1="PinDat403[14]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="187" arg1="PinDat403[13]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="192" arg1="PinDat403[12]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="189" arg1="PinDat403[11]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="195" arg1="PinDat403[10]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="193" arg1="PinDat403[9]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="196" arg1="PinDat403[8]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="169" arg1="PinDat403[7]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="168" arg1="PinDat403[6]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="170" arg1="PinDat403[5]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="173" arg1="PinDat403[4]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="175" arg1="PinDat403[3]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="174" arg1="PinDat403[2]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="176" arg1="PinDat403[1]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="177" arg1="PinDat403[0]"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="160" arg1="PinDe403"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="158" arg1="PinHSync403"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="159" arg1="PinVSync403"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="180" arg1="PinClk403"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="151" arg1="PinPortTx"  />
    <postMsg mid="51001102" type="Warning" dynamic="2" navigation="0" arg0="147" arg1="PinPortRx"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinSda410&quot; SITE &quot;113&quot; ;&quot;: " arg1="113"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinLedXv&quot; SITE &quot;83&quot; ;&quot;: " arg1="83"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinClk125&quot; SITE &quot;77&quot; ;&quot;: " arg1="77"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinScl410&quot; SITE &quot;110&quot; ;&quot;: " arg1="110"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[23]&quot; SITE &quot;125&quot; ;&quot;: " arg1="125"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[22]&quot; SITE &quot;123&quot; ;&quot;: " arg1="123"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[21]&quot; SITE &quot;120&quot; ;&quot;: " arg1="120"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[20]&quot; SITE &quot;121&quot; ;&quot;: " arg1="121"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[19]&quot; SITE &quot;122&quot; ;&quot;: " arg1="122"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[18]&quot; SITE &quot;124&quot; ;&quot;: " arg1="124"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[17]&quot; SITE &quot;118&quot; ;&quot;: " arg1="118"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[16]&quot; SITE &quot;116&quot; ;&quot;: " arg1="116"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[15]&quot; SITE &quot;91&quot; ;&quot;: " arg1="91"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[14]&quot; SITE &quot;94&quot; ;&quot;: " arg1="94"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[13]&quot; SITE &quot;92&quot; ;&quot;: " arg1="92"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[12]&quot; SITE &quot;98&quot; ;&quot;: " arg1="98"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[11]&quot; SITE &quot;97&quot; ;&quot;: " arg1="97"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[10]&quot; SITE &quot;104&quot; ;&quot;: " arg1="104"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[9]&quot; SITE &quot;102&quot; ;&quot;: " arg1="102"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[8]&quot; SITE &quot;101&quot; ;&quot;: " arg1="101"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[7]&quot; SITE &quot;68&quot; ;&quot;: " arg1="68"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[6]&quot; SITE &quot;75&quot; ;&quot;: " arg1="75"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[5]&quot; SITE &quot;69&quot; ;&quot;: " arg1="69"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[4]&quot; SITE &quot;72&quot; ;&quot;: " arg1="72"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[3]&quot; SITE &quot;73&quot; ;&quot;: " arg1="73"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[2]&quot; SITE &quot;74&quot; ;&quot;: " arg1="74"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[1]&quot; SITE &quot;85&quot; ;&quot;: " arg1="85"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat410[0]&quot; SITE &quot;87&quot; ;&quot;: " arg1="87"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDe410&quot; SITE &quot;115&quot; ;&quot;: " arg1="115"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinHSync410&quot; SITE &quot;103&quot; ;&quot;: " arg1="103"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinVSync410&quot; SITE &quot;114&quot; ;&quot;: " arg1="114"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinClk410&quot; SITE &quot;76&quot; ;&quot;: " arg1="76"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[23]&quot; SITE &quot;205&quot; ;&quot;: " arg1="205"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[22]&quot; SITE &quot;207&quot; ;&quot;: " arg1="207"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[21]&quot; SITE &quot;206&quot; ;&quot;: " arg1="206"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[20]&quot; SITE &quot;208&quot; ;&quot;: " arg1="208"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[19]&quot; SITE &quot;201&quot; ;&quot;: " arg1="201"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[18]&quot; SITE &quot;202&quot; ;&quot;: " arg1="202"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[17]&quot; SITE &quot;198&quot; ;&quot;: " arg1="198"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[16]&quot; SITE &quot;197&quot; ;&quot;: " arg1="197"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[15]&quot; SITE &quot;186&quot; ;&quot;: " arg1="186"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[14]&quot; SITE &quot;188&quot; ;&quot;: " arg1="188"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[13]&quot; SITE &quot;187&quot; ;&quot;: " arg1="187"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[12]&quot; SITE &quot;192&quot; ;&quot;: " arg1="192"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[11]&quot; SITE &quot;189&quot; ;&quot;: " arg1="189"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[10]&quot; SITE &quot;195&quot; ;&quot;: " arg1="195"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[9]&quot; SITE &quot;193&quot; ;&quot;: " arg1="193"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[8]&quot; SITE &quot;196&quot; ;&quot;: " arg1="196"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[7]&quot; SITE &quot;169&quot; ;&quot;: " arg1="169"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[6]&quot; SITE &quot;168&quot; ;&quot;: " arg1="168"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[5]&quot; SITE &quot;170&quot; ;&quot;: " arg1="170"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[4]&quot; SITE &quot;173&quot; ;&quot;: " arg1="173"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[3]&quot; SITE &quot;175&quot; ;&quot;: " arg1="175"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[2]&quot; SITE &quot;174&quot; ;&quot;: " arg1="174"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[1]&quot; SITE &quot;176&quot; ;&quot;: " arg1="176"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDat403[0]&quot; SITE &quot;177&quot; ;&quot;: " arg1="177"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinDe403&quot; SITE &quot;160&quot; ;&quot;: " arg1="160"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinHSync403&quot; SITE &quot;158&quot; ;&quot;: " arg1="158"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinVSync403&quot; SITE &quot;159&quot; ;&quot;: " arg1="159"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinClk403&quot; SITE &quot;180&quot; ;&quot;: " arg1="180"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinPortTx&quot; SITE &quot;151&quot; ;&quot;: " arg1="151"  />
    <postMsg mid="1103694" type="Warning" dynamic="2" navigation="0" arg0="Semantic error in &quot;LOCATE COMP &quot;PinPortRx&quot; SITE &quot;147&quot; ;&quot;: " arg1="147"  />
 

   Number of warnings:  133
   Number of errors:    0



Total CPU Time: 3 secs  
Total REAL Time: 4 secs  
Peak Memory Usage: 118 MB

Dumping design to file Xfr403410_A_map.ncd.

mpartrce -p "Xfr403410_A.p2t" -f "Xfr403410_A.p3t" -tf "Xfr403410_A.pt" "Xfr403410_A_map.ncd" "Xfr403410_A.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Xfr403410_A_map.ncd"
Thu Dec 17 15:57:12 2020

PAR: Place And Route Diamond (64-bit) 3.11.2.446.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF Xfr403410_A_map.ncd Xfr403410_A.dir/5_1.ncd Xfr403410_A.prf
Preference file: Xfr403410_A.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Xfr403410_A_map.ncd.
Design name: CopyVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application par from file 'ep5c97x146.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      62/524          11% used
                     62/380          16% bonded
   IOLOGIC           10/520           1% used

   SLICE           1340/33264         4% used

   GSR                1/1           100% used
   EBR                8/240           3% used
   PLL                1/10           10% used


Set delay estimator push_ratio: 95
Number of Signals: 3226
Number of Connections: 10264

Pin Constraint Summary:
   0 out of 62 pins locked (0% locked).

The following 2 signals are selected to use the primary clock routing resources:
    Clk50 (driver: uPll/PLLInst_0, clk load #: 424)
    PinClk403_c (driver: PinClk403, clk load #: 16)


The following 3 signals are selected to use the secondary clock routing resources:
    SRst (driver: uSeq/SLICE_390, clk load #: 0, sr load #: 202, ce load #: 0)
    N_15_i (driver: uForth/SLICE_1000, clk load #: 0, sr load #: 0, ce load #: 32)
    uForth/cpu1/tload_1 (driver: uForth/cpu1/SLICE_808, clk load #: 0, sr load #: 0, ce load #: 21)

Signal SRst is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...............
Finished Placer Phase 0.  REAL time: 26 secs 

.   
Starting Placer Phase 1.
........................
Placer score = 919501.
Finished Placer Phase 1.  REAL time: 1 mins 2 secs 

Starting Placer Phase 2.
.
Starting Placer Optimization. REAL time: 1 mins 7 secs 
.   
..  ..
.   
Placer score =  2760795
Finished Placer Phase 2.  REAL time: 1 mins 9 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 6 (16%)
  PLL        : 1 out of 10 (10%)
  DCS        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "Clk50" from CLKOP on comp "uPll/PLLInst_0" on PLL site "PLL_R79C5", clk load = 424
  PRIMARY "PinClk403_c" from comp "PinClk403" on CLK_PIN site "C14 (PT76A)", clk load = 16
  SECONDARY "SRst" from Q0 on comp "uSeq/SLICE_390" on site "R45C2A", clk load = 0, ce load = 0, sr load = 202
  SECONDARY "N_15_i" from F0 on comp "uForth/SLICE_1000" on site "R45C145B", clk load = 0, ce load = 32, sr load = 0
  SECONDARY "uForth/cpu1/tload_1" from F1 on comp "uForth/cpu1/SLICE_808" on site "R45C3B", clk load = 0, ce load = 21, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
     DCS   : 0 out of 2 (0%)
     DCC   : 2 out of 6 (33%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

Regional Secondary Clocks:
  No regional secondary clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   62 out of 524 (11.8%) PIO sites used.
   62 out of 380 (16.3%) bonded PIO sites used.
   Number of PIO comps: 62; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
----------+------------------+-------+-----------------+----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2  |  Vtt
----------+------------------+-------+-----------------+----------------
    0     |   1 / 60  (  1%) | 3.3V  |    OFF / OFF    |               
    1     |   7 / 48  ( 14%) | 3.3V  |    OFF / OFF    |               
    2     |  28 / 42  ( 66%) | 3.3V  |    OFF / OFF    |               
    3     |  20 / 71  ( 28%) | 3.3V  |    OFF / OFF    |               
    6     |   3 / 79  (  3%) | 3.3V  |    OFF / OFF    |               
    7     |   3 / 56  (  5%) | 3.3V  |    OFF / OFF    |               
    8     |   0 / 24  (  0%) |  OFF  |    OFF / OFF    |               
----------+------------------+-------+-----------------+----------------

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

DSP Slice #:          33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 1 mins 4 secs 

Dumping design to file Xfr403410_A.dir/5_1.ncd.

0 connections routed; 10264 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 1 mins 44 secs 

Start NBR router at 15:58:56 12/17/20

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 15:58:57 12/17/20

Start NBR section for initial routing at 15:58:57 12/17/20
Level 1, iteration 1
0(0.00%) conflict; 8173(79.63%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.578ns/0.000ns; real time: 1 mins 46 secs 
Level 2, iteration 1
0(0.00%) conflict; 8165(79.55%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.671ns/0.000ns; real time: 1 mins 47 secs 
Level 3, iteration 1
1(0.00%) conflict; 8162(79.52%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.761ns/0.000ns; real time: 1 mins 47 secs 
Level 4, iteration 1
382(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.440ns/0.000ns; real time: 1 mins 50 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 15:59:03 12/17/20
Level 4, iteration 1
249(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.374ns/0.000ns; real time: 1 mins 52 secs 
Level 4, iteration 2
130(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.374ns/0.000ns; real time: 1 mins 52 secs 
Level 4, iteration 3
56(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.374ns/0.000ns; real time: 1 mins 53 secs 
Level 4, iteration 4
21(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.374ns/0.000ns; real time: 1 mins 53 secs 
Level 4, iteration 5
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.374ns/0.000ns; real time: 1 mins 54 secs 
Level 4, iteration 6
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.374ns/0.000ns; real time: 1 mins 54 secs 
Level 4, iteration 7
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.374ns/0.000ns; real time: 1 mins 54 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 15:59:06 12/17/20

Start NBR section for re-routing at 15:59:08 12/17/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.374ns/0.000ns; real time: 1 mins 56 secs 

Start NBR section for post-routing at 15:59:08 12/17/20

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 5.374ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 1 mins 55 secs 
Total REAL time: 2 mins 1 secs 
Completely routed.
End of route.  10264 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Xfr403410_A.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 5.374
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.183
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 58 secs 
Total REAL time to completion: 2 mins 4 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "Xfr403410_A.pt" -o "Xfr403410_A.twr" "Xfr403410_A.ncd" "Xfr403410_A.prf"
trce:  version Diamond (64-bit) 3.11.2.446

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file xfr403410_a.ncd.
Design name: CopyVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ep5c97x146.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446
Thu Dec 17 15:59:22 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o Xfr403410_A.twr -gui Xfr403410_A.ncd Xfr403410_A.prf 
Design file:     xfr403410_a.ncd
Preference file: xfr403410_a.prf
Device,speed:    LFE3-70E,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1283598 paths, 49 nets, and 9334 connections (90.94% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446
Thu Dec 17 15:59:23 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o Xfr403410_A.twr -gui Xfr403410_A.ncd Xfr403410_A.prf 
Design file:     xfr403410_a.ncd
Preference file: xfr403410_a.prf
Device,speed:    LFE3-70E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1283598 paths, 49 nets, and 9334 connections (90.94% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 6 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 387 MB


ltxt2ptxt  -path "C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4" "Xfr403410_A.ncd"

Loading design for application ltxt2ptxt from file xfr403410_a.ncd.
Design name: CopyVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application ltxt2ptxt from file 'ep5c97x146.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.

tmcheck -par "Xfr403410_A.par" 

bitgen -w "Xfr403410_A.ncd" -f "Xfr403410_A.t2b" -e -s "C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4/Xfr403410.sec" -k "C:/Users/Cyprien/Documents/GIT/PGE/05_CustumerRelationship/Xfr403410/Diamond1.4/Xfr403410.bek" "Xfr403410_A.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.2.446
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Xfr403410_A.ncd.
Design name: CopyVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application Bitgen from file 'ep5c97x146.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Xfr403410_A.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.5**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                          SPI**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                     PERSISTENT  |                          OFF**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     ENABLE_NDR  |                          OFF**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                         STRTUP  |                     EXTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.133 (Final).
 
Saving bit stream in "Xfr403410_A.bit".
Total CPU Time: 50 secs 
Total REAL Time: 54 secs 
Peak Memory Usage: 1302 MB
