{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664824766295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664824766300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 16:19:25 2022 " "Processing started: Mon Oct 03 16:19:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664824766300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824766300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824766300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664824770662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664824770663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor " "Found entity 1: Extensor" {  } { { "Extensor.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.v" "" { Text "F:/PROCESSADOR-GIT/Processador/flipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador2.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador2 " "Found entity 1: multiplexador2" {  } { { "multiplexador2.v" "" { Text "F:/PROCESSADOR-GIT/Processador/multiplexador2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.v" "" { Text "F:/PROCESSADOR-GIT/Processador/bancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderpc.v 1 1 " "Found 1 design units, including 1 entities, in source file adderpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderPC " "Found entity 1: adderPC" {  } { { "adderPC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/adderPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdados.v 1 1 " "Found 1 design units, including 1 entities, in source file memdados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memDados " "Found entity 1: memDados" {  } { { "memDados.v" "" { Text "F:/PROCESSADOR-GIT/Processador/memDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "F:/PROCESSADOR-GIT/Processador/instructionMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "F:/PROCESSADOR-GIT/Processador/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador.v 1 1 " "Found 1 design units, including 1 entities, in source file deslocador.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "deslocador.v" "" { Text "F:/PROCESSADOR-GIT/Processador/deslocador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.v 1 1 " "Found 1 design units, including 1 entities, in source file seletor.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletor " "Found entity 1: seletor" {  } { { "seletor.v" "" { Text "F:/PROCESSADOR-GIT/Processador/seletor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.v" "" { Text "F:/PROCESSADOR-GIT/Processador/unidadeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador2.v 1 1 " "Found 1 design units, including 1 entities, in source file deslocador2.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocador2 " "Found entity 1: deslocador2" {  } { { "deslocador2.v" "" { Text "F:/PROCESSADOR-GIT/Processador/deslocador2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esquematico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file esquematico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 esquematico " "Found entity 1: esquematico" {  } { { "esquematico.bdf" "" { Schematic "F:/PROCESSADOR-GIT/Processador/esquematico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_.v 1 1 " "Found 1 design units, including 1 entities, in source file input_.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_ " "Found entity 1: input_" {  } { { "input_.v" "" { Text "F:/PROCESSADOR-GIT/Processador/input_.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divclk.v 1 1 " "Found 1 design units, including 1 entities, in source file divclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divClk " "Found entity 1: divClk" {  } { { "divClk.v" "" { Text "F:/PROCESSADOR-GIT/Processador/divClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extinput.v 1 1 " "Found 1 design units, including 1 entities, in source file extinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 extInput " "Found entity 1: extInput" {  } { { "extInput.v" "" { Text "F:/PROCESSADOR-GIT/Processador/extInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824785824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824785824 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(67) " "Verilog HDL Instantiation warning at CPU.v(67): instance has no name" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664824785828 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(70) " "Verilog HDL Instantiation warning at CPU.v(70): instance has no name" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664824785831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(80) " "Verilog HDL Instantiation warning at CPU.v(80): instance has no name" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 80 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664824785831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(84) " "Verilog HDL Instantiation warning at CPU.v(84): instance has no name" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664824785831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(94) " "Verilog HDL Instantiation warning at CPU.v(94): instance has no name" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664824785831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(100) " "Verilog HDL Instantiation warning at CPU.v(100): instance has no name" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664824785831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(108) " "Verilog HDL Instantiation warning at CPU.v(108): instance has no name" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 108 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664824785831 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(110) " "Verilog HDL Instantiation warning at CPU.v(110): instance has no name" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 110 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664824785831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664824786092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divClk divClk:comb_3 " "Elaborating entity \"divClk\" for hierarchy \"divClk:comb_3\"" {  } { { "CPU.v" "comb_3" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824786144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:comb_4 " "Elaborating entity \"PC\" for hierarchy \"PC:comb_4\"" {  } { { "CPU.v" "comb_4" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824786165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somaPC " "Elaborating entity \"somador\" for hierarchy \"somador:somaPC\"" {  } { { "CPU.v" "somaPC" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824786208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador deslocador:deslocaJump " "Elaborating entity \"deslocador\" for hierarchy \"deslocador:deslocaJump\"" {  } { { "CPU.v" "deslocaJump" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824786218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor seletor:mult " "Elaborating entity \"seletor\" for hierarchy \"seletor:mult\"" {  } { { "CPU.v" "mult" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824789599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:comb_5 " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:comb_5\"" {  } { { "CPU.v" "comb_5" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824789626 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j instructionMemory.v(12) " "Verilog HDL or VHDL warning at instructionMemory.v(12): object \"j\" assigned a value but never read" {  } { { "instructionMemory.v" "" { Text "F:/PROCESSADOR-GIT/Processador/instructionMemory.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664824789646 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[269..25\] 0 instructionMemory.v(8) " "Net \"mem\[269..25\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "F:/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664824789646 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[23..21\] 0 instructionMemory.v(8) " "Net \"mem\[23..21\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "F:/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664824789646 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[19..17\] 0 instructionMemory.v(8) " "Net \"mem\[19..17\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "F:/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664824789646 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[15..13\] 0 instructionMemory.v(8) " "Net \"mem\[15..13\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "F:/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664824789646 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[11..9\] 0 instructionMemory.v(8) " "Net \"mem\[11..9\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "F:/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664824789646 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[7..5\] 0 instructionMemory.v(8) " "Net \"mem\[7..5\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "F:/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664824789646 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[3..1\] 0 instructionMemory.v(8) " "Net \"mem\[3..1\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "F:/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664824789648 "|CPU|instructionMemory:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_ input_:inpt " "Elaborating entity \"input_\" for hierarchy \"input_:inpt\"" {  } { { "CPU.v" "inpt" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824789686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor Extensor:comb_6 " "Elaborating entity \"Extensor\" for hierarchy \"Extensor:comb_6\"" {  } { { "CPU.v" "comb_6" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824789698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador2 deslocador2:deslocaBranch " "Elaborating entity \"deslocador2\" for hierarchy \"deslocador2:deslocaBranch\"" {  } { { "CPU.v" "deslocaBranch" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824789707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador2 multiplexador2:multpReg " "Elaborating entity \"multiplexador2\" for hierarchy \"multiplexador2:multpReg\"" {  } { { "CPU.v" "multpReg" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824789716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:banco " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:banco\"" {  } { { "CPU.v" "banco" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824789725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula Ula:comb_7 " "Elaborating entity \"Ula\" for hierarchy \"Ula:comb_7\"" {  } { { "CPU.v" "comb_7" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824789742 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultado Ula.v(20) " "Verilog HDL Always Construct warning at Ula.v(20): variable \"resultado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664824789751 "|CPU|Ula:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado Ula.v(11) " "Verilog HDL Always Construct warning at Ula.v(11): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664824789751 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] Ula.v(11) " "Inferred latch for \"resultado\[0\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789751 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] Ula.v(11) " "Inferred latch for \"resultado\[1\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789751 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] Ula.v(11) " "Inferred latch for \"resultado\[2\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789753 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] Ula.v(11) " "Inferred latch for \"resultado\[3\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789753 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] Ula.v(11) " "Inferred latch for \"resultado\[4\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789753 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] Ula.v(11) " "Inferred latch for \"resultado\[5\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789753 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] Ula.v(11) " "Inferred latch for \"resultado\[6\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789753 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] Ula.v(11) " "Inferred latch for \"resultado\[7\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789753 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] Ula.v(11) " "Inferred latch for \"resultado\[8\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789753 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] Ula.v(11) " "Inferred latch for \"resultado\[9\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789754 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] Ula.v(11) " "Inferred latch for \"resultado\[10\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789754 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] Ula.v(11) " "Inferred latch for \"resultado\[11\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789754 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] Ula.v(11) " "Inferred latch for \"resultado\[12\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789754 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] Ula.v(11) " "Inferred latch for \"resultado\[13\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789754 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] Ula.v(11) " "Inferred latch for \"resultado\[14\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789754 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] Ula.v(11) " "Inferred latch for \"resultado\[15\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789756 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[16\] Ula.v(11) " "Inferred latch for \"resultado\[16\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789756 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[17\] Ula.v(11) " "Inferred latch for \"resultado\[17\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789756 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[18\] Ula.v(11) " "Inferred latch for \"resultado\[18\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789756 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[19\] Ula.v(11) " "Inferred latch for \"resultado\[19\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789756 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[20\] Ula.v(11) " "Inferred latch for \"resultado\[20\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789756 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[21\] Ula.v(11) " "Inferred latch for \"resultado\[21\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789756 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[22\] Ula.v(11) " "Inferred latch for \"resultado\[22\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789756 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[23\] Ula.v(11) " "Inferred latch for \"resultado\[23\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789756 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[24\] Ula.v(11) " "Inferred latch for \"resultado\[24\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789756 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[25\] Ula.v(11) " "Inferred latch for \"resultado\[25\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789756 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[26\] Ula.v(11) " "Inferred latch for \"resultado\[26\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789756 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[27\] Ula.v(11) " "Inferred latch for \"resultado\[27\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789756 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[28\] Ula.v(11) " "Inferred latch for \"resultado\[28\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789760 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[29\] Ula.v(11) " "Inferred latch for \"resultado\[29\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789760 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[30\] Ula.v(11) " "Inferred latch for \"resultado\[30\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789760 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[31\] Ula.v(11) " "Inferred latch for \"resultado\[31\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824789760 "|CPU|Ula:comb_7"}
{ "Warning" "WSGN_SEARCH_FILE" "outp.v 1 1 " "Using design file outp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 outp " "Found entity 1: outp" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824789990 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1664824789990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outp outp:comb_8 " "Elaborating entity \"outp\" for hierarchy \"outp:comb_8\"" {  } { { "CPU.v" "comb_8" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824790033 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out outp.v(20) " "Verilog HDL Always Construct warning at outp.v(20): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664824790035 "|CPU|outp:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mil outp.v(19) " "Verilog HDL Always Construct warning at outp.v(19): inferring latch(es) for variable \"mil\", which holds its previous value in one or more paths through the always construct" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664824790040 "|CPU|outp:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cent outp.v(19) " "Verilog HDL Always Construct warning at outp.v(19): inferring latch(es) for variable \"cent\", which holds its previous value in one or more paths through the always construct" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664824790040 "|CPU|outp:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dez outp.v(19) " "Verilog HDL Always Construct warning at outp.v(19): inferring latch(es) for variable \"dez\", which holds its previous value in one or more paths through the always construct" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664824793469 "|CPU|outp:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uni outp.v(19) " "Verilog HDL Always Construct warning at outp.v(19): inferring latch(es) for variable \"uni\", which holds its previous value in one or more paths through the always construct" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664824793469 "|CPU|outp:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i outp.v(19) " "Verilog HDL Always Construct warning at outp.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664824793469 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[0\] outp.v(20) " "Inferred latch for \"uni\[0\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793472 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[1\] outp.v(20) " "Inferred latch for \"uni\[1\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793472 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[2\] outp.v(20) " "Inferred latch for \"uni\[2\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793473 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[3\] outp.v(20) " "Inferred latch for \"uni\[3\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793473 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dez\[0\] outp.v(20) " "Inferred latch for \"dez\[0\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793473 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dez\[1\] outp.v(20) " "Inferred latch for \"dez\[1\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793473 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dez\[2\] outp.v(20) " "Inferred latch for \"dez\[2\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793473 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dez\[3\] outp.v(20) " "Inferred latch for \"dez\[3\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793473 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cent\[0\] outp.v(20) " "Inferred latch for \"cent\[0\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793476 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cent\[1\] outp.v(20) " "Inferred latch for \"cent\[1\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793476 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cent\[2\] outp.v(20) " "Inferred latch for \"cent\[2\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793476 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cent\[3\] outp.v(20) " "Inferred latch for \"cent\[3\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793476 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mil\[0\] outp.v(20) " "Inferred latch for \"mil\[0\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793476 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mil\[1\] outp.v(20) " "Inferred latch for \"mil\[1\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793477 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mil\[2\] outp.v(20) " "Inferred latch for \"mil\[2\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793477 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mil\[3\] outp.v(20) " "Inferred latch for \"mil\[3\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824793477 "|CPU|outp:comb_8"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd.v 1 1 " "Using design file bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.v" "" { Text "F:/PROCESSADOR-GIT/Processador/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824793665 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1664824793665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:novoBCD " "Elaborating entity \"bcd\" for hierarchy \"bcd:novoBCD\"" {  } { { "CPU.v" "novoBCD" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824793666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memDados memDados:comb_9 " "Elaborating entity \"memDados\" for hierarchy \"memDados:comb_9\"" {  } { { "CPU.v" "comb_9" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824793734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:comb_10 " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:comb_10\"" {  } { { "CPU.v" "comb_10" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824793821 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memDados:comb_9\|memoria " "RAM logic \"memDados:comb_9\|memoria\" is uninferred due to asynchronous read logic" {  } { { "memDados.v" "memoria" { Text "F:/PROCESSADOR-GIT/Processador/memDados.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1664824796262 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1664824796262 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Ula:comb_7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Ula:comb_7\|Mult0\"" {  } { { "Ula.v" "Mult0" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1664824797527 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1664824797527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula:comb_7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Ula:comb_7\|lpm_mult:Mult0\"" {  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824798612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula:comb_7\|lpm_mult:Mult0 " "Instantiated megafunction \"Ula:comb_7\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664824798613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664824798613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664824798613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664824798613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664824798613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664824798613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664824798613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664824798613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664824798613 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664824798613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "F:/PROCESSADOR-GIT/Processador/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664824798975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824798975 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ula:comb_7\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"Ula:comb_7\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "F:/PROCESSADOR-GIT/Processador/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 18 -1 0 } } { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664824806172 "|CPU|Ula:comb_7|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ula:comb_7\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"Ula:comb_7\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "F:/PROCESSADOR-GIT/Processador/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 18 -1 0 } } { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664824806172 "|CPU|Ula:comb_7|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1664824806172 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1664824806172 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1664824809785 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1664824809876 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1664824809876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[0\] " "Latch Ula:comb_7\|resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809895 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[1\] " "Latch Ula:comb_7\|resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809896 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[2\] " "Latch Ula:comb_7\|resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809896 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[3\] " "Latch Ula:comb_7\|resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809900 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[4\] " "Latch Ula:comb_7\|resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809900 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[5\] " "Latch Ula:comb_7\|resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809900 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[6\] " "Latch Ula:comb_7\|resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809900 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809900 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[7\] " "Latch Ula:comb_7\|resultado\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809901 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[8\] " "Latch Ula:comb_7\|resultado\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809901 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[9\] " "Latch Ula:comb_7\|resultado\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809903 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[10\] " "Latch Ula:comb_7\|resultado\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809903 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[11\] " "Latch Ula:comb_7\|resultado\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809903 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[12\] " "Latch Ula:comb_7\|resultado\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809903 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[13\] " "Latch Ula:comb_7\|resultado\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809903 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[14\] " "Latch Ula:comb_7\|resultado\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809903 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[15\] " "Latch Ula:comb_7\|resultado\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809906 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[16\] " "Latch Ula:comb_7\|resultado\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809906 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[17\] " "Latch Ula:comb_7\|resultado\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809906 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[18\] " "Latch Ula:comb_7\|resultado\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809906 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[19\] " "Latch Ula:comb_7\|resultado\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809906 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[20\] " "Latch Ula:comb_7\|resultado\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809906 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[21\] " "Latch Ula:comb_7\|resultado\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809906 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[22\] " "Latch Ula:comb_7\|resultado\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809910 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[23\] " "Latch Ula:comb_7\|resultado\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809910 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[24\] " "Latch Ula:comb_7\|resultado\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809910 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[25\] " "Latch Ula:comb_7\|resultado\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809910 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[26\] " "Latch Ula:comb_7\|resultado\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809910 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[27\] " "Latch Ula:comb_7\|resultado\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809910 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809910 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[28\] " "Latch Ula:comb_7\|resultado\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809913 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[29\] " "Latch Ula:comb_7\|resultado\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809913 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[30\] " "Latch Ula:comb_7\|resultado\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809913 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[31\] " "Latch Ula:comb_7\|resultado\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809913 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outp:comb_8\|uni\[0\] " "Latch outp:comb_8\|uni\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809913 ""}  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outp:comb_8\|uni\[1\] " "Latch outp:comb_8\|uni\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809913 ""}  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outp:comb_8\|uni\[2\] " "Latch outp:comb_8\|uni\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809915 ""}  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outp:comb_8\|uni\[3\] " "Latch outp:comb_8\|uni\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809915 ""}  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809915 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outp:comb_8\|dez\[0\] " "Latch outp:comb_8\|dez\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "F:/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664824809915 ""}  } { { "outp.v" "" { Text "F:/PROCESSADOR-GIT/Processador/outp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664824809915 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[2\] GND " "Pin \"instAtual\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[3\] GND " "Pin \"instAtual\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[4\] GND " "Pin \"instAtual\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[5\] GND " "Pin \"instAtual\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[6\] GND " "Pin \"instAtual\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[7\] GND " "Pin \"instAtual\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[8\] GND " "Pin \"instAtual\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[9\] GND " "Pin \"instAtual\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[10\] GND " "Pin \"instAtual\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[11\] GND " "Pin \"instAtual\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[14\] GND " "Pin \"instAtual\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[15\] GND " "Pin \"instAtual\[15\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[16\] GND " "Pin \"instAtual\[16\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[19\] GND " "Pin \"instAtual\[19\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[20\] GND " "Pin \"instAtual\[20\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[21\] GND " "Pin \"instAtual\[21\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[24\] GND " "Pin \"instAtual\[24\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[25\] GND " "Pin \"instAtual\[25\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[26\] GND " "Pin \"instAtual\[26\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|instAtual[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "posicaoMem\[0\] GND " "Pin \"posicaoMem\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|posicaoMem[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "posicaoMem\[1\] GND " "Pin \"posicaoMem\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|posicaoMem[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664824812339 "|CPU|HEX7[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664824812339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664824814282 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664824818965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664824824133 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664824824133 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664824828308 "|CPU|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664824828308 "|CPU|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664824828308 "|CPU|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1664824828308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4903 " "Implemented 4903 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664824828308 ""} { "Info" "ICUT_CUT_TM_OPINS" "283 " "Implemented 283 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664824828308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4591 " "Implemented 4591 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664824828308 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1664824828308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664824828308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664824828761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 03 16:20:28 2022 " "Processing ended: Mon Oct 03 16:20:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664824828761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664824828761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664824828761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664824828761 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1664824840135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664824840138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 16:20:34 2022 " "Processing started: Mon Oct 03 16:20:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664824840138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1664824840138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1664824840138 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1664824841523 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1664824841524 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1664824841524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1664824842227 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1664824842229 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1664824842359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664824842477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664824842477 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1664824846581 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1664824846581 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1664824847018 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664824849635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664824849635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664824849635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664824849635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664824849635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664824849635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664824849635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664824849635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664824849635 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1664824849635 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/PROCESSADOR-GIT/Processador/" { { 0 { 0 ""} 0 6077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664824849721 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/PROCESSADOR-GIT/Processador/" { { 0 { 0 ""} 0 6079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664824849721 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/PROCESSADOR-GIT/Processador/" { { 0 { 0 ""} 0 6081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664824849721 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/PROCESSADOR-GIT/Processador/" { { 0 { 0 ""} 0 6083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664824849721 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/PROCESSADOR-GIT/Processador/" { { 0 { 0 ""} 0 6085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664824849721 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1664824849721 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1664824849743 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "256 306 " "No exact pin location assignment(s) for 256 pins of 306 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1664824851837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divClk:comb_3\|saidaClk  " "Automatically promoted node divClk:comb_3\|saidaClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1664824852131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divClk:comb_3\|saidaClk~0 " "Destination node divClk:comb_3\|saidaClk~0" {  } { { "divClk.v" "" { Text "F:/PROCESSADOR-GIT/Processador/divClk.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "F:/PROCESSADOR-GIT/Processador/" { { 0 { 0 ""} 0 5673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1664824852131 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1664824852131 ""}  } { { "divClk.v" "" { Text "F:/PROCESSADOR-GIT/Processador/divClk.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "F:/PROCESSADOR-GIT/Processador/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1664824852131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Ula:comb_7\|Mux97~1  " "Automatically promoted node Ula:comb_7\|Mux97~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1664824852133 ""}  } { { "Ula.v" "" { Text "F:/PROCESSADOR-GIT/Processador/Ula.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "F:/PROCESSADOR-GIT/Processador/" { { 0 { 0 ""} 0 5195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1664824852133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unidadeControle:comb_10\|Decoder0~3  " "Automatically promoted node unidadeControle:comb_10\|Decoder0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1664824852133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "printa~output " "Destination node printa~output" {  } { { "CPU.v" "" { Text "F:/PROCESSADOR-GIT/Processador/CPU.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "F:/PROCESSADOR-GIT/Processador/" { { 0 { 0 ""} 0 6019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1664824852133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1664824852133 ""}  } { { "unidadeControle.v" "" { Text "F:/PROCESSADOR-GIT/Processador/unidadeControle.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "F:/PROCESSADOR-GIT/Processador/" { { 0 { 0 ""} 0 3409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1664824852133 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1664824852424 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1664824852443 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1664824852465 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1664824852478 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1664824852496 ""}
{ "Info" "IFSAC_FSAC_OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING_OFF" "" "Fitter will not automatically pack the  registers into I/Os." {  } {  } 0 176222 "Fitter will not automatically pack the  registers into I/Os." 0 0 "Fitter" 0 -1 1664824852504 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1664824852522 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1664824852639 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1664824852648 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1664824852648 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "256 unused 2.5V 1 255 0 " "Number of I/O pins in group: 256 (unused VREF, 2.5V VCCIO, 1 input, 255 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1664824852718 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1664824852718 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1664824852718 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1664824852719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1664824852719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1664824852719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 66 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1664824852719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1664824852719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1664824852719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1664824852719 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1664824852719 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1664824852719 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1664824852719 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664824853958 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1664824856298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1664824859113 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664824859796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1664824859851 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1664824866903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664824866903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1664824866950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "F:/PROCESSADOR-GIT/Processador/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1664824871609 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1664824871609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1664824873137 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1664824873137 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1664824873137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664824873140 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1664824873258 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1664824873300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1664824874393 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "TimeQuest Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1664824874512 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1664824874523 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1664824874533 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~0  from: dataa  to: combout " "Cell: banco\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~0  from: datad  to: combout " "Cell: banco\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~1  from: dataa  to: combout " "Cell: banco\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~1  from: datad  to: combout " "Cell: banco\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~0  from: dataa  to: combout " "Cell: banco\|Mux10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~0  from: datab  to: combout " "Cell: banco\|Mux10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~1  from: dataa  to: combout " "Cell: banco\|Mux10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~1  from: datad  to: combout " "Cell: banco\|Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~0  from: datab  to: combout " "Cell: banco\|Mux11~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~0  from: datad  to: combout " "Cell: banco\|Mux11~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~1  from: dataa  to: combout " "Cell: banco\|Mux11~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~1  from: datab  to: combout " "Cell: banco\|Mux11~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~0  from: dataa  to: combout " "Cell: banco\|Mux12~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~0  from: datab  to: combout " "Cell: banco\|Mux12~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~1  from: dataa  to: combout " "Cell: banco\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~1  from: datab  to: combout " "Cell: banco\|Mux12~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~0  from: dataa  to: combout " "Cell: banco\|Mux13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~0  from: datab  to: combout " "Cell: banco\|Mux13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~1  from: dataa  to: combout " "Cell: banco\|Mux13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~1  from: datad  to: combout " "Cell: banco\|Mux13~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~0  from: dataa  to: combout " "Cell: banco\|Mux14~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~0  from: datab  to: combout " "Cell: banco\|Mux14~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~1  from: dataa  to: combout " "Cell: banco\|Mux14~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~1  from: datad  to: combout " "Cell: banco\|Mux14~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~0  from: datab  to: combout " "Cell: banco\|Mux15~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~0  from: datad  to: combout " "Cell: banco\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~1  from: dataa  to: combout " "Cell: banco\|Mux15~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~1  from: datad  to: combout " "Cell: banco\|Mux15~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~0  from: dataa  to: combout " "Cell: banco\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~0  from: datab  to: combout " "Cell: banco\|Mux16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~1  from: datab  to: combout " "Cell: banco\|Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~1  from: datad  to: combout " "Cell: banco\|Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~0  from: datab  to: combout " "Cell: banco\|Mux17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~0  from: datad  to: combout " "Cell: banco\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~1  from: datab  to: combout " "Cell: banco\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~1  from: datad  to: combout " "Cell: banco\|Mux17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~0  from: dataa  to: combout " "Cell: banco\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~0  from: datab  to: combout " "Cell: banco\|Mux18~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~1  from: datab  to: combout " "Cell: banco\|Mux18~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~1  from: datad  to: combout " "Cell: banco\|Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~0  from: datab  to: combout " "Cell: banco\|Mux19~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~0  from: datad  to: combout " "Cell: banco\|Mux19~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~1  from: datab  to: combout " "Cell: banco\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~1  from: datad  to: combout " "Cell: banco\|Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~0  from: datab  to: combout " "Cell: banco\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~0  from: datad  to: combout " "Cell: banco\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~1  from: dataa  to: combout " "Cell: banco\|Mux1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~1  from: datad  to: combout " "Cell: banco\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~0  from: dataa  to: combout " "Cell: banco\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~0  from: datab  to: combout " "Cell: banco\|Mux20~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~1  from: datab  to: combout " "Cell: banco\|Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~1  from: datad  to: combout " "Cell: banco\|Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~0  from: dataa  to: combout " "Cell: banco\|Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~0  from: datab  to: combout " "Cell: banco\|Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~1  from: dataa  to: combout " "Cell: banco\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~1  from: datad  to: combout " "Cell: banco\|Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~0  from: dataa  to: combout " "Cell: banco\|Mux22~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~0  from: datab  to: combout " "Cell: banco\|Mux22~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~1  from: dataa  to: combout " "Cell: banco\|Mux22~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~1  from: datad  to: combout " "Cell: banco\|Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~0  from: datab  to: combout " "Cell: banco\|Mux23~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~0  from: datad  to: combout " "Cell: banco\|Mux23~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~1  from: dataa  to: combout " "Cell: banco\|Mux23~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~1  from: datad  to: combout " "Cell: banco\|Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~0  from: datab  to: combout " "Cell: banco\|Mux24~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~0  from: datad  to: combout " "Cell: banco\|Mux24~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~1  from: dataa  to: combout " "Cell: banco\|Mux24~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~1  from: datab  to: combout " "Cell: banco\|Mux24~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~0  from: dataa  to: combout " "Cell: banco\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~0  from: datab  to: combout " "Cell: banco\|Mux25~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~1  from: dataa  to: combout " "Cell: banco\|Mux25~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~1  from: datad  to: combout " "Cell: banco\|Mux25~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~0  from: dataa  to: combout " "Cell: banco\|Mux26~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~0  from: datab  to: combout " "Cell: banco\|Mux26~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~1  from: dataa  to: combout " "Cell: banco\|Mux26~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~1  from: datab  to: combout " "Cell: banco\|Mux26~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~0  from: dataa  to: combout " "Cell: banco\|Mux27~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~0  from: datab  to: combout " "Cell: banco\|Mux27~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~1  from: dataa  to: combout " "Cell: banco\|Mux27~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~1  from: datab  to: combout " "Cell: banco\|Mux27~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~0  from: dataa  to: combout " "Cell: banco\|Mux28~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~0  from: datab  to: combout " "Cell: banco\|Mux28~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~1  from: datab  to: combout " "Cell: banco\|Mux28~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~1  from: datad  to: combout " "Cell: banco\|Mux28~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~0  from: dataa  to: combout " "Cell: banco\|Mux29~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~0  from: datad  to: combout " "Cell: banco\|Mux29~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~1  from: datab  to: combout " "Cell: banco\|Mux29~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~1  from: datad  to: combout " "Cell: banco\|Mux29~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~0  from: dataa  to: combout " "Cell: banco\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~0  from: datab  to: combout " "Cell: banco\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~1  from: datab  to: combout " "Cell: banco\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~1  from: datad  to: combout " "Cell: banco\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~0  from: dataa  to: combout " "Cell: banco\|Mux30~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~0  from: datab  to: combout " "Cell: banco\|Mux30~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~1  from: dataa  to: combout " "Cell: banco\|Mux30~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~1  from: datad  to: combout " "Cell: banco\|Mux30~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~0  from: dataa  to: combout " "Cell: banco\|Mux31~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~0  from: datad  to: combout " "Cell: banco\|Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~1  from: datab  to: combout " "Cell: banco\|Mux31~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~1  from: datad  to: combout " "Cell: banco\|Mux31~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~0  from: datab  to: combout " "Cell: banco\|Mux32~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~0  from: datad  to: combout " "Cell: banco\|Mux32~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~1  from: datab  to: combout " "Cell: banco\|Mux32~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~1  from: datad  to: combout " "Cell: banco\|Mux32~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~0  from: datac  to: combout " "Cell: banco\|Mux33~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~0  from: datad  to: combout " "Cell: banco\|Mux33~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~1  from: datac  to: combout " "Cell: banco\|Mux33~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~1  from: datad  to: combout " "Cell: banco\|Mux33~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~0  from: datab  to: combout " "Cell: banco\|Mux34~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~0  from: datad  to: combout " "Cell: banco\|Mux34~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~1  from: datac  to: combout " "Cell: banco\|Mux34~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~1  from: datad  to: combout " "Cell: banco\|Mux34~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~0  from: dataa  to: combout " "Cell: banco\|Mux35~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~0  from: datac  to: combout " "Cell: banco\|Mux35~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~1  from: dataa  to: combout " "Cell: banco\|Mux35~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~1  from: datab  to: combout " "Cell: banco\|Mux35~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~0  from: datab  to: combout " "Cell: banco\|Mux36~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~0  from: datad  to: combout " "Cell: banco\|Mux36~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~1  from: datab  to: combout " "Cell: banco\|Mux36~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~1  from: datad  to: combout " "Cell: banco\|Mux36~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~0  from: datac  to: combout " "Cell: banco\|Mux37~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~0  from: datad  to: combout " "Cell: banco\|Mux37~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~1  from: datac  to: combout " "Cell: banco\|Mux37~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~1  from: datad  to: combout " "Cell: banco\|Mux37~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~0  from: datab  to: combout " "Cell: banco\|Mux38~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~0  from: datad  to: combout " "Cell: banco\|Mux38~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~1  from: datab  to: combout " "Cell: banco\|Mux38~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~1  from: datac  to: combout " "Cell: banco\|Mux38~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~0  from: datab  to: combout " "Cell: banco\|Mux39~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~0  from: datac  to: combout " "Cell: banco\|Mux39~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~1  from: dataa  to: combout " "Cell: banco\|Mux39~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~1  from: datad  to: combout " "Cell: banco\|Mux39~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~0  from: datab  to: combout " "Cell: banco\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~0  from: datad  to: combout " "Cell: banco\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~1  from: datab  to: combout " "Cell: banco\|Mux3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~1  from: datad  to: combout " "Cell: banco\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~0  from: datab  to: combout " "Cell: banco\|Mux40~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~0  from: datad  to: combout " "Cell: banco\|Mux40~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~1  from: datab  to: combout " "Cell: banco\|Mux40~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~1  from: datad  to: combout " "Cell: banco\|Mux40~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~0  from: dataa  to: combout " "Cell: banco\|Mux41~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~0  from: datab  to: combout " "Cell: banco\|Mux41~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~1  from: datab  to: combout " "Cell: banco\|Mux41~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~1  from: datac  to: combout " "Cell: banco\|Mux41~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~0  from: dataa  to: combout " "Cell: banco\|Mux42~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~0  from: datad  to: combout " "Cell: banco\|Mux42~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~1  from: datab  to: combout " "Cell: banco\|Mux42~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~1  from: datad  to: combout " "Cell: banco\|Mux42~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~0  from: dataa  to: combout " "Cell: banco\|Mux43~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~0  from: datab  to: combout " "Cell: banco\|Mux43~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~1  from: datab  to: combout " "Cell: banco\|Mux43~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~1  from: datac  to: combout " "Cell: banco\|Mux43~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~0  from: datab  to: combout " "Cell: banco\|Mux44~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~0  from: datad  to: combout " "Cell: banco\|Mux44~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~1  from: dataa  to: combout " "Cell: banco\|Mux44~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~1  from: datab  to: combout " "Cell: banco\|Mux44~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~0  from: dataa  to: combout " "Cell: banco\|Mux45~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~0  from: datac  to: combout " "Cell: banco\|Mux45~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~1  from: datab  to: combout " "Cell: banco\|Mux45~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~1  from: datad  to: combout " "Cell: banco\|Mux45~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~0  from: datac  to: combout " "Cell: banco\|Mux46~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~0  from: datad  to: combout " "Cell: banco\|Mux46~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~1  from: dataa  to: combout " "Cell: banco\|Mux46~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~1  from: datab  to: combout " "Cell: banco\|Mux46~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~0  from: dataa  to: combout " "Cell: banco\|Mux47~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~0  from: datac  to: combout " "Cell: banco\|Mux47~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~1  from: dataa  to: combout " "Cell: banco\|Mux47~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~1  from: datab  to: combout " "Cell: banco\|Mux47~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~0  from: datac  to: combout " "Cell: banco\|Mux48~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~0  from: datad  to: combout " "Cell: banco\|Mux48~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~1  from: dataa  to: combout " "Cell: banco\|Mux48~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~1  from: datad  to: combout " "Cell: banco\|Mux48~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~0  from: datab  to: combout " "Cell: banco\|Mux49~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~0  from: datac  to: combout " "Cell: banco\|Mux49~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~1  from: dataa  to: combout " "Cell: banco\|Mux49~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~1  from: datac  to: combout " "Cell: banco\|Mux49~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~0  from: datab  to: combout " "Cell: banco\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~0  from: datad  to: combout " "Cell: banco\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~1  from: datab  to: combout " "Cell: banco\|Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~1  from: datad  to: combout " "Cell: banco\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~0  from: dataa  to: combout " "Cell: banco\|Mux50~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~0  from: datad  to: combout " "Cell: banco\|Mux50~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~1  from: datab  to: combout " "Cell: banco\|Mux50~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~1  from: datac  to: combout " "Cell: banco\|Mux50~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~0  from: datab  to: combout " "Cell: banco\|Mux51~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~0  from: datac  to: combout " "Cell: banco\|Mux51~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~1  from: datab  to: combout " "Cell: banco\|Mux51~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~1  from: datac  to: combout " "Cell: banco\|Mux51~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~0  from: dataa  to: combout " "Cell: banco\|Mux52~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~0  from: datad  to: combout " "Cell: banco\|Mux52~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~1  from: datab  to: combout " "Cell: banco\|Mux52~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~1  from: datad  to: combout " "Cell: banco\|Mux52~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~0  from: dataa  to: combout " "Cell: banco\|Mux53~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~0  from: datad  to: combout " "Cell: banco\|Mux53~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~1  from: datab  to: combout " "Cell: banco\|Mux53~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~1  from: datac  to: combout " "Cell: banco\|Mux53~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~0  from: dataa  to: combout " "Cell: banco\|Mux54~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~0  from: datac  to: combout " "Cell: banco\|Mux54~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~1  from: dataa  to: combout " "Cell: banco\|Mux54~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~1  from: datac  to: combout " "Cell: banco\|Mux54~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~0  from: dataa  to: combout " "Cell: banco\|Mux55~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~0  from: datac  to: combout " "Cell: banco\|Mux55~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~1  from: dataa  to: combout " "Cell: banco\|Mux55~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~1  from: datab  to: combout " "Cell: banco\|Mux55~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~0  from: dataa  to: combout " "Cell: banco\|Mux56~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~0  from: datab  to: combout " "Cell: banco\|Mux56~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~1  from: datab  to: combout " "Cell: banco\|Mux56~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~1  from: datac  to: combout " "Cell: banco\|Mux56~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~0  from: datab  to: combout " "Cell: banco\|Mux57~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~0  from: datac  to: combout " "Cell: banco\|Mux57~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~1  from: datab  to: combout " "Cell: banco\|Mux57~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~1  from: datad  to: combout " "Cell: banco\|Mux57~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~0  from: dataa  to: combout " "Cell: banco\|Mux58~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~0  from: datab  to: combout " "Cell: banco\|Mux58~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~1  from: datab  to: combout " "Cell: banco\|Mux58~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~1  from: datac  to: combout " "Cell: banco\|Mux58~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~0  from: datab  to: combout " "Cell: banco\|Mux59~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~0  from: datac  to: combout " "Cell: banco\|Mux59~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~1  from: datab  to: combout " "Cell: banco\|Mux59~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~1  from: datad  to: combout " "Cell: banco\|Mux59~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~0  from: dataa  to: combout " "Cell: banco\|Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~0  from: datab  to: combout " "Cell: banco\|Mux5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~1  from: dataa  to: combout " "Cell: banco\|Mux5~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~1  from: datad  to: combout " "Cell: banco\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~0  from: datab  to: combout " "Cell: banco\|Mux60~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~0  from: datad  to: combout " "Cell: banco\|Mux60~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~1  from: datab  to: combout " "Cell: banco\|Mux60~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~1  from: datad  to: combout " "Cell: banco\|Mux60~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~0  from: datab  to: combout " "Cell: banco\|Mux61~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~0  from: datac  to: combout " "Cell: banco\|Mux61~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~1  from: dataa  to: combout " "Cell: banco\|Mux61~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~1  from: datab  to: combout " "Cell: banco\|Mux61~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~0  from: dataa  to: combout " "Cell: banco\|Mux62~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~0  from: datab  to: combout " "Cell: banco\|Mux62~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~1  from: dataa  to: combout " "Cell: banco\|Mux62~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~1  from: datab  to: combout " "Cell: banco\|Mux62~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~0  from: dataa  to: combout " "Cell: banco\|Mux63~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~0  from: datab  to: combout " "Cell: banco\|Mux63~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~1  from: datab  to: combout " "Cell: banco\|Mux63~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~1  from: datac  to: combout " "Cell: banco\|Mux63~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~0  from: dataa  to: combout " "Cell: banco\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~0  from: datab  to: combout " "Cell: banco\|Mux6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~1  from: dataa  to: combout " "Cell: banco\|Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~1  from: datad  to: combout " "Cell: banco\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~0  from: datab  to: combout " "Cell: banco\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~0  from: datad  to: combout " "Cell: banco\|Mux7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~1  from: dataa  to: combout " "Cell: banco\|Mux7~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~1  from: datad  to: combout " "Cell: banco\|Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~0  from: dataa  to: combout " "Cell: banco\|Mux8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~0  from: datab  to: combout " "Cell: banco\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~1  from: dataa  to: combout " "Cell: banco\|Mux8~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~1  from: datad  to: combout " "Cell: banco\|Mux8~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~0  from: datab  to: combout " "Cell: banco\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~0  from: datad  to: combout " "Cell: banco\|Mux9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~1  from: dataa  to: combout " "Cell: banco\|Mux9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~1  from: datad  to: combout " "Cell: banco\|Mux9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr1~0  from: dataa  to: combout " "Cell: comb_10\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr1~0  from: datab  to: combout " "Cell: comb_10\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr1~1  from: dataa  to: combout " "Cell: comb_10\|WideOr1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: dataa  to: combout " "Cell: comb_10\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: datab  to: combout " "Cell: comb_10\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: datac  to: combout " "Cell: comb_10\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: datad  to: combout " "Cell: comb_10\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~1  from: dataa  to: combout " "Cell: comb_10\|WideOr2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: dataa  to: combout " "Cell: comb_10\|WideOr3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: datab  to: combout " "Cell: comb_10\|WideOr3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: datac  to: combout " "Cell: comb_10\|WideOr3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: datad  to: combout " "Cell: comb_10\|WideOr3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~1  from: dataa  to: combout " "Cell: comb_10\|WideOr3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: dataa  to: combout " "Cell: comb_10\|WideOr5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: datab  to: combout " "Cell: comb_10\|WideOr5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: datac  to: combout " "Cell: comb_10\|WideOr5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: datad  to: combout " "Cell: comb_10\|WideOr5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~1  from: dataa  to: combout " "Cell: comb_10\|WideOr5~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr8~1  from: datab  to: combout " "Cell: comb_10\|WideOr8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr8~1  from: datad  to: combout " "Cell: comb_10\|WideOr8~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr9~1  from: dataa  to: combout " "Cell: comb_10\|WideOr9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr9~1  from: datab  to: combout " "Cell: comb_10\|WideOr9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr9~1  from: datad  to: combout " "Cell: comb_10\|WideOr9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux14~0  from: datac  to: combout " "Cell: comb_5\|Mux14~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux1~0  from: datab  to: combout " "Cell: comb_5\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux2~2  from: dataa  to: combout " "Cell: comb_5\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[0\]~6  from: datac  to: combout " "Cell: comb_6\|saida\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[12\]~12  from: datac  to: combout " "Cell: comb_6\|saida\[12\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[13\]~13  from: datac  to: combout " "Cell: comb_6\|saida\[13\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[1\]~5  from: datac  to: combout " "Cell: comb_6\|saida\[1\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~0  from: dataa  to: combout " "Cell: comb_7\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~0  from: datab  to: combout " "Cell: comb_7\|Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~10  from: cin  to: combout " "Cell: comb_7\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~10  from: dataa  to: combout " "Cell: comb_7\|Add1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~10  from: datab  to: combout " "Cell: comb_7\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~12  from: cin  to: combout " "Cell: comb_7\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~12  from: dataa  to: combout " "Cell: comb_7\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~12  from: datab  to: combout " "Cell: comb_7\|Add1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~14  from: cin  to: combout " "Cell: comb_7\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~14  from: dataa  to: combout " "Cell: comb_7\|Add1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~14  from: datab  to: combout " "Cell: comb_7\|Add1~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~16  from: cin  to: combout " "Cell: comb_7\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~16  from: dataa  to: combout " "Cell: comb_7\|Add1~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~16  from: datab  to: combout " "Cell: comb_7\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~18  from: cin  to: combout " "Cell: comb_7\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~18  from: dataa  to: combout " "Cell: comb_7\|Add1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~18  from: datab  to: combout " "Cell: comb_7\|Add1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~20  from: cin  to: combout " "Cell: comb_7\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~20  from: dataa  to: combout " "Cell: comb_7\|Add1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~20  from: datab  to: combout " "Cell: comb_7\|Add1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~22  from: cin  to: combout " "Cell: comb_7\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~22  from: dataa  to: combout " "Cell: comb_7\|Add1~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~22  from: datab  to: combout " "Cell: comb_7\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~24  from: cin  to: combout " "Cell: comb_7\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~24  from: dataa  to: combout " "Cell: comb_7\|Add1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~24  from: datab  to: combout " "Cell: comb_7\|Add1~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~26  from: cin  to: combout " "Cell: comb_7\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~26  from: dataa  to: combout " "Cell: comb_7\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~26  from: datab  to: combout " "Cell: comb_7\|Add1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~28  from: cin  to: combout " "Cell: comb_7\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~28  from: dataa  to: combout " "Cell: comb_7\|Add1~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~28  from: datab  to: combout " "Cell: comb_7\|Add1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~2  from: cin  to: combout " "Cell: comb_7\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~2  from: dataa  to: combout " "Cell: comb_7\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~2  from: datab  to: combout " "Cell: comb_7\|Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~30  from: cin  to: combout " "Cell: comb_7\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~30  from: dataa  to: combout " "Cell: comb_7\|Add1~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~30  from: datab  to: combout " "Cell: comb_7\|Add1~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~32  from: cin  to: combout " "Cell: comb_7\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~32  from: dataa  to: combout " "Cell: comb_7\|Add1~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~32  from: datab  to: combout " "Cell: comb_7\|Add1~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~34  from: cin  to: combout " "Cell: comb_7\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~34  from: dataa  to: combout " "Cell: comb_7\|Add1~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~34  from: datab  to: combout " "Cell: comb_7\|Add1~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~36  from: cin  to: combout " "Cell: comb_7\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~36  from: dataa  to: combout " "Cell: comb_7\|Add1~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~36  from: datab  to: combout " "Cell: comb_7\|Add1~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~38  from: cin  to: combout " "Cell: comb_7\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~38  from: dataa  to: combout " "Cell: comb_7\|Add1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~38  from: datab  to: combout " "Cell: comb_7\|Add1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~40  from: cin  to: combout " "Cell: comb_7\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~40  from: dataa  to: combout " "Cell: comb_7\|Add1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~40  from: datab  to: combout " "Cell: comb_7\|Add1~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~42  from: cin  to: combout " "Cell: comb_7\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~42  from: dataa  to: combout " "Cell: comb_7\|Add1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~42  from: datab  to: combout " "Cell: comb_7\|Add1~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~44  from: cin  to: combout " "Cell: comb_7\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~44  from: dataa  to: combout " "Cell: comb_7\|Add1~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~44  from: datab  to: combout " "Cell: comb_7\|Add1~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~46  from: cin  to: combout " "Cell: comb_7\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~46  from: dataa  to: combout " "Cell: comb_7\|Add1~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~46  from: datab  to: combout " "Cell: comb_7\|Add1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~48  from: cin  to: combout " "Cell: comb_7\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~48  from: dataa  to: combout " "Cell: comb_7\|Add1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~48  from: datab  to: combout " "Cell: comb_7\|Add1~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~4  from: cin  to: combout " "Cell: comb_7\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~4  from: dataa  to: combout " "Cell: comb_7\|Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~4  from: datab  to: combout " "Cell: comb_7\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~50  from: cin  to: combout " "Cell: comb_7\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~50  from: dataa  to: combout " "Cell: comb_7\|Add1~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~50  from: datab  to: combout " "Cell: comb_7\|Add1~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~52  from: cin  to: combout " "Cell: comb_7\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~52  from: dataa  to: combout " "Cell: comb_7\|Add1~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~52  from: datab  to: combout " "Cell: comb_7\|Add1~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~54  from: cin  to: combout " "Cell: comb_7\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~54  from: dataa  to: combout " "Cell: comb_7\|Add1~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~54  from: datab  to: combout " "Cell: comb_7\|Add1~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~56  from: cin  to: combout " "Cell: comb_7\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~56  from: dataa  to: combout " "Cell: comb_7\|Add1~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~56  from: datab  to: combout " "Cell: comb_7\|Add1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~58  from: cin  to: combout " "Cell: comb_7\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~58  from: dataa  to: combout " "Cell: comb_7\|Add1~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~58  from: datab  to: combout " "Cell: comb_7\|Add1~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~60  from: cin  to: combout " "Cell: comb_7\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~60  from: dataa  to: combout " "Cell: comb_7\|Add1~60  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~60  from: datab  to: combout " "Cell: comb_7\|Add1~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~62  from: cin  to: combout " "Cell: comb_7\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~62  from: datab  to: combout " "Cell: comb_7\|Add1~62  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~62  from: datad  to: combout " "Cell: comb_7\|Add1~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~6  from: cin  to: combout " "Cell: comb_7\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~6  from: dataa  to: combout " "Cell: comb_7\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~6  from: datab  to: combout " "Cell: comb_7\|Add1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~8  from: cin  to: combout " "Cell: comb_7\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~8  from: dataa  to: combout " "Cell: comb_7\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~8  from: datab  to: combout " "Cell: comb_7\|Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~0  from: dataa  to: combout " "Cell: comb_7\|Mux97~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~0  from: datab  to: combout " "Cell: comb_7\|Mux97~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~0  from: datac  to: combout " "Cell: comb_7\|Mux97~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~1  from: dataa  to: combout " "Cell: comb_7\|Mux97~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~1  from: datad  to: combout " "Cell: comb_7\|Mux97~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[0\]~0  from: datad  to: combout " "Cell: multUla\|saida\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[12\]~20  from: datab  to: combout " "Cell: multUla\|saida\[12\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[13\]~19  from: datad  to: combout " "Cell: multUla\|saida\[13\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[1\]~31  from: datac  to: combout " "Cell: multUla\|saida\[1\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824874576 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1664824874576 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1664824876950 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1664824876958 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1664824876969 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664824877149 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/PROCESSADOR-GIT/Processador/output_files/CPU.fit.smsg " "Generated suppressed messages file F:/PROCESSADOR-GIT/Processador/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1664824882856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5620 " "Peak virtual memory: 5620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664824888093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 03 16:21:28 2022 " "Processing ended: Mon Oct 03 16:21:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664824888093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664824888093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664824888093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1664824888093 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1664824894441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664824895834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 16:21:33 2022 " "Processing started: Mon Oct 03 16:21:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664824895834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1664824895834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1664824895834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1664824900613 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1664824904037 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1664824907688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664824914136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 03 16:21:54 2022 " "Processing ended: Mon Oct 03 16:21:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664824914136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664824914136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664824914136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1664824914136 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1664824917948 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1664824922301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664824922304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 16:21:59 2022 " "Processing started: Mon Oct 03 16:21:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664824922304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824922304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824922304 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1664824922554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824923564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824923564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824923647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824923647 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824923760 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824928250 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "TimeQuest Timing Analyzer is analyzing 48 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824928691 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824931542 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824931545 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divClk:comb_3\|saidaClk divClk:comb_3\|saidaClk " "create_clock -period 1.000 -name divClk:comb_3\|saidaClk divClk:comb_3\|saidaClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664824931559 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664824931559 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664824931559 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PC:comb_4\|pcout\[2\] PC:comb_4\|pcout\[2\] " "create_clock -period 1.000 -name PC:comb_4\|pcout\[2\] PC:comb_4\|pcout\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664824931559 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824931559 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~0  from: dataa  to: combout " "Cell: banco\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~0  from: datad  to: combout " "Cell: banco\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~1  from: dataa  to: combout " "Cell: banco\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~1  from: datad  to: combout " "Cell: banco\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~0  from: dataa  to: combout " "Cell: banco\|Mux10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~0  from: datab  to: combout " "Cell: banco\|Mux10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~1  from: dataa  to: combout " "Cell: banco\|Mux10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~1  from: datad  to: combout " "Cell: banco\|Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~0  from: datab  to: combout " "Cell: banco\|Mux11~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~0  from: datad  to: combout " "Cell: banco\|Mux11~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~1  from: dataa  to: combout " "Cell: banco\|Mux11~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~1  from: datab  to: combout " "Cell: banco\|Mux11~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~0  from: dataa  to: combout " "Cell: banco\|Mux12~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~0  from: datab  to: combout " "Cell: banco\|Mux12~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~1  from: dataa  to: combout " "Cell: banco\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~1  from: datab  to: combout " "Cell: banco\|Mux12~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~0  from: dataa  to: combout " "Cell: banco\|Mux13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~0  from: datab  to: combout " "Cell: banco\|Mux13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~1  from: dataa  to: combout " "Cell: banco\|Mux13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~1  from: datad  to: combout " "Cell: banco\|Mux13~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~0  from: dataa  to: combout " "Cell: banco\|Mux14~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~0  from: datab  to: combout " "Cell: banco\|Mux14~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~1  from: dataa  to: combout " "Cell: banco\|Mux14~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~1  from: datad  to: combout " "Cell: banco\|Mux14~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~0  from: datab  to: combout " "Cell: banco\|Mux15~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~0  from: datad  to: combout " "Cell: banco\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~1  from: dataa  to: combout " "Cell: banco\|Mux15~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~1  from: datad  to: combout " "Cell: banco\|Mux15~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~0  from: dataa  to: combout " "Cell: banco\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~0  from: datab  to: combout " "Cell: banco\|Mux16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~1  from: datab  to: combout " "Cell: banco\|Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~1  from: datad  to: combout " "Cell: banco\|Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~0  from: datab  to: combout " "Cell: banco\|Mux17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~0  from: datad  to: combout " "Cell: banco\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~1  from: datab  to: combout " "Cell: banco\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~1  from: datad  to: combout " "Cell: banco\|Mux17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~0  from: dataa  to: combout " "Cell: banco\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~0  from: datab  to: combout " "Cell: banco\|Mux18~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~1  from: datab  to: combout " "Cell: banco\|Mux18~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~1  from: datad  to: combout " "Cell: banco\|Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~0  from: datab  to: combout " "Cell: banco\|Mux19~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~0  from: datad  to: combout " "Cell: banco\|Mux19~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~1  from: datab  to: combout " "Cell: banco\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~1  from: datad  to: combout " "Cell: banco\|Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~0  from: datab  to: combout " "Cell: banco\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~0  from: datad  to: combout " "Cell: banco\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~1  from: dataa  to: combout " "Cell: banco\|Mux1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~1  from: datad  to: combout " "Cell: banco\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~0  from: dataa  to: combout " "Cell: banco\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~0  from: datab  to: combout " "Cell: banco\|Mux20~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~1  from: datab  to: combout " "Cell: banco\|Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~1  from: datad  to: combout " "Cell: banco\|Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~0  from: dataa  to: combout " "Cell: banco\|Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~0  from: datab  to: combout " "Cell: banco\|Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~1  from: dataa  to: combout " "Cell: banco\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~1  from: datad  to: combout " "Cell: banco\|Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~0  from: dataa  to: combout " "Cell: banco\|Mux22~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~0  from: datab  to: combout " "Cell: banco\|Mux22~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~1  from: dataa  to: combout " "Cell: banco\|Mux22~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~1  from: datad  to: combout " "Cell: banco\|Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~0  from: datab  to: combout " "Cell: banco\|Mux23~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~0  from: datad  to: combout " "Cell: banco\|Mux23~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~1  from: dataa  to: combout " "Cell: banco\|Mux23~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~1  from: datad  to: combout " "Cell: banco\|Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~0  from: datab  to: combout " "Cell: banco\|Mux24~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~0  from: datad  to: combout " "Cell: banco\|Mux24~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~1  from: dataa  to: combout " "Cell: banco\|Mux24~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~1  from: datab  to: combout " "Cell: banco\|Mux24~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~0  from: dataa  to: combout " "Cell: banco\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~0  from: datab  to: combout " "Cell: banco\|Mux25~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~1  from: dataa  to: combout " "Cell: banco\|Mux25~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~1  from: datad  to: combout " "Cell: banco\|Mux25~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~0  from: dataa  to: combout " "Cell: banco\|Mux26~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~0  from: datab  to: combout " "Cell: banco\|Mux26~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~1  from: dataa  to: combout " "Cell: banco\|Mux26~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~1  from: datab  to: combout " "Cell: banco\|Mux26~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~0  from: dataa  to: combout " "Cell: banco\|Mux27~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~0  from: datab  to: combout " "Cell: banco\|Mux27~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~1  from: dataa  to: combout " "Cell: banco\|Mux27~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~1  from: datab  to: combout " "Cell: banco\|Mux27~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~0  from: dataa  to: combout " "Cell: banco\|Mux28~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~0  from: datab  to: combout " "Cell: banco\|Mux28~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~1  from: datab  to: combout " "Cell: banco\|Mux28~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~1  from: datad  to: combout " "Cell: banco\|Mux28~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~0  from: dataa  to: combout " "Cell: banco\|Mux29~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~0  from: datad  to: combout " "Cell: banco\|Mux29~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~1  from: datab  to: combout " "Cell: banco\|Mux29~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~1  from: datad  to: combout " "Cell: banco\|Mux29~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~0  from: dataa  to: combout " "Cell: banco\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~0  from: datab  to: combout " "Cell: banco\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~1  from: datab  to: combout " "Cell: banco\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~1  from: datad  to: combout " "Cell: banco\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~0  from: dataa  to: combout " "Cell: banco\|Mux30~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~0  from: datab  to: combout " "Cell: banco\|Mux30~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~1  from: dataa  to: combout " "Cell: banco\|Mux30~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~1  from: datad  to: combout " "Cell: banco\|Mux30~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~0  from: dataa  to: combout " "Cell: banco\|Mux31~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~0  from: datad  to: combout " "Cell: banco\|Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~1  from: datab  to: combout " "Cell: banco\|Mux31~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~1  from: datad  to: combout " "Cell: banco\|Mux31~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~0  from: datab  to: combout " "Cell: banco\|Mux32~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~0  from: datad  to: combout " "Cell: banco\|Mux32~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~1  from: datab  to: combout " "Cell: banco\|Mux32~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~1  from: datad  to: combout " "Cell: banco\|Mux32~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~0  from: datac  to: combout " "Cell: banco\|Mux33~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~0  from: datad  to: combout " "Cell: banco\|Mux33~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~1  from: datac  to: combout " "Cell: banco\|Mux33~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~1  from: datad  to: combout " "Cell: banco\|Mux33~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~0  from: datab  to: combout " "Cell: banco\|Mux34~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~0  from: datad  to: combout " "Cell: banco\|Mux34~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~1  from: datac  to: combout " "Cell: banco\|Mux34~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~1  from: datad  to: combout " "Cell: banco\|Mux34~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~0  from: dataa  to: combout " "Cell: banco\|Mux35~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~0  from: datac  to: combout " "Cell: banco\|Mux35~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~1  from: dataa  to: combout " "Cell: banco\|Mux35~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~1  from: datab  to: combout " "Cell: banco\|Mux35~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~0  from: datab  to: combout " "Cell: banco\|Mux36~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~0  from: datad  to: combout " "Cell: banco\|Mux36~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~1  from: datab  to: combout " "Cell: banco\|Mux36~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~1  from: datad  to: combout " "Cell: banco\|Mux36~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~0  from: datac  to: combout " "Cell: banco\|Mux37~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~0  from: datad  to: combout " "Cell: banco\|Mux37~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~1  from: datac  to: combout " "Cell: banco\|Mux37~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~1  from: datad  to: combout " "Cell: banco\|Mux37~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~0  from: datab  to: combout " "Cell: banco\|Mux38~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~0  from: datad  to: combout " "Cell: banco\|Mux38~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~1  from: datab  to: combout " "Cell: banco\|Mux38~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~1  from: datac  to: combout " "Cell: banco\|Mux38~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~0  from: datab  to: combout " "Cell: banco\|Mux39~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~0  from: datac  to: combout " "Cell: banco\|Mux39~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~1  from: dataa  to: combout " "Cell: banco\|Mux39~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~1  from: datad  to: combout " "Cell: banco\|Mux39~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~0  from: datab  to: combout " "Cell: banco\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~0  from: datad  to: combout " "Cell: banco\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~1  from: datab  to: combout " "Cell: banco\|Mux3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~1  from: datad  to: combout " "Cell: banco\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~0  from: datab  to: combout " "Cell: banco\|Mux40~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~0  from: datad  to: combout " "Cell: banco\|Mux40~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~1  from: datab  to: combout " "Cell: banco\|Mux40~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~1  from: datad  to: combout " "Cell: banco\|Mux40~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~0  from: dataa  to: combout " "Cell: banco\|Mux41~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~0  from: datab  to: combout " "Cell: banco\|Mux41~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~1  from: datab  to: combout " "Cell: banco\|Mux41~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~1  from: datac  to: combout " "Cell: banco\|Mux41~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~0  from: dataa  to: combout " "Cell: banco\|Mux42~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~0  from: datad  to: combout " "Cell: banco\|Mux42~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~1  from: datab  to: combout " "Cell: banco\|Mux42~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~1  from: datad  to: combout " "Cell: banco\|Mux42~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~0  from: dataa  to: combout " "Cell: banco\|Mux43~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~0  from: datab  to: combout " "Cell: banco\|Mux43~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~1  from: datab  to: combout " "Cell: banco\|Mux43~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~1  from: datac  to: combout " "Cell: banco\|Mux43~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~0  from: datab  to: combout " "Cell: banco\|Mux44~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~0  from: datad  to: combout " "Cell: banco\|Mux44~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~1  from: dataa  to: combout " "Cell: banco\|Mux44~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~1  from: datab  to: combout " "Cell: banco\|Mux44~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~0  from: dataa  to: combout " "Cell: banco\|Mux45~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~0  from: datac  to: combout " "Cell: banco\|Mux45~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~1  from: datab  to: combout " "Cell: banco\|Mux45~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~1  from: datad  to: combout " "Cell: banco\|Mux45~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~0  from: datac  to: combout " "Cell: banco\|Mux46~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~0  from: datad  to: combout " "Cell: banco\|Mux46~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~1  from: dataa  to: combout " "Cell: banco\|Mux46~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~1  from: datab  to: combout " "Cell: banco\|Mux46~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~0  from: dataa  to: combout " "Cell: banco\|Mux47~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~0  from: datac  to: combout " "Cell: banco\|Mux47~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~1  from: dataa  to: combout " "Cell: banco\|Mux47~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~1  from: datab  to: combout " "Cell: banco\|Mux47~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~0  from: datac  to: combout " "Cell: banco\|Mux48~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~0  from: datad  to: combout " "Cell: banco\|Mux48~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~1  from: dataa  to: combout " "Cell: banco\|Mux48~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~1  from: datad  to: combout " "Cell: banco\|Mux48~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~0  from: datab  to: combout " "Cell: banco\|Mux49~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~0  from: datac  to: combout " "Cell: banco\|Mux49~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~1  from: dataa  to: combout " "Cell: banco\|Mux49~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~1  from: datac  to: combout " "Cell: banco\|Mux49~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~0  from: datab  to: combout " "Cell: banco\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~0  from: datad  to: combout " "Cell: banco\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~1  from: datab  to: combout " "Cell: banco\|Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~1  from: datad  to: combout " "Cell: banco\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~0  from: dataa  to: combout " "Cell: banco\|Mux50~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~0  from: datad  to: combout " "Cell: banco\|Mux50~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~1  from: datab  to: combout " "Cell: banco\|Mux50~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~1  from: datac  to: combout " "Cell: banco\|Mux50~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~0  from: datab  to: combout " "Cell: banco\|Mux51~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~0  from: datac  to: combout " "Cell: banco\|Mux51~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~1  from: datab  to: combout " "Cell: banco\|Mux51~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~1  from: datac  to: combout " "Cell: banco\|Mux51~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~0  from: dataa  to: combout " "Cell: banco\|Mux52~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~0  from: datad  to: combout " "Cell: banco\|Mux52~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~1  from: datab  to: combout " "Cell: banco\|Mux52~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~1  from: datad  to: combout " "Cell: banco\|Mux52~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~0  from: dataa  to: combout " "Cell: banco\|Mux53~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~0  from: datad  to: combout " "Cell: banco\|Mux53~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~1  from: datab  to: combout " "Cell: banco\|Mux53~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~1  from: datac  to: combout " "Cell: banco\|Mux53~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~0  from: dataa  to: combout " "Cell: banco\|Mux54~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~0  from: datac  to: combout " "Cell: banco\|Mux54~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~1  from: dataa  to: combout " "Cell: banco\|Mux54~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~1  from: datac  to: combout " "Cell: banco\|Mux54~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~0  from: dataa  to: combout " "Cell: banco\|Mux55~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~0  from: datac  to: combout " "Cell: banco\|Mux55~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~1  from: dataa  to: combout " "Cell: banco\|Mux55~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~1  from: datab  to: combout " "Cell: banco\|Mux55~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~0  from: dataa  to: combout " "Cell: banco\|Mux56~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~0  from: datab  to: combout " "Cell: banco\|Mux56~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~1  from: datab  to: combout " "Cell: banco\|Mux56~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~1  from: datac  to: combout " "Cell: banco\|Mux56~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~0  from: datab  to: combout " "Cell: banco\|Mux57~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~0  from: datac  to: combout " "Cell: banco\|Mux57~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~1  from: datab  to: combout " "Cell: banco\|Mux57~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~1  from: datad  to: combout " "Cell: banco\|Mux57~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~0  from: dataa  to: combout " "Cell: banco\|Mux58~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~0  from: datab  to: combout " "Cell: banco\|Mux58~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~1  from: datab  to: combout " "Cell: banco\|Mux58~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~1  from: datac  to: combout " "Cell: banco\|Mux58~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~0  from: datab  to: combout " "Cell: banco\|Mux59~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~0  from: datac  to: combout " "Cell: banco\|Mux59~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~1  from: datab  to: combout " "Cell: banco\|Mux59~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~1  from: datad  to: combout " "Cell: banco\|Mux59~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~0  from: dataa  to: combout " "Cell: banco\|Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~0  from: datab  to: combout " "Cell: banco\|Mux5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~1  from: dataa  to: combout " "Cell: banco\|Mux5~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~1  from: datad  to: combout " "Cell: banco\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~0  from: datab  to: combout " "Cell: banco\|Mux60~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~0  from: datad  to: combout " "Cell: banco\|Mux60~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~1  from: datab  to: combout " "Cell: banco\|Mux60~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~1  from: datad  to: combout " "Cell: banco\|Mux60~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~0  from: datab  to: combout " "Cell: banco\|Mux61~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~0  from: datac  to: combout " "Cell: banco\|Mux61~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~1  from: dataa  to: combout " "Cell: banco\|Mux61~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~1  from: datab  to: combout " "Cell: banco\|Mux61~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~0  from: dataa  to: combout " "Cell: banco\|Mux62~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~0  from: datab  to: combout " "Cell: banco\|Mux62~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~1  from: dataa  to: combout " "Cell: banco\|Mux62~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~1  from: datab  to: combout " "Cell: banco\|Mux62~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~0  from: dataa  to: combout " "Cell: banco\|Mux63~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~0  from: datab  to: combout " "Cell: banco\|Mux63~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~1  from: datab  to: combout " "Cell: banco\|Mux63~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~1  from: datac  to: combout " "Cell: banco\|Mux63~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~0  from: dataa  to: combout " "Cell: banco\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~0  from: datab  to: combout " "Cell: banco\|Mux6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~1  from: dataa  to: combout " "Cell: banco\|Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~1  from: datad  to: combout " "Cell: banco\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~0  from: datab  to: combout " "Cell: banco\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~0  from: datad  to: combout " "Cell: banco\|Mux7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~1  from: dataa  to: combout " "Cell: banco\|Mux7~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~1  from: datad  to: combout " "Cell: banco\|Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~0  from: dataa  to: combout " "Cell: banco\|Mux8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~0  from: datab  to: combout " "Cell: banco\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~1  from: dataa  to: combout " "Cell: banco\|Mux8~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~1  from: datad  to: combout " "Cell: banco\|Mux8~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~0  from: datab  to: combout " "Cell: banco\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~0  from: datad  to: combout " "Cell: banco\|Mux9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~1  from: dataa  to: combout " "Cell: banco\|Mux9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~1  from: datad  to: combout " "Cell: banco\|Mux9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr1~0  from: dataa  to: combout " "Cell: comb_10\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr1~0  from: datab  to: combout " "Cell: comb_10\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr1~1  from: dataa  to: combout " "Cell: comb_10\|WideOr1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: dataa  to: combout " "Cell: comb_10\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: datab  to: combout " "Cell: comb_10\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: datac  to: combout " "Cell: comb_10\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: datad  to: combout " "Cell: comb_10\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~1  from: dataa  to: combout " "Cell: comb_10\|WideOr2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: dataa  to: combout " "Cell: comb_10\|WideOr3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: datab  to: combout " "Cell: comb_10\|WideOr3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: datac  to: combout " "Cell: comb_10\|WideOr3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: datad  to: combout " "Cell: comb_10\|WideOr3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~1  from: dataa  to: combout " "Cell: comb_10\|WideOr3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: dataa  to: combout " "Cell: comb_10\|WideOr5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: datab  to: combout " "Cell: comb_10\|WideOr5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: datac  to: combout " "Cell: comb_10\|WideOr5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: datad  to: combout " "Cell: comb_10\|WideOr5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~1  from: dataa  to: combout " "Cell: comb_10\|WideOr5~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr8~1  from: datab  to: combout " "Cell: comb_10\|WideOr8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr8~1  from: datad  to: combout " "Cell: comb_10\|WideOr8~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr9~1  from: dataa  to: combout " "Cell: comb_10\|WideOr9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr9~1  from: datab  to: combout " "Cell: comb_10\|WideOr9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr9~1  from: datad  to: combout " "Cell: comb_10\|WideOr9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux14~0  from: datac  to: combout " "Cell: comb_5\|Mux14~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux1~0  from: datab  to: combout " "Cell: comb_5\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux2~2  from: dataa  to: combout " "Cell: comb_5\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[0\]~6  from: datac  to: combout " "Cell: comb_6\|saida\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[12\]~12  from: datac  to: combout " "Cell: comb_6\|saida\[12\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[13\]~13  from: datac  to: combout " "Cell: comb_6\|saida\[13\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[1\]~5  from: datac  to: combout " "Cell: comb_6\|saida\[1\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~0  from: dataa  to: combout " "Cell: comb_7\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~0  from: datab  to: combout " "Cell: comb_7\|Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~10  from: cin  to: combout " "Cell: comb_7\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~10  from: dataa  to: combout " "Cell: comb_7\|Add1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~10  from: datab  to: combout " "Cell: comb_7\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~12  from: cin  to: combout " "Cell: comb_7\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~12  from: dataa  to: combout " "Cell: comb_7\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~12  from: datab  to: combout " "Cell: comb_7\|Add1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~14  from: cin  to: combout " "Cell: comb_7\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~14  from: dataa  to: combout " "Cell: comb_7\|Add1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~14  from: datab  to: combout " "Cell: comb_7\|Add1~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~16  from: cin  to: combout " "Cell: comb_7\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~16  from: dataa  to: combout " "Cell: comb_7\|Add1~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~16  from: datab  to: combout " "Cell: comb_7\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~18  from: cin  to: combout " "Cell: comb_7\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~18  from: dataa  to: combout " "Cell: comb_7\|Add1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~18  from: datab  to: combout " "Cell: comb_7\|Add1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~20  from: cin  to: combout " "Cell: comb_7\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~20  from: dataa  to: combout " "Cell: comb_7\|Add1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~20  from: datab  to: combout " "Cell: comb_7\|Add1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~22  from: cin  to: combout " "Cell: comb_7\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~22  from: dataa  to: combout " "Cell: comb_7\|Add1~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~22  from: datab  to: combout " "Cell: comb_7\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~24  from: cin  to: combout " "Cell: comb_7\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~24  from: dataa  to: combout " "Cell: comb_7\|Add1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~24  from: datab  to: combout " "Cell: comb_7\|Add1~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~26  from: cin  to: combout " "Cell: comb_7\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~26  from: dataa  to: combout " "Cell: comb_7\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~26  from: datab  to: combout " "Cell: comb_7\|Add1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~28  from: cin  to: combout " "Cell: comb_7\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~28  from: dataa  to: combout " "Cell: comb_7\|Add1~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~28  from: datab  to: combout " "Cell: comb_7\|Add1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~2  from: cin  to: combout " "Cell: comb_7\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~2  from: dataa  to: combout " "Cell: comb_7\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~2  from: datab  to: combout " "Cell: comb_7\|Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~30  from: cin  to: combout " "Cell: comb_7\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~30  from: dataa  to: combout " "Cell: comb_7\|Add1~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~30  from: datab  to: combout " "Cell: comb_7\|Add1~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~32  from: cin  to: combout " "Cell: comb_7\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~32  from: dataa  to: combout " "Cell: comb_7\|Add1~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~32  from: datab  to: combout " "Cell: comb_7\|Add1~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~34  from: cin  to: combout " "Cell: comb_7\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~34  from: dataa  to: combout " "Cell: comb_7\|Add1~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~34  from: datab  to: combout " "Cell: comb_7\|Add1~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~36  from: cin  to: combout " "Cell: comb_7\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~36  from: dataa  to: combout " "Cell: comb_7\|Add1~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~36  from: datab  to: combout " "Cell: comb_7\|Add1~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~38  from: cin  to: combout " "Cell: comb_7\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~38  from: dataa  to: combout " "Cell: comb_7\|Add1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~38  from: datab  to: combout " "Cell: comb_7\|Add1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~40  from: cin  to: combout " "Cell: comb_7\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~40  from: dataa  to: combout " "Cell: comb_7\|Add1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~40  from: datab  to: combout " "Cell: comb_7\|Add1~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~42  from: cin  to: combout " "Cell: comb_7\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~42  from: dataa  to: combout " "Cell: comb_7\|Add1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~42  from: datab  to: combout " "Cell: comb_7\|Add1~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~44  from: cin  to: combout " "Cell: comb_7\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~44  from: dataa  to: combout " "Cell: comb_7\|Add1~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~44  from: datab  to: combout " "Cell: comb_7\|Add1~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~46  from: cin  to: combout " "Cell: comb_7\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~46  from: dataa  to: combout " "Cell: comb_7\|Add1~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~46  from: datab  to: combout " "Cell: comb_7\|Add1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~48  from: cin  to: combout " "Cell: comb_7\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~48  from: dataa  to: combout " "Cell: comb_7\|Add1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~48  from: datab  to: combout " "Cell: comb_7\|Add1~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~4  from: cin  to: combout " "Cell: comb_7\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~4  from: dataa  to: combout " "Cell: comb_7\|Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~4  from: datab  to: combout " "Cell: comb_7\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~50  from: cin  to: combout " "Cell: comb_7\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~50  from: dataa  to: combout " "Cell: comb_7\|Add1~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~50  from: datab  to: combout " "Cell: comb_7\|Add1~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~52  from: cin  to: combout " "Cell: comb_7\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~52  from: dataa  to: combout " "Cell: comb_7\|Add1~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~52  from: datab  to: combout " "Cell: comb_7\|Add1~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~54  from: cin  to: combout " "Cell: comb_7\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~54  from: dataa  to: combout " "Cell: comb_7\|Add1~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~54  from: datab  to: combout " "Cell: comb_7\|Add1~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~56  from: cin  to: combout " "Cell: comb_7\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~56  from: dataa  to: combout " "Cell: comb_7\|Add1~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~56  from: datab  to: combout " "Cell: comb_7\|Add1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~58  from: cin  to: combout " "Cell: comb_7\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~58  from: dataa  to: combout " "Cell: comb_7\|Add1~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~58  from: datab  to: combout " "Cell: comb_7\|Add1~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~60  from: cin  to: combout " "Cell: comb_7\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~60  from: dataa  to: combout " "Cell: comb_7\|Add1~60  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~60  from: datab  to: combout " "Cell: comb_7\|Add1~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~62  from: cin  to: combout " "Cell: comb_7\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~62  from: datab  to: combout " "Cell: comb_7\|Add1~62  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~62  from: datad  to: combout " "Cell: comb_7\|Add1~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~6  from: cin  to: combout " "Cell: comb_7\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~6  from: dataa  to: combout " "Cell: comb_7\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~6  from: datab  to: combout " "Cell: comb_7\|Add1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~8  from: cin  to: combout " "Cell: comb_7\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~8  from: dataa  to: combout " "Cell: comb_7\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~8  from: datab  to: combout " "Cell: comb_7\|Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~0  from: dataa  to: combout " "Cell: comb_7\|Mux97~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~0  from: datab  to: combout " "Cell: comb_7\|Mux97~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~0  from: datac  to: combout " "Cell: comb_7\|Mux97~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~1  from: dataa  to: combout " "Cell: comb_7\|Mux97~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~1  from: datad  to: combout " "Cell: comb_7\|Mux97~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[0\]~0  from: datad  to: combout " "Cell: multUla\|saida\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[12\]~20  from: datab  to: combout " "Cell: multUla\|saida\[12\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[13\]~19  from: datad  to: combout " "Cell: multUla\|saida\[13\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[1\]~31  from: datac  to: combout " "Cell: multUla\|saida\[1\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824931587 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824931587 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824931652 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824931653 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1664824931656 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1664824931775 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1664824935636 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824935636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.847 " "Worst-case setup slack is -36.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824935692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824935692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.847          -62802.247 divClk:comb_3\|saidaClk  " "  -36.847          -62802.247 divClk:comb_3\|saidaClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824935692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.181           -1048.205 PC:comb_4\|pcout\[2\]  " "  -24.181           -1048.205 PC:comb_4\|pcout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824935692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.247            -524.810 KEY\[3\]  " "  -17.247            -524.810 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824935692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.789              -5.789 CLOCK_50  " "   -5.789              -5.789 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824935692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824935692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -22.505 " "Worst-case hold slack is -22.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824935838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824935838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.505            -648.113 PC:comb_4\|pcout\[2\]  " "  -22.505            -648.113 PC:comb_4\|pcout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824935838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.174            -500.599 KEY\[3\]  " "  -18.174            -500.599 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824935838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.722            -102.085 divClk:comb_3\|saidaClk  " "   -3.722            -102.085 divClk:comb_3\|saidaClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824935838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.482              -3.482 CLOCK_50  " "   -3.482              -3.482 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824935838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824935838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824935897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824935952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -16.860 " "Worst-case minimum pulse width slack is -16.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824936002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824936002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.860          -10650.987 PC:comb_4\|pcout\[2\]  " "  -16.860          -10650.987 PC:comb_4\|pcout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824936002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.729           -2248.935 KEY\[3\]  " "   -5.729           -2248.935 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824936002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 CLOCK_50  " "   -3.000              -4.285 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824936002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -2834.710 divClk:comb_3\|saidaClk  " "   -1.285           -2834.710 divClk:comb_3\|saidaClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824936002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824936002 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1664824937092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824937141 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824937968 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~0  from: dataa  to: combout " "Cell: banco\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~0  from: datad  to: combout " "Cell: banco\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~1  from: dataa  to: combout " "Cell: banco\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~1  from: datad  to: combout " "Cell: banco\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~0  from: dataa  to: combout " "Cell: banco\|Mux10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~0  from: datab  to: combout " "Cell: banco\|Mux10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~1  from: dataa  to: combout " "Cell: banco\|Mux10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~1  from: datad  to: combout " "Cell: banco\|Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~0  from: datab  to: combout " "Cell: banco\|Mux11~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~0  from: datad  to: combout " "Cell: banco\|Mux11~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~1  from: dataa  to: combout " "Cell: banco\|Mux11~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~1  from: datab  to: combout " "Cell: banco\|Mux11~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~0  from: dataa  to: combout " "Cell: banco\|Mux12~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~0  from: datab  to: combout " "Cell: banco\|Mux12~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~1  from: dataa  to: combout " "Cell: banco\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~1  from: datab  to: combout " "Cell: banco\|Mux12~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~0  from: dataa  to: combout " "Cell: banco\|Mux13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~0  from: datab  to: combout " "Cell: banco\|Mux13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~1  from: dataa  to: combout " "Cell: banco\|Mux13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~1  from: datad  to: combout " "Cell: banco\|Mux13~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~0  from: dataa  to: combout " "Cell: banco\|Mux14~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~0  from: datab  to: combout " "Cell: banco\|Mux14~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~1  from: dataa  to: combout " "Cell: banco\|Mux14~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~1  from: datad  to: combout " "Cell: banco\|Mux14~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~0  from: datab  to: combout " "Cell: banco\|Mux15~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~0  from: datad  to: combout " "Cell: banco\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~1  from: dataa  to: combout " "Cell: banco\|Mux15~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~1  from: datad  to: combout " "Cell: banco\|Mux15~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~0  from: dataa  to: combout " "Cell: banco\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~0  from: datab  to: combout " "Cell: banco\|Mux16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~1  from: datab  to: combout " "Cell: banco\|Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~1  from: datad  to: combout " "Cell: banco\|Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~0  from: datab  to: combout " "Cell: banco\|Mux17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~0  from: datad  to: combout " "Cell: banco\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~1  from: datab  to: combout " "Cell: banco\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~1  from: datad  to: combout " "Cell: banco\|Mux17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~0  from: dataa  to: combout " "Cell: banco\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~0  from: datab  to: combout " "Cell: banco\|Mux18~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~1  from: datab  to: combout " "Cell: banco\|Mux18~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~1  from: datad  to: combout " "Cell: banco\|Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~0  from: datab  to: combout " "Cell: banco\|Mux19~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~0  from: datad  to: combout " "Cell: banco\|Mux19~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~1  from: datab  to: combout " "Cell: banco\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~1  from: datad  to: combout " "Cell: banco\|Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~0  from: datab  to: combout " "Cell: banco\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~0  from: datad  to: combout " "Cell: banco\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~1  from: dataa  to: combout " "Cell: banco\|Mux1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~1  from: datad  to: combout " "Cell: banco\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~0  from: dataa  to: combout " "Cell: banco\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~0  from: datab  to: combout " "Cell: banco\|Mux20~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~1  from: datab  to: combout " "Cell: banco\|Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~1  from: datad  to: combout " "Cell: banco\|Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~0  from: dataa  to: combout " "Cell: banco\|Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~0  from: datab  to: combout " "Cell: banco\|Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~1  from: dataa  to: combout " "Cell: banco\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~1  from: datad  to: combout " "Cell: banco\|Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~0  from: dataa  to: combout " "Cell: banco\|Mux22~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~0  from: datab  to: combout " "Cell: banco\|Mux22~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~1  from: dataa  to: combout " "Cell: banco\|Mux22~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~1  from: datad  to: combout " "Cell: banco\|Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~0  from: datab  to: combout " "Cell: banco\|Mux23~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~0  from: datad  to: combout " "Cell: banco\|Mux23~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~1  from: dataa  to: combout " "Cell: banco\|Mux23~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~1  from: datad  to: combout " "Cell: banco\|Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~0  from: datab  to: combout " "Cell: banco\|Mux24~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~0  from: datad  to: combout " "Cell: banco\|Mux24~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~1  from: dataa  to: combout " "Cell: banco\|Mux24~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~1  from: datab  to: combout " "Cell: banco\|Mux24~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~0  from: dataa  to: combout " "Cell: banco\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~0  from: datab  to: combout " "Cell: banco\|Mux25~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~1  from: dataa  to: combout " "Cell: banco\|Mux25~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~1  from: datad  to: combout " "Cell: banco\|Mux25~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~0  from: dataa  to: combout " "Cell: banco\|Mux26~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~0  from: datab  to: combout " "Cell: banco\|Mux26~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~1  from: dataa  to: combout " "Cell: banco\|Mux26~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~1  from: datab  to: combout " "Cell: banco\|Mux26~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~0  from: dataa  to: combout " "Cell: banco\|Mux27~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~0  from: datab  to: combout " "Cell: banco\|Mux27~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~1  from: dataa  to: combout " "Cell: banco\|Mux27~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~1  from: datab  to: combout " "Cell: banco\|Mux27~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~0  from: dataa  to: combout " "Cell: banco\|Mux28~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~0  from: datab  to: combout " "Cell: banco\|Mux28~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~1  from: datab  to: combout " "Cell: banco\|Mux28~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~1  from: datad  to: combout " "Cell: banco\|Mux28~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~0  from: dataa  to: combout " "Cell: banco\|Mux29~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~0  from: datad  to: combout " "Cell: banco\|Mux29~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~1  from: datab  to: combout " "Cell: banco\|Mux29~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~1  from: datad  to: combout " "Cell: banco\|Mux29~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~0  from: dataa  to: combout " "Cell: banco\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~0  from: datab  to: combout " "Cell: banco\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~1  from: datab  to: combout " "Cell: banco\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~1  from: datad  to: combout " "Cell: banco\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~0  from: dataa  to: combout " "Cell: banco\|Mux30~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~0  from: datab  to: combout " "Cell: banco\|Mux30~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~1  from: dataa  to: combout " "Cell: banco\|Mux30~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~1  from: datad  to: combout " "Cell: banco\|Mux30~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~0  from: dataa  to: combout " "Cell: banco\|Mux31~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~0  from: datad  to: combout " "Cell: banco\|Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~1  from: datab  to: combout " "Cell: banco\|Mux31~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~1  from: datad  to: combout " "Cell: banco\|Mux31~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~0  from: datab  to: combout " "Cell: banco\|Mux32~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~0  from: datad  to: combout " "Cell: banco\|Mux32~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~1  from: datab  to: combout " "Cell: banco\|Mux32~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~1  from: datad  to: combout " "Cell: banco\|Mux32~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~0  from: datac  to: combout " "Cell: banco\|Mux33~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~0  from: datad  to: combout " "Cell: banco\|Mux33~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~1  from: datac  to: combout " "Cell: banco\|Mux33~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~1  from: datad  to: combout " "Cell: banco\|Mux33~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~0  from: datab  to: combout " "Cell: banco\|Mux34~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~0  from: datad  to: combout " "Cell: banco\|Mux34~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~1  from: datac  to: combout " "Cell: banco\|Mux34~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~1  from: datad  to: combout " "Cell: banco\|Mux34~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~0  from: dataa  to: combout " "Cell: banco\|Mux35~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~0  from: datac  to: combout " "Cell: banco\|Mux35~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~1  from: dataa  to: combout " "Cell: banco\|Mux35~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~1  from: datab  to: combout " "Cell: banco\|Mux35~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~0  from: datab  to: combout " "Cell: banco\|Mux36~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~0  from: datad  to: combout " "Cell: banco\|Mux36~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~1  from: datab  to: combout " "Cell: banco\|Mux36~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~1  from: datad  to: combout " "Cell: banco\|Mux36~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~0  from: datac  to: combout " "Cell: banco\|Mux37~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~0  from: datad  to: combout " "Cell: banco\|Mux37~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~1  from: datac  to: combout " "Cell: banco\|Mux37~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~1  from: datad  to: combout " "Cell: banco\|Mux37~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~0  from: datab  to: combout " "Cell: banco\|Mux38~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~0  from: datad  to: combout " "Cell: banco\|Mux38~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~1  from: datab  to: combout " "Cell: banco\|Mux38~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~1  from: datac  to: combout " "Cell: banco\|Mux38~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~0  from: datab  to: combout " "Cell: banco\|Mux39~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~0  from: datac  to: combout " "Cell: banco\|Mux39~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~1  from: dataa  to: combout " "Cell: banco\|Mux39~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~1  from: datad  to: combout " "Cell: banco\|Mux39~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~0  from: datab  to: combout " "Cell: banco\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~0  from: datad  to: combout " "Cell: banco\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~1  from: datab  to: combout " "Cell: banco\|Mux3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~1  from: datad  to: combout " "Cell: banco\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~0  from: datab  to: combout " "Cell: banco\|Mux40~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~0  from: datad  to: combout " "Cell: banco\|Mux40~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~1  from: datab  to: combout " "Cell: banco\|Mux40~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~1  from: datad  to: combout " "Cell: banco\|Mux40~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~0  from: dataa  to: combout " "Cell: banco\|Mux41~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~0  from: datab  to: combout " "Cell: banco\|Mux41~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~1  from: datab  to: combout " "Cell: banco\|Mux41~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~1  from: datac  to: combout " "Cell: banco\|Mux41~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~0  from: dataa  to: combout " "Cell: banco\|Mux42~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~0  from: datad  to: combout " "Cell: banco\|Mux42~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~1  from: datab  to: combout " "Cell: banco\|Mux42~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~1  from: datad  to: combout " "Cell: banco\|Mux42~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~0  from: dataa  to: combout " "Cell: banco\|Mux43~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~0  from: datab  to: combout " "Cell: banco\|Mux43~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~1  from: datab  to: combout " "Cell: banco\|Mux43~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~1  from: datac  to: combout " "Cell: banco\|Mux43~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~0  from: datab  to: combout " "Cell: banco\|Mux44~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~0  from: datad  to: combout " "Cell: banco\|Mux44~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~1  from: dataa  to: combout " "Cell: banco\|Mux44~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~1  from: datab  to: combout " "Cell: banco\|Mux44~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~0  from: dataa  to: combout " "Cell: banco\|Mux45~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~0  from: datac  to: combout " "Cell: banco\|Mux45~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~1  from: datab  to: combout " "Cell: banco\|Mux45~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~1  from: datad  to: combout " "Cell: banco\|Mux45~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~0  from: datac  to: combout " "Cell: banco\|Mux46~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~0  from: datad  to: combout " "Cell: banco\|Mux46~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~1  from: dataa  to: combout " "Cell: banco\|Mux46~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~1  from: datab  to: combout " "Cell: banco\|Mux46~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~0  from: dataa  to: combout " "Cell: banco\|Mux47~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~0  from: datac  to: combout " "Cell: banco\|Mux47~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~1  from: dataa  to: combout " "Cell: banco\|Mux47~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~1  from: datab  to: combout " "Cell: banco\|Mux47~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~0  from: datac  to: combout " "Cell: banco\|Mux48~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~0  from: datad  to: combout " "Cell: banco\|Mux48~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~1  from: dataa  to: combout " "Cell: banco\|Mux48~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~1  from: datad  to: combout " "Cell: banco\|Mux48~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~0  from: datab  to: combout " "Cell: banco\|Mux49~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~0  from: datac  to: combout " "Cell: banco\|Mux49~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~1  from: dataa  to: combout " "Cell: banco\|Mux49~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~1  from: datac  to: combout " "Cell: banco\|Mux49~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~0  from: datab  to: combout " "Cell: banco\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~0  from: datad  to: combout " "Cell: banco\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~1  from: datab  to: combout " "Cell: banco\|Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~1  from: datad  to: combout " "Cell: banco\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~0  from: dataa  to: combout " "Cell: banco\|Mux50~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~0  from: datad  to: combout " "Cell: banco\|Mux50~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~1  from: datab  to: combout " "Cell: banco\|Mux50~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~1  from: datac  to: combout " "Cell: banco\|Mux50~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~0  from: datab  to: combout " "Cell: banco\|Mux51~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~0  from: datac  to: combout " "Cell: banco\|Mux51~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~1  from: datab  to: combout " "Cell: banco\|Mux51~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~1  from: datac  to: combout " "Cell: banco\|Mux51~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~0  from: dataa  to: combout " "Cell: banco\|Mux52~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~0  from: datad  to: combout " "Cell: banco\|Mux52~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~1  from: datab  to: combout " "Cell: banco\|Mux52~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~1  from: datad  to: combout " "Cell: banco\|Mux52~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~0  from: dataa  to: combout " "Cell: banco\|Mux53~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~0  from: datad  to: combout " "Cell: banco\|Mux53~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~1  from: datab  to: combout " "Cell: banco\|Mux53~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~1  from: datac  to: combout " "Cell: banco\|Mux53~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~0  from: dataa  to: combout " "Cell: banco\|Mux54~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~0  from: datac  to: combout " "Cell: banco\|Mux54~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~1  from: dataa  to: combout " "Cell: banco\|Mux54~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~1  from: datac  to: combout " "Cell: banco\|Mux54~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~0  from: dataa  to: combout " "Cell: banco\|Mux55~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~0  from: datac  to: combout " "Cell: banco\|Mux55~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~1  from: dataa  to: combout " "Cell: banco\|Mux55~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~1  from: datab  to: combout " "Cell: banco\|Mux55~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~0  from: dataa  to: combout " "Cell: banco\|Mux56~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~0  from: datab  to: combout " "Cell: banco\|Mux56~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~1  from: datab  to: combout " "Cell: banco\|Mux56~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~1  from: datac  to: combout " "Cell: banco\|Mux56~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~0  from: datab  to: combout " "Cell: banco\|Mux57~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~0  from: datac  to: combout " "Cell: banco\|Mux57~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~1  from: datab  to: combout " "Cell: banco\|Mux57~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~1  from: datad  to: combout " "Cell: banco\|Mux57~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~0  from: dataa  to: combout " "Cell: banco\|Mux58~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~0  from: datab  to: combout " "Cell: banco\|Mux58~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~1  from: datab  to: combout " "Cell: banco\|Mux58~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~1  from: datac  to: combout " "Cell: banco\|Mux58~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~0  from: datab  to: combout " "Cell: banco\|Mux59~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~0  from: datac  to: combout " "Cell: banco\|Mux59~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~1  from: datab  to: combout " "Cell: banco\|Mux59~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~1  from: datad  to: combout " "Cell: banco\|Mux59~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~0  from: dataa  to: combout " "Cell: banco\|Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~0  from: datab  to: combout " "Cell: banco\|Mux5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~1  from: dataa  to: combout " "Cell: banco\|Mux5~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~1  from: datad  to: combout " "Cell: banco\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~0  from: datab  to: combout " "Cell: banco\|Mux60~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~0  from: datad  to: combout " "Cell: banco\|Mux60~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~1  from: datab  to: combout " "Cell: banco\|Mux60~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~1  from: datad  to: combout " "Cell: banco\|Mux60~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~0  from: datab  to: combout " "Cell: banco\|Mux61~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~0  from: datac  to: combout " "Cell: banco\|Mux61~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~1  from: dataa  to: combout " "Cell: banco\|Mux61~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~1  from: datab  to: combout " "Cell: banco\|Mux61~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~0  from: dataa  to: combout " "Cell: banco\|Mux62~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~0  from: datab  to: combout " "Cell: banco\|Mux62~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~1  from: dataa  to: combout " "Cell: banco\|Mux62~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~1  from: datab  to: combout " "Cell: banco\|Mux62~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~0  from: dataa  to: combout " "Cell: banco\|Mux63~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~0  from: datab  to: combout " "Cell: banco\|Mux63~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~1  from: datab  to: combout " "Cell: banco\|Mux63~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~1  from: datac  to: combout " "Cell: banco\|Mux63~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~0  from: dataa  to: combout " "Cell: banco\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~0  from: datab  to: combout " "Cell: banco\|Mux6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~1  from: dataa  to: combout " "Cell: banco\|Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~1  from: datad  to: combout " "Cell: banco\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~0  from: datab  to: combout " "Cell: banco\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~0  from: datad  to: combout " "Cell: banco\|Mux7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~1  from: dataa  to: combout " "Cell: banco\|Mux7~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~1  from: datad  to: combout " "Cell: banco\|Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~0  from: dataa  to: combout " "Cell: banco\|Mux8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~0  from: datab  to: combout " "Cell: banco\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~1  from: dataa  to: combout " "Cell: banco\|Mux8~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~1  from: datad  to: combout " "Cell: banco\|Mux8~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~0  from: datab  to: combout " "Cell: banco\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~0  from: datad  to: combout " "Cell: banco\|Mux9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~1  from: dataa  to: combout " "Cell: banco\|Mux9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~1  from: datad  to: combout " "Cell: banco\|Mux9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr1~0  from: dataa  to: combout " "Cell: comb_10\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr1~0  from: datab  to: combout " "Cell: comb_10\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr1~1  from: dataa  to: combout " "Cell: comb_10\|WideOr1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: dataa  to: combout " "Cell: comb_10\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: datab  to: combout " "Cell: comb_10\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: datac  to: combout " "Cell: comb_10\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: datad  to: combout " "Cell: comb_10\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~1  from: dataa  to: combout " "Cell: comb_10\|WideOr2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: dataa  to: combout " "Cell: comb_10\|WideOr3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: datab  to: combout " "Cell: comb_10\|WideOr3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: datac  to: combout " "Cell: comb_10\|WideOr3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: datad  to: combout " "Cell: comb_10\|WideOr3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~1  from: dataa  to: combout " "Cell: comb_10\|WideOr3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: dataa  to: combout " "Cell: comb_10\|WideOr5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: datab  to: combout " "Cell: comb_10\|WideOr5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: datac  to: combout " "Cell: comb_10\|WideOr5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: datad  to: combout " "Cell: comb_10\|WideOr5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~1  from: dataa  to: combout " "Cell: comb_10\|WideOr5~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr8~1  from: datab  to: combout " "Cell: comb_10\|WideOr8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr8~1  from: datad  to: combout " "Cell: comb_10\|WideOr8~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr9~1  from: dataa  to: combout " "Cell: comb_10\|WideOr9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr9~1  from: datab  to: combout " "Cell: comb_10\|WideOr9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr9~1  from: datad  to: combout " "Cell: comb_10\|WideOr9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux14~0  from: datac  to: combout " "Cell: comb_5\|Mux14~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux1~0  from: datab  to: combout " "Cell: comb_5\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux2~2  from: dataa  to: combout " "Cell: comb_5\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[0\]~6  from: datac  to: combout " "Cell: comb_6\|saida\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[12\]~12  from: datac  to: combout " "Cell: comb_6\|saida\[12\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[13\]~13  from: datac  to: combout " "Cell: comb_6\|saida\[13\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[1\]~5  from: datac  to: combout " "Cell: comb_6\|saida\[1\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~0  from: dataa  to: combout " "Cell: comb_7\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~0  from: datab  to: combout " "Cell: comb_7\|Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~10  from: cin  to: combout " "Cell: comb_7\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~10  from: dataa  to: combout " "Cell: comb_7\|Add1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~10  from: datab  to: combout " "Cell: comb_7\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~12  from: cin  to: combout " "Cell: comb_7\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~12  from: dataa  to: combout " "Cell: comb_7\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~12  from: datab  to: combout " "Cell: comb_7\|Add1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~14  from: cin  to: combout " "Cell: comb_7\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~14  from: dataa  to: combout " "Cell: comb_7\|Add1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~14  from: datab  to: combout " "Cell: comb_7\|Add1~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~16  from: cin  to: combout " "Cell: comb_7\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~16  from: dataa  to: combout " "Cell: comb_7\|Add1~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~16  from: datab  to: combout " "Cell: comb_7\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~18  from: cin  to: combout " "Cell: comb_7\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~18  from: dataa  to: combout " "Cell: comb_7\|Add1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~18  from: datab  to: combout " "Cell: comb_7\|Add1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~20  from: cin  to: combout " "Cell: comb_7\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~20  from: dataa  to: combout " "Cell: comb_7\|Add1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~20  from: datab  to: combout " "Cell: comb_7\|Add1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~22  from: cin  to: combout " "Cell: comb_7\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~22  from: dataa  to: combout " "Cell: comb_7\|Add1~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~22  from: datab  to: combout " "Cell: comb_7\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~24  from: cin  to: combout " "Cell: comb_7\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~24  from: dataa  to: combout " "Cell: comb_7\|Add1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~24  from: datab  to: combout " "Cell: comb_7\|Add1~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~26  from: cin  to: combout " "Cell: comb_7\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~26  from: dataa  to: combout " "Cell: comb_7\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~26  from: datab  to: combout " "Cell: comb_7\|Add1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~28  from: cin  to: combout " "Cell: comb_7\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~28  from: dataa  to: combout " "Cell: comb_7\|Add1~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~28  from: datab  to: combout " "Cell: comb_7\|Add1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~2  from: cin  to: combout " "Cell: comb_7\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~2  from: dataa  to: combout " "Cell: comb_7\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~2  from: datab  to: combout " "Cell: comb_7\|Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~30  from: cin  to: combout " "Cell: comb_7\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~30  from: dataa  to: combout " "Cell: comb_7\|Add1~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~30  from: datab  to: combout " "Cell: comb_7\|Add1~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~32  from: cin  to: combout " "Cell: comb_7\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~32  from: dataa  to: combout " "Cell: comb_7\|Add1~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~32  from: datab  to: combout " "Cell: comb_7\|Add1~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~34  from: cin  to: combout " "Cell: comb_7\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~34  from: dataa  to: combout " "Cell: comb_7\|Add1~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~34  from: datab  to: combout " "Cell: comb_7\|Add1~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~36  from: cin  to: combout " "Cell: comb_7\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~36  from: dataa  to: combout " "Cell: comb_7\|Add1~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~36  from: datab  to: combout " "Cell: comb_7\|Add1~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~38  from: cin  to: combout " "Cell: comb_7\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~38  from: dataa  to: combout " "Cell: comb_7\|Add1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~38  from: datab  to: combout " "Cell: comb_7\|Add1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~40  from: cin  to: combout " "Cell: comb_7\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~40  from: dataa  to: combout " "Cell: comb_7\|Add1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~40  from: datab  to: combout " "Cell: comb_7\|Add1~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~42  from: cin  to: combout " "Cell: comb_7\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~42  from: dataa  to: combout " "Cell: comb_7\|Add1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~42  from: datab  to: combout " "Cell: comb_7\|Add1~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~44  from: cin  to: combout " "Cell: comb_7\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~44  from: dataa  to: combout " "Cell: comb_7\|Add1~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~44  from: datab  to: combout " "Cell: comb_7\|Add1~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~46  from: cin  to: combout " "Cell: comb_7\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~46  from: dataa  to: combout " "Cell: comb_7\|Add1~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~46  from: datab  to: combout " "Cell: comb_7\|Add1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~48  from: cin  to: combout " "Cell: comb_7\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~48  from: dataa  to: combout " "Cell: comb_7\|Add1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~48  from: datab  to: combout " "Cell: comb_7\|Add1~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~4  from: cin  to: combout " "Cell: comb_7\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~4  from: dataa  to: combout " "Cell: comb_7\|Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~4  from: datab  to: combout " "Cell: comb_7\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~50  from: cin  to: combout " "Cell: comb_7\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~50  from: dataa  to: combout " "Cell: comb_7\|Add1~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~50  from: datab  to: combout " "Cell: comb_7\|Add1~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~52  from: cin  to: combout " "Cell: comb_7\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~52  from: dataa  to: combout " "Cell: comb_7\|Add1~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~52  from: datab  to: combout " "Cell: comb_7\|Add1~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~54  from: cin  to: combout " "Cell: comb_7\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~54  from: dataa  to: combout " "Cell: comb_7\|Add1~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~54  from: datab  to: combout " "Cell: comb_7\|Add1~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~56  from: cin  to: combout " "Cell: comb_7\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~56  from: dataa  to: combout " "Cell: comb_7\|Add1~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~56  from: datab  to: combout " "Cell: comb_7\|Add1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~58  from: cin  to: combout " "Cell: comb_7\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~58  from: dataa  to: combout " "Cell: comb_7\|Add1~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~58  from: datab  to: combout " "Cell: comb_7\|Add1~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~60  from: cin  to: combout " "Cell: comb_7\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~60  from: dataa  to: combout " "Cell: comb_7\|Add1~60  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~60  from: datab  to: combout " "Cell: comb_7\|Add1~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~62  from: cin  to: combout " "Cell: comb_7\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~62  from: datab  to: combout " "Cell: comb_7\|Add1~62  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~62  from: datad  to: combout " "Cell: comb_7\|Add1~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~6  from: cin  to: combout " "Cell: comb_7\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~6  from: dataa  to: combout " "Cell: comb_7\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~6  from: datab  to: combout " "Cell: comb_7\|Add1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~8  from: cin  to: combout " "Cell: comb_7\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~8  from: dataa  to: combout " "Cell: comb_7\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~8  from: datab  to: combout " "Cell: comb_7\|Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~0  from: dataa  to: combout " "Cell: comb_7\|Mux97~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~0  from: datab  to: combout " "Cell: comb_7\|Mux97~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~0  from: datac  to: combout " "Cell: comb_7\|Mux97~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~1  from: dataa  to: combout " "Cell: comb_7\|Mux97~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~1  from: datad  to: combout " "Cell: comb_7\|Mux97~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[0\]~0  from: datad  to: combout " "Cell: multUla\|saida\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[12\]~20  from: datab  to: combout " "Cell: multUla\|saida\[12\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[13\]~19  from: datad  to: combout " "Cell: multUla\|saida\[13\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[1\]~31  from: datac  to: combout " "Cell: multUla\|saida\[1\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824941040 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824941040 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824941104 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1664824941307 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824941307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.288 " "Worst-case setup slack is -33.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.288          -56322.913 divClk:comb_3\|saidaClk  " "  -33.288          -56322.913 divClk:comb_3\|saidaClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.373            -970.136 PC:comb_4\|pcout\[2\]  " "  -22.373            -970.136 PC:comb_4\|pcout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.119            -490.077 KEY\[3\]  " "  -16.119            -490.077 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.094              -5.094 CLOCK_50  " "   -5.094              -5.094 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824941365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -20.398 " "Worst-case hold slack is -20.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.398            -589.105 PC:comb_4\|pcout\[2\]  " "  -20.398            -589.105 PC:comb_4\|pcout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.452            -454.786 KEY\[3\]  " "  -16.452            -454.786 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.369             -91.197 divClk:comb_3\|saidaClk  " "   -3.369             -91.197 divClk:comb_3\|saidaClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.285              -3.285 CLOCK_50  " "   -3.285              -3.285 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824941509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824941569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824941639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -15.563 " "Worst-case minimum pulse width slack is -15.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.563           -9638.547 PC:comb_4\|pcout\[2\]  " "  -15.563           -9638.547 PC:comb_4\|pcout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.287           -2030.436 KEY\[3\]  " "   -5.287           -2030.436 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 CLOCK_50  " "   -3.000              -4.285 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -2834.710 divClk:comb_3\|saidaClk  " "   -1.285           -2834.710 divClk:comb_3\|saidaClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824941696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824941696 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1664824942771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824942940 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824943847 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~0  from: dataa  to: combout " "Cell: banco\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~0  from: datad  to: combout " "Cell: banco\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~1  from: dataa  to: combout " "Cell: banco\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux0~1  from: datad  to: combout " "Cell: banco\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~0  from: dataa  to: combout " "Cell: banco\|Mux10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~0  from: datab  to: combout " "Cell: banco\|Mux10~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~1  from: dataa  to: combout " "Cell: banco\|Mux10~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux10~1  from: datad  to: combout " "Cell: banco\|Mux10~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~0  from: datab  to: combout " "Cell: banco\|Mux11~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~0  from: datad  to: combout " "Cell: banco\|Mux11~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~1  from: dataa  to: combout " "Cell: banco\|Mux11~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux11~1  from: datab  to: combout " "Cell: banco\|Mux11~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~0  from: dataa  to: combout " "Cell: banco\|Mux12~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~0  from: datab  to: combout " "Cell: banco\|Mux12~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~1  from: dataa  to: combout " "Cell: banco\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux12~1  from: datab  to: combout " "Cell: banco\|Mux12~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~0  from: dataa  to: combout " "Cell: banco\|Mux13~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~0  from: datab  to: combout " "Cell: banco\|Mux13~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~1  from: dataa  to: combout " "Cell: banco\|Mux13~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux13~1  from: datad  to: combout " "Cell: banco\|Mux13~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~0  from: dataa  to: combout " "Cell: banco\|Mux14~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~0  from: datab  to: combout " "Cell: banco\|Mux14~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~1  from: dataa  to: combout " "Cell: banco\|Mux14~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux14~1  from: datad  to: combout " "Cell: banco\|Mux14~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~0  from: datab  to: combout " "Cell: banco\|Mux15~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~0  from: datad  to: combout " "Cell: banco\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~1  from: dataa  to: combout " "Cell: banco\|Mux15~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux15~1  from: datad  to: combout " "Cell: banco\|Mux15~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~0  from: dataa  to: combout " "Cell: banco\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~0  from: datab  to: combout " "Cell: banco\|Mux16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~1  from: datab  to: combout " "Cell: banco\|Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux16~1  from: datad  to: combout " "Cell: banco\|Mux16~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~0  from: datab  to: combout " "Cell: banco\|Mux17~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~0  from: datad  to: combout " "Cell: banco\|Mux17~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~1  from: datab  to: combout " "Cell: banco\|Mux17~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux17~1  from: datad  to: combout " "Cell: banco\|Mux17~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~0  from: dataa  to: combout " "Cell: banco\|Mux18~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~0  from: datab  to: combout " "Cell: banco\|Mux18~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~1  from: datab  to: combout " "Cell: banco\|Mux18~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux18~1  from: datad  to: combout " "Cell: banco\|Mux18~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~0  from: datab  to: combout " "Cell: banco\|Mux19~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~0  from: datad  to: combout " "Cell: banco\|Mux19~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~1  from: datab  to: combout " "Cell: banco\|Mux19~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux19~1  from: datad  to: combout " "Cell: banco\|Mux19~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~0  from: datab  to: combout " "Cell: banco\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~0  from: datad  to: combout " "Cell: banco\|Mux1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~1  from: dataa  to: combout " "Cell: banco\|Mux1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux1~1  from: datad  to: combout " "Cell: banco\|Mux1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~0  from: dataa  to: combout " "Cell: banco\|Mux20~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~0  from: datab  to: combout " "Cell: banco\|Mux20~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~1  from: datab  to: combout " "Cell: banco\|Mux20~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux20~1  from: datad  to: combout " "Cell: banco\|Mux20~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~0  from: dataa  to: combout " "Cell: banco\|Mux21~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~0  from: datab  to: combout " "Cell: banco\|Mux21~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~1  from: dataa  to: combout " "Cell: banco\|Mux21~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux21~1  from: datad  to: combout " "Cell: banco\|Mux21~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~0  from: dataa  to: combout " "Cell: banco\|Mux22~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~0  from: datab  to: combout " "Cell: banco\|Mux22~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~1  from: dataa  to: combout " "Cell: banco\|Mux22~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux22~1  from: datad  to: combout " "Cell: banco\|Mux22~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~0  from: datab  to: combout " "Cell: banco\|Mux23~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~0  from: datad  to: combout " "Cell: banco\|Mux23~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~1  from: dataa  to: combout " "Cell: banco\|Mux23~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux23~1  from: datad  to: combout " "Cell: banco\|Mux23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~0  from: datab  to: combout " "Cell: banco\|Mux24~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~0  from: datad  to: combout " "Cell: banco\|Mux24~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~1  from: dataa  to: combout " "Cell: banco\|Mux24~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux24~1  from: datab  to: combout " "Cell: banco\|Mux24~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~0  from: dataa  to: combout " "Cell: banco\|Mux25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~0  from: datab  to: combout " "Cell: banco\|Mux25~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~1  from: dataa  to: combout " "Cell: banco\|Mux25~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux25~1  from: datad  to: combout " "Cell: banco\|Mux25~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~0  from: dataa  to: combout " "Cell: banco\|Mux26~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~0  from: datab  to: combout " "Cell: banco\|Mux26~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~1  from: dataa  to: combout " "Cell: banco\|Mux26~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux26~1  from: datab  to: combout " "Cell: banco\|Mux26~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~0  from: dataa  to: combout " "Cell: banco\|Mux27~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~0  from: datab  to: combout " "Cell: banco\|Mux27~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~1  from: dataa  to: combout " "Cell: banco\|Mux27~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux27~1  from: datab  to: combout " "Cell: banco\|Mux27~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~0  from: dataa  to: combout " "Cell: banco\|Mux28~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~0  from: datab  to: combout " "Cell: banco\|Mux28~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~1  from: datab  to: combout " "Cell: banco\|Mux28~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux28~1  from: datad  to: combout " "Cell: banco\|Mux28~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~0  from: dataa  to: combout " "Cell: banco\|Mux29~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~0  from: datad  to: combout " "Cell: banco\|Mux29~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~1  from: datab  to: combout " "Cell: banco\|Mux29~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux29~1  from: datad  to: combout " "Cell: banco\|Mux29~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~0  from: dataa  to: combout " "Cell: banco\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~0  from: datab  to: combout " "Cell: banco\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~1  from: datab  to: combout " "Cell: banco\|Mux2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux2~1  from: datad  to: combout " "Cell: banco\|Mux2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~0  from: dataa  to: combout " "Cell: banco\|Mux30~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~0  from: datab  to: combout " "Cell: banco\|Mux30~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~1  from: dataa  to: combout " "Cell: banco\|Mux30~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux30~1  from: datad  to: combout " "Cell: banco\|Mux30~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~0  from: dataa  to: combout " "Cell: banco\|Mux31~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~0  from: datad  to: combout " "Cell: banco\|Mux31~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~1  from: datab  to: combout " "Cell: banco\|Mux31~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux31~1  from: datad  to: combout " "Cell: banco\|Mux31~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~0  from: datab  to: combout " "Cell: banco\|Mux32~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~0  from: datad  to: combout " "Cell: banco\|Mux32~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~1  from: datab  to: combout " "Cell: banco\|Mux32~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux32~1  from: datad  to: combout " "Cell: banco\|Mux32~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~0  from: datac  to: combout " "Cell: banco\|Mux33~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~0  from: datad  to: combout " "Cell: banco\|Mux33~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~1  from: datac  to: combout " "Cell: banco\|Mux33~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux33~1  from: datad  to: combout " "Cell: banco\|Mux33~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~0  from: datab  to: combout " "Cell: banco\|Mux34~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~0  from: datad  to: combout " "Cell: banco\|Mux34~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~1  from: datac  to: combout " "Cell: banco\|Mux34~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux34~1  from: datad  to: combout " "Cell: banco\|Mux34~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~0  from: dataa  to: combout " "Cell: banco\|Mux35~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~0  from: datac  to: combout " "Cell: banco\|Mux35~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~1  from: dataa  to: combout " "Cell: banco\|Mux35~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux35~1  from: datab  to: combout " "Cell: banco\|Mux35~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~0  from: datab  to: combout " "Cell: banco\|Mux36~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~0  from: datad  to: combout " "Cell: banco\|Mux36~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~1  from: datab  to: combout " "Cell: banco\|Mux36~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux36~1  from: datad  to: combout " "Cell: banco\|Mux36~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~0  from: datac  to: combout " "Cell: banco\|Mux37~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~0  from: datad  to: combout " "Cell: banco\|Mux37~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~1  from: datac  to: combout " "Cell: banco\|Mux37~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux37~1  from: datad  to: combout " "Cell: banco\|Mux37~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~0  from: datab  to: combout " "Cell: banco\|Mux38~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~0  from: datad  to: combout " "Cell: banco\|Mux38~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~1  from: datab  to: combout " "Cell: banco\|Mux38~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux38~1  from: datac  to: combout " "Cell: banco\|Mux38~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~0  from: datab  to: combout " "Cell: banco\|Mux39~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~0  from: datac  to: combout " "Cell: banco\|Mux39~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~1  from: dataa  to: combout " "Cell: banco\|Mux39~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux39~1  from: datad  to: combout " "Cell: banco\|Mux39~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~0  from: datab  to: combout " "Cell: banco\|Mux3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~0  from: datad  to: combout " "Cell: banco\|Mux3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~1  from: datab  to: combout " "Cell: banco\|Mux3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux3~1  from: datad  to: combout " "Cell: banco\|Mux3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~0  from: datab  to: combout " "Cell: banco\|Mux40~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~0  from: datad  to: combout " "Cell: banco\|Mux40~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~1  from: datab  to: combout " "Cell: banco\|Mux40~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux40~1  from: datad  to: combout " "Cell: banco\|Mux40~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~0  from: dataa  to: combout " "Cell: banco\|Mux41~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~0  from: datab  to: combout " "Cell: banco\|Mux41~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~1  from: datab  to: combout " "Cell: banco\|Mux41~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux41~1  from: datac  to: combout " "Cell: banco\|Mux41~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~0  from: dataa  to: combout " "Cell: banco\|Mux42~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~0  from: datad  to: combout " "Cell: banco\|Mux42~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~1  from: datab  to: combout " "Cell: banco\|Mux42~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux42~1  from: datad  to: combout " "Cell: banco\|Mux42~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~0  from: dataa  to: combout " "Cell: banco\|Mux43~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~0  from: datab  to: combout " "Cell: banco\|Mux43~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~1  from: datab  to: combout " "Cell: banco\|Mux43~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux43~1  from: datac  to: combout " "Cell: banco\|Mux43~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~0  from: datab  to: combout " "Cell: banco\|Mux44~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~0  from: datad  to: combout " "Cell: banco\|Mux44~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~1  from: dataa  to: combout " "Cell: banco\|Mux44~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux44~1  from: datab  to: combout " "Cell: banco\|Mux44~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~0  from: dataa  to: combout " "Cell: banco\|Mux45~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~0  from: datac  to: combout " "Cell: banco\|Mux45~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~1  from: datab  to: combout " "Cell: banco\|Mux45~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux45~1  from: datad  to: combout " "Cell: banco\|Mux45~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~0  from: datac  to: combout " "Cell: banco\|Mux46~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~0  from: datad  to: combout " "Cell: banco\|Mux46~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~1  from: dataa  to: combout " "Cell: banco\|Mux46~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux46~1  from: datab  to: combout " "Cell: banco\|Mux46~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~0  from: dataa  to: combout " "Cell: banco\|Mux47~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~0  from: datac  to: combout " "Cell: banco\|Mux47~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~1  from: dataa  to: combout " "Cell: banco\|Mux47~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux47~1  from: datab  to: combout " "Cell: banco\|Mux47~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~0  from: datac  to: combout " "Cell: banco\|Mux48~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~0  from: datad  to: combout " "Cell: banco\|Mux48~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~1  from: dataa  to: combout " "Cell: banco\|Mux48~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux48~1  from: datad  to: combout " "Cell: banco\|Mux48~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~0  from: datab  to: combout " "Cell: banco\|Mux49~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~0  from: datac  to: combout " "Cell: banco\|Mux49~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~1  from: dataa  to: combout " "Cell: banco\|Mux49~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux49~1  from: datac  to: combout " "Cell: banco\|Mux49~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~0  from: datab  to: combout " "Cell: banco\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~0  from: datad  to: combout " "Cell: banco\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~1  from: datab  to: combout " "Cell: banco\|Mux4~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux4~1  from: datad  to: combout " "Cell: banco\|Mux4~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~0  from: dataa  to: combout " "Cell: banco\|Mux50~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~0  from: datad  to: combout " "Cell: banco\|Mux50~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~1  from: datab  to: combout " "Cell: banco\|Mux50~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux50~1  from: datac  to: combout " "Cell: banco\|Mux50~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~0  from: datab  to: combout " "Cell: banco\|Mux51~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~0  from: datac  to: combout " "Cell: banco\|Mux51~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~1  from: datab  to: combout " "Cell: banco\|Mux51~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux51~1  from: datac  to: combout " "Cell: banco\|Mux51~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~0  from: dataa  to: combout " "Cell: banco\|Mux52~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~0  from: datad  to: combout " "Cell: banco\|Mux52~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~1  from: datab  to: combout " "Cell: banco\|Mux52~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux52~1  from: datad  to: combout " "Cell: banco\|Mux52~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~0  from: dataa  to: combout " "Cell: banco\|Mux53~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~0  from: datad  to: combout " "Cell: banco\|Mux53~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~1  from: datab  to: combout " "Cell: banco\|Mux53~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux53~1  from: datac  to: combout " "Cell: banco\|Mux53~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~0  from: dataa  to: combout " "Cell: banco\|Mux54~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~0  from: datac  to: combout " "Cell: banco\|Mux54~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~1  from: dataa  to: combout " "Cell: banco\|Mux54~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux54~1  from: datac  to: combout " "Cell: banco\|Mux54~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~0  from: dataa  to: combout " "Cell: banco\|Mux55~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~0  from: datac  to: combout " "Cell: banco\|Mux55~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~1  from: dataa  to: combout " "Cell: banco\|Mux55~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux55~1  from: datab  to: combout " "Cell: banco\|Mux55~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~0  from: dataa  to: combout " "Cell: banco\|Mux56~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~0  from: datab  to: combout " "Cell: banco\|Mux56~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~1  from: datab  to: combout " "Cell: banco\|Mux56~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux56~1  from: datac  to: combout " "Cell: banco\|Mux56~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~0  from: datab  to: combout " "Cell: banco\|Mux57~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~0  from: datac  to: combout " "Cell: banco\|Mux57~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~1  from: datab  to: combout " "Cell: banco\|Mux57~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux57~1  from: datad  to: combout " "Cell: banco\|Mux57~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~0  from: dataa  to: combout " "Cell: banco\|Mux58~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~0  from: datab  to: combout " "Cell: banco\|Mux58~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~1  from: datab  to: combout " "Cell: banco\|Mux58~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux58~1  from: datac  to: combout " "Cell: banco\|Mux58~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~0  from: datab  to: combout " "Cell: banco\|Mux59~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~0  from: datac  to: combout " "Cell: banco\|Mux59~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~1  from: datab  to: combout " "Cell: banco\|Mux59~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux59~1  from: datad  to: combout " "Cell: banco\|Mux59~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~0  from: dataa  to: combout " "Cell: banco\|Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~0  from: datab  to: combout " "Cell: banco\|Mux5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~1  from: dataa  to: combout " "Cell: banco\|Mux5~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux5~1  from: datad  to: combout " "Cell: banco\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~0  from: datab  to: combout " "Cell: banco\|Mux60~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~0  from: datad  to: combout " "Cell: banco\|Mux60~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~1  from: datab  to: combout " "Cell: banco\|Mux60~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux60~1  from: datad  to: combout " "Cell: banco\|Mux60~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~0  from: datab  to: combout " "Cell: banco\|Mux61~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~0  from: datac  to: combout " "Cell: banco\|Mux61~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~1  from: dataa  to: combout " "Cell: banco\|Mux61~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux61~1  from: datab  to: combout " "Cell: banco\|Mux61~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~0  from: dataa  to: combout " "Cell: banco\|Mux62~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~0  from: datab  to: combout " "Cell: banco\|Mux62~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~1  from: dataa  to: combout " "Cell: banco\|Mux62~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux62~1  from: datab  to: combout " "Cell: banco\|Mux62~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~0  from: dataa  to: combout " "Cell: banco\|Mux63~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~0  from: datab  to: combout " "Cell: banco\|Mux63~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~1  from: datab  to: combout " "Cell: banco\|Mux63~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux63~1  from: datac  to: combout " "Cell: banco\|Mux63~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~0  from: dataa  to: combout " "Cell: banco\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~0  from: datab  to: combout " "Cell: banco\|Mux6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~1  from: dataa  to: combout " "Cell: banco\|Mux6~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux6~1  from: datad  to: combout " "Cell: banco\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~0  from: datab  to: combout " "Cell: banco\|Mux7~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~0  from: datad  to: combout " "Cell: banco\|Mux7~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~1  from: dataa  to: combout " "Cell: banco\|Mux7~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux7~1  from: datad  to: combout " "Cell: banco\|Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~0  from: dataa  to: combout " "Cell: banco\|Mux8~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~0  from: datab  to: combout " "Cell: banco\|Mux8~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~1  from: dataa  to: combout " "Cell: banco\|Mux8~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux8~1  from: datad  to: combout " "Cell: banco\|Mux8~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~0  from: datab  to: combout " "Cell: banco\|Mux9~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~0  from: datad  to: combout " "Cell: banco\|Mux9~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~1  from: dataa  to: combout " "Cell: banco\|Mux9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: banco\|Mux9~1  from: datad  to: combout " "Cell: banco\|Mux9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr1~0  from: dataa  to: combout " "Cell: comb_10\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr1~0  from: datab  to: combout " "Cell: comb_10\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr1~1  from: dataa  to: combout " "Cell: comb_10\|WideOr1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: dataa  to: combout " "Cell: comb_10\|WideOr2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: datab  to: combout " "Cell: comb_10\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: datac  to: combout " "Cell: comb_10\|WideOr2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~0  from: datad  to: combout " "Cell: comb_10\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr2~1  from: dataa  to: combout " "Cell: comb_10\|WideOr2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: dataa  to: combout " "Cell: comb_10\|WideOr3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: datab  to: combout " "Cell: comb_10\|WideOr3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: datac  to: combout " "Cell: comb_10\|WideOr3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~0  from: datad  to: combout " "Cell: comb_10\|WideOr3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr3~1  from: dataa  to: combout " "Cell: comb_10\|WideOr3~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: dataa  to: combout " "Cell: comb_10\|WideOr5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: datab  to: combout " "Cell: comb_10\|WideOr5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: datac  to: combout " "Cell: comb_10\|WideOr5~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~0  from: datad  to: combout " "Cell: comb_10\|WideOr5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr5~1  from: dataa  to: combout " "Cell: comb_10\|WideOr5~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr8~1  from: datab  to: combout " "Cell: comb_10\|WideOr8~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr8~1  from: datad  to: combout " "Cell: comb_10\|WideOr8~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr9~1  from: dataa  to: combout " "Cell: comb_10\|WideOr9~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr9~1  from: datab  to: combout " "Cell: comb_10\|WideOr9~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_10\|WideOr9~1  from: datad  to: combout " "Cell: comb_10\|WideOr9~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux14~0  from: datac  to: combout " "Cell: comb_5\|Mux14~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux1~0  from: datab  to: combout " "Cell: comb_5\|Mux1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_5\|Mux2~2  from: dataa  to: combout " "Cell: comb_5\|Mux2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[0\]~6  from: datac  to: combout " "Cell: comb_6\|saida\[0\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[12\]~12  from: datac  to: combout " "Cell: comb_6\|saida\[12\]~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[13\]~13  from: datac  to: combout " "Cell: comb_6\|saida\[13\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_6\|saida\[1\]~5  from: datac  to: combout " "Cell: comb_6\|saida\[1\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~0  from: dataa  to: combout " "Cell: comb_7\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~0  from: datab  to: combout " "Cell: comb_7\|Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~10  from: cin  to: combout " "Cell: comb_7\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~10  from: dataa  to: combout " "Cell: comb_7\|Add1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~10  from: datab  to: combout " "Cell: comb_7\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~12  from: cin  to: combout " "Cell: comb_7\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~12  from: dataa  to: combout " "Cell: comb_7\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~12  from: datab  to: combout " "Cell: comb_7\|Add1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~14  from: cin  to: combout " "Cell: comb_7\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~14  from: dataa  to: combout " "Cell: comb_7\|Add1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~14  from: datab  to: combout " "Cell: comb_7\|Add1~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~16  from: cin  to: combout " "Cell: comb_7\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~16  from: dataa  to: combout " "Cell: comb_7\|Add1~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~16  from: datab  to: combout " "Cell: comb_7\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~18  from: cin  to: combout " "Cell: comb_7\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~18  from: dataa  to: combout " "Cell: comb_7\|Add1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~18  from: datab  to: combout " "Cell: comb_7\|Add1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~20  from: cin  to: combout " "Cell: comb_7\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~20  from: dataa  to: combout " "Cell: comb_7\|Add1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~20  from: datab  to: combout " "Cell: comb_7\|Add1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~22  from: cin  to: combout " "Cell: comb_7\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~22  from: dataa  to: combout " "Cell: comb_7\|Add1~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~22  from: datab  to: combout " "Cell: comb_7\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~24  from: cin  to: combout " "Cell: comb_7\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~24  from: dataa  to: combout " "Cell: comb_7\|Add1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~24  from: datab  to: combout " "Cell: comb_7\|Add1~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~26  from: cin  to: combout " "Cell: comb_7\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~26  from: dataa  to: combout " "Cell: comb_7\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~26  from: datab  to: combout " "Cell: comb_7\|Add1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~28  from: cin  to: combout " "Cell: comb_7\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~28  from: dataa  to: combout " "Cell: comb_7\|Add1~28  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~28  from: datab  to: combout " "Cell: comb_7\|Add1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~2  from: cin  to: combout " "Cell: comb_7\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~2  from: dataa  to: combout " "Cell: comb_7\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~2  from: datab  to: combout " "Cell: comb_7\|Add1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~30  from: cin  to: combout " "Cell: comb_7\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~30  from: dataa  to: combout " "Cell: comb_7\|Add1~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~30  from: datab  to: combout " "Cell: comb_7\|Add1~30  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~32  from: cin  to: combout " "Cell: comb_7\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~32  from: dataa  to: combout " "Cell: comb_7\|Add1~32  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~32  from: datab  to: combout " "Cell: comb_7\|Add1~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~34  from: cin  to: combout " "Cell: comb_7\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~34  from: dataa  to: combout " "Cell: comb_7\|Add1~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~34  from: datab  to: combout " "Cell: comb_7\|Add1~34  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~36  from: cin  to: combout " "Cell: comb_7\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~36  from: dataa  to: combout " "Cell: comb_7\|Add1~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~36  from: datab  to: combout " "Cell: comb_7\|Add1~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~38  from: cin  to: combout " "Cell: comb_7\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~38  from: dataa  to: combout " "Cell: comb_7\|Add1~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~38  from: datab  to: combout " "Cell: comb_7\|Add1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~40  from: cin  to: combout " "Cell: comb_7\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~40  from: dataa  to: combout " "Cell: comb_7\|Add1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~40  from: datab  to: combout " "Cell: comb_7\|Add1~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~42  from: cin  to: combout " "Cell: comb_7\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~42  from: dataa  to: combout " "Cell: comb_7\|Add1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~42  from: datab  to: combout " "Cell: comb_7\|Add1~42  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~44  from: cin  to: combout " "Cell: comb_7\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~44  from: dataa  to: combout " "Cell: comb_7\|Add1~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~44  from: datab  to: combout " "Cell: comb_7\|Add1~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~46  from: cin  to: combout " "Cell: comb_7\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~46  from: dataa  to: combout " "Cell: comb_7\|Add1~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~46  from: datab  to: combout " "Cell: comb_7\|Add1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~48  from: cin  to: combout " "Cell: comb_7\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~48  from: dataa  to: combout " "Cell: comb_7\|Add1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~48  from: datab  to: combout " "Cell: comb_7\|Add1~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~4  from: cin  to: combout " "Cell: comb_7\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~4  from: dataa  to: combout " "Cell: comb_7\|Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~4  from: datab  to: combout " "Cell: comb_7\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~50  from: cin  to: combout " "Cell: comb_7\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~50  from: dataa  to: combout " "Cell: comb_7\|Add1~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~50  from: datab  to: combout " "Cell: comb_7\|Add1~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~52  from: cin  to: combout " "Cell: comb_7\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~52  from: dataa  to: combout " "Cell: comb_7\|Add1~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~52  from: datab  to: combout " "Cell: comb_7\|Add1~52  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~54  from: cin  to: combout " "Cell: comb_7\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~54  from: dataa  to: combout " "Cell: comb_7\|Add1~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~54  from: datab  to: combout " "Cell: comb_7\|Add1~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~56  from: cin  to: combout " "Cell: comb_7\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~56  from: dataa  to: combout " "Cell: comb_7\|Add1~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~56  from: datab  to: combout " "Cell: comb_7\|Add1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~58  from: cin  to: combout " "Cell: comb_7\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~58  from: dataa  to: combout " "Cell: comb_7\|Add1~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~58  from: datab  to: combout " "Cell: comb_7\|Add1~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~60  from: cin  to: combout " "Cell: comb_7\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~60  from: dataa  to: combout " "Cell: comb_7\|Add1~60  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~60  from: datab  to: combout " "Cell: comb_7\|Add1~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~62  from: cin  to: combout " "Cell: comb_7\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~62  from: datab  to: combout " "Cell: comb_7\|Add1~62  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~62  from: datad  to: combout " "Cell: comb_7\|Add1~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~6  from: cin  to: combout " "Cell: comb_7\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~6  from: dataa  to: combout " "Cell: comb_7\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~6  from: datab  to: combout " "Cell: comb_7\|Add1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~8  from: cin  to: combout " "Cell: comb_7\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~8  from: dataa  to: combout " "Cell: comb_7\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Add1~8  from: datab  to: combout " "Cell: comb_7\|Add1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~0  from: dataa  to: combout " "Cell: comb_7\|Mux97~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~0  from: datab  to: combout " "Cell: comb_7\|Mux97~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~0  from: datac  to: combout " "Cell: comb_7\|Mux97~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~1  from: dataa  to: combout " "Cell: comb_7\|Mux97~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_7\|Mux97~1  from: datad  to: combout " "Cell: comb_7\|Mux97~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[0\]~0  from: datad  to: combout " "Cell: multUla\|saida\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[12\]~20  from: datab  to: combout " "Cell: multUla\|saida\[12\]~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[13\]~19  from: datad  to: combout " "Cell: multUla\|saida\[13\]~19  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multUla\|saida\[1\]~31  from: datac  to: combout " "Cell: multUla\|saida\[1\]~31  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1664824946878 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824946878 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824946939 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1664824947049 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824947049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.233 " "Worst-case setup slack is -19.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.233          -32632.590 divClk:comb_3\|saidaClk  " "  -19.233          -32632.590 divClk:comb_3\|saidaClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.174            -522.334 PC:comb_4\|pcout\[2\]  " "  -12.174            -522.334 PC:comb_4\|pcout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.653            -261.915 KEY\[3\]  " "   -8.653            -261.915 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.501              -2.501 CLOCK_50  " "   -2.501              -2.501 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824947112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -11.846 " "Worst-case hold slack is -11.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.846            -354.418 PC:comb_4\|pcout\[2\]  " "  -11.846            -354.418 PC:comb_4\|pcout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.847            -278.790 KEY\[3\]  " "   -9.847            -278.790 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.980             -65.809 divClk:comb_3\|saidaClk  " "   -1.980             -65.809 divClk:comb_3\|saidaClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.731              -1.731 CLOCK_50  " "   -1.731              -1.731 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824947271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824947324 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824947378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -8.940 " "Worst-case minimum pulse width slack is -8.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.940           -5074.211 PC:comb_4\|pcout\[2\]  " "   -8.940           -5074.211 PC:comb_4\|pcout\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.557            -977.877 KEY\[3\]  " "   -3.557            -977.877 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.296 CLOCK_50  " "   -3.000              -4.296 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2206.000 divClk:comb_3\|saidaClk  " "   -1.000           -2206.000 divClk:comb_3\|saidaClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664824947436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824947436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824952993 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824953016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664824954495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 03 16:22:34 2022 " "Processing ended: Mon Oct 03 16:22:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664824954495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664824954495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664824954495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824954495 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 174 s " "Quartus Prime Full Compilation was successful. 0 errors, 174 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1664824962796 ""}
