---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

{% include base_path %}

You can find my articles on <a href="https://scholar.google.com/citations?user=1fnbFMIAAAAJ&hl=zh-CN&authuser=3">my Google Scholar profile</a>.
{: .notice--info}

            
代表性论文
-------

   C3. [HcveAcc: a high-performance and energy-efficient accelerator for tracking task in VSLAM system](https://dl.acm.org/doi/abs/10.5555/3408352.3408397) 
   * <a href="/publications/papers/DATE2020.pdf" style="color:#3793ae">preprint</a> 
   * 通讯作者
   * IEEE/ACM Proceedings Design, Automation and Test in Eurpoe (DATE), Grenoble, France, Mar 9-13, 2020.

   C2. [Optimization of clock mesh based on wire sizing variation](https://ieeexplore.ieee.org/document/8368803)
   * **Best Paper Nomination**
   * 第一作者
   * International SoC Design Conference (ISOCC), Seoul, South Korea, Nov 5-8, 2017.
          
   C1. [Obstacle-aware symmetrical clock tree construction](https://ieeexplore.ieee.org/document/8052973) 
   * 第一作者
   * IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), Boston, MA, USA, Aug 6-9, 2017.
          
   J2. [Progress in a novel architecture for high performance processing](https://iopscience.iop.org/article/10.7567/JJAP.57.04FA03/meta)
   * 通讯作者 
   * Japanese Journal of Applied Physics 57 (4S), 04FA03, 2018
          
   J1. [A novel obstacle-aware multiple fan-out symmetrical clock tree synthesis](https://www.jstage.jst.go.jp/article/elex/14/20/14_14.20170935/_article) 
   * 第一作者
   * IEICE Electronics Express 14 (20), 20170935-20170935
