<stg><name>weight_quant</name>


<trans_list>

<trans id="530" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %input_0_addr = getelementptr i32 %input_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="2">
<![CDATA[
entry:15 %data = load i2 %input_0_addr

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %input_1_addr = getelementptr i32 %input_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_1_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="2">
<![CDATA[
entry:22 %data_1 = load i2 %input_1_addr

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %input_2_addr = getelementptr i32 %input_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_2_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="2">
<![CDATA[
entry:29 %data_2 = load i2 %input_2_addr

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_0_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="2">
<![CDATA[
entry:36 %data_3 = load i2 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %input_1_addr_1 = getelementptr i32 %input_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_1_addr_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="2">
<![CDATA[
entry:43 %data_4 = load i2 %input_1_addr_1

]]></Node>
<StgValue><ssdm name="data_4"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %input_2_addr_1 = getelementptr i32 %input_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_2_addr_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="2">
<![CDATA[
entry:50 %data_5 = load i2 %input_2_addr_1

]]></Node>
<StgValue><ssdm name="data_5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="2">
<![CDATA[
entry:15 %data = load i2 %input_0_addr

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="32">
<![CDATA[
entry:17 %trunc_ln313 = trunc i32 %data

]]></Node>
<StgValue><ssdm name="trunc_ln313"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="2">
<![CDATA[
entry:22 %data_1 = load i2 %input_1_addr

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="31" op_0_bw="32">
<![CDATA[
entry:24 %trunc_ln313_1 = trunc i32 %data_1

]]></Node>
<StgValue><ssdm name="trunc_ln313_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="2">
<![CDATA[
entry:29 %data_2 = load i2 %input_2_addr

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="32">
<![CDATA[
entry:31 %trunc_ln313_2 = trunc i32 %data_2

]]></Node>
<StgValue><ssdm name="trunc_ln313_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="2">
<![CDATA[
entry:36 %data_3 = load i2 %input_0_addr_1

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="32">
<![CDATA[
entry:38 %trunc_ln313_3 = trunc i32 %data_3

]]></Node>
<StgValue><ssdm name="trunc_ln313_3"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="2">
<![CDATA[
entry:43 %data_4 = load i2 %input_1_addr_1

]]></Node>
<StgValue><ssdm name="data_4"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="32">
<![CDATA[
entry:45 %trunc_ln313_4 = trunc i32 %data_4

]]></Node>
<StgValue><ssdm name="trunc_ln313_4"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="2">
<![CDATA[
entry:50 %data_5 = load i2 %input_2_addr_1

]]></Node>
<StgValue><ssdm name="data_5"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="32">
<![CDATA[
entry:52 %trunc_ln313_5 = trunc i32 %data_5

]]></Node>
<StgValue><ssdm name="trunc_ln313_5"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %input_0_addr_2 = getelementptr i32 %input_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_0_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="2">
<![CDATA[
entry:57 %data_6 = load i2 %input_0_addr_2

]]></Node>
<StgValue><ssdm name="data_6"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %input_1_addr_2 = getelementptr i32 %input_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_1_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="2">
<![CDATA[
entry:64 %data_7 = load i2 %input_1_addr_2

]]></Node>
<StgValue><ssdm name="data_7"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70 %input_2_addr_2 = getelementptr i32 %input_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_2_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="2">
<![CDATA[
entry:71 %data_8 = load i2 %input_2_addr_2

]]></Node>
<StgValue><ssdm name="data_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:18 %t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
entry:19 %bitcast_ln327 = bitcast i32 %t

]]></Node>
<StgValue><ssdm name="bitcast_ln327"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %sum = fadd i32 %bitcast_ln327, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="2">
<![CDATA[
entry:57 %data_6 = load i2 %input_0_addr_2

]]></Node>
<StgValue><ssdm name="data_6"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="31" op_0_bw="32">
<![CDATA[
entry:59 %trunc_ln313_6 = trunc i32 %data_6

]]></Node>
<StgValue><ssdm name="trunc_ln313_6"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="2">
<![CDATA[
entry:64 %data_7 = load i2 %input_1_addr_2

]]></Node>
<StgValue><ssdm name="data_7"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="31" op_0_bw="32">
<![CDATA[
entry:66 %trunc_ln313_7 = trunc i32 %data_7

]]></Node>
<StgValue><ssdm name="trunc_ln313_7"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="2">
<![CDATA[
entry:71 %data_8 = load i2 %input_2_addr_2

]]></Node>
<StgValue><ssdm name="data_8"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="31" op_0_bw="32">
<![CDATA[
entry:73 %trunc_ln313_8 = trunc i32 %data_8

]]></Node>
<StgValue><ssdm name="trunc_ln313_8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="105" st_id="4" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %sum = fadd i32 %bitcast_ln327, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20 %sum = fadd i32 %bitcast_ln327, i32 0

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:25 %t_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_1

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
entry:26 %bitcast_ln327_1 = bitcast i32 %t_1

]]></Node>
<StgValue><ssdm name="bitcast_ln327_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %sum_1 = fadd i32 %sum, i32 %bitcast_ln327_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="110" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %sum_1 = fadd i32 %sum, i32 %bitcast_ln327_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27 %sum_1 = fadd i32 %sum, i32 %bitcast_ln327_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:32 %t_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_2

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
entry:33 %bitcast_ln327_2 = bitcast i32 %t_2

]]></Node>
<StgValue><ssdm name="bitcast_ln327_2"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34 %sum_2 = fadd i32 %sum_1, i32 %bitcast_ln327_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="115" st_id="10" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34 %sum_2 = fadd i32 %sum_1, i32 %bitcast_ln327_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="116" st_id="11" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:34 %sum_2 = fadd i32 %sum_1, i32 %bitcast_ln327_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:39 %t_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_3

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
entry:40 %bitcast_ln327_3 = bitcast i32 %t_3

]]></Node>
<StgValue><ssdm name="bitcast_ln327_3"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %sum_3 = fadd i32 %sum_2, i32 %bitcast_ln327_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="120" st_id="13" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %sum_3 = fadd i32 %sum_2, i32 %bitcast_ln327_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="121" st_id="14" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %sum_3 = fadd i32 %sum_2, i32 %bitcast_ln327_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:46 %t_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_4

]]></Node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
entry:47 %bitcast_ln327_4 = bitcast i32 %t_4

]]></Node>
<StgValue><ssdm name="bitcast_ln327_4"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %sum_4 = fadd i32 %sum_3, i32 %bitcast_ln327_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="125" st_id="16" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %sum_4 = fadd i32 %sum_3, i32 %bitcast_ln327_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="126" st_id="17" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %sum_4 = fadd i32 %sum_3, i32 %bitcast_ln327_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:53 %t_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_5

]]></Node>
<StgValue><ssdm name="t_5"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
entry:54 %bitcast_ln327_5 = bitcast i32 %t_5

]]></Node>
<StgValue><ssdm name="bitcast_ln327_5"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %sum_5 = fadd i32 %sum_4, i32 %bitcast_ln327_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="130" st_id="19" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %sum_5 = fadd i32 %sum_4, i32 %bitcast_ln327_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="131" st_id="20" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %sum_5 = fadd i32 %sum_4, i32 %bitcast_ln327_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="132" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:60 %t_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_6

]]></Node>
<StgValue><ssdm name="t_6"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
entry:61 %bitcast_ln327_6 = bitcast i32 %t_6

]]></Node>
<StgValue><ssdm name="bitcast_ln327_6"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %sum_6 = fadd i32 %sum_5, i32 %bitcast_ln327_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="135" st_id="22" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %sum_6 = fadd i32 %sum_5, i32 %bitcast_ln327_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="136" st_id="23" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %sum_6 = fadd i32 %sum_5, i32 %bitcast_ln327_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="137" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:67 %t_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_7

]]></Node>
<StgValue><ssdm name="t_7"/></StgValue>
</operation>

<operation id="138" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
entry:68 %bitcast_ln327_7 = bitcast i32 %t_7

]]></Node>
<StgValue><ssdm name="bitcast_ln327_7"/></StgValue>
</operation>

<operation id="139" st_id="24" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %sum_7 = fadd i32 %sum_6, i32 %bitcast_ln327_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="140" st_id="25" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %sum_7 = fadd i32 %sum_6, i32 %bitcast_ln327_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="141" st_id="26" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69 %sum_7 = fadd i32 %sum_6, i32 %bitcast_ln327_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="142" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry:74 %t_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln313_8

]]></Node>
<StgValue><ssdm name="t_8"/></StgValue>
</operation>

<operation id="143" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
entry:75 %bitcast_ln327_8 = bitcast i32 %t_8

]]></Node>
<StgValue><ssdm name="bitcast_ln327_8"/></StgValue>
</operation>

<operation id="144" st_id="27" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76 %sum_8 = fadd i32 %sum_7, i32 %bitcast_ln327_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="145" st_id="28" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76 %sum_8 = fadd i32 %sum_7, i32 %bitcast_ln327_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="146" st_id="29" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:76 %sum_8 = fadd i32 %sum_7, i32 %bitcast_ln327_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="147" st_id="30" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %mean = fdiv i32 %sum_8, i32 9

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="148" st_id="31" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %mean = fdiv i32 %sum_8, i32 9

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="149" st_id="32" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %mean = fdiv i32 %sum_8, i32 9

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="150" st_id="33" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %mean = fdiv i32 %sum_8, i32 9

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="151" st_id="34" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %mean = fdiv i32 %sum_8, i32 9

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="152" st_id="35" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %mean = fdiv i32 %sum_8, i32 9

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="153" st_id="36" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77 %mean = fdiv i32 %sum_8, i32 9

]]></Node>
<StgValue><ssdm name="mean"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="154" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
entry:78 %bitcast_ln23_9 = bitcast i32 %mean

]]></Node>
<StgValue><ssdm name="bitcast_ln23_9"/></StgValue>
</operation>

<operation id="155" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:79 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="156" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="23" op_0_bw="32">
<![CDATA[
entry:80 %trunc_ln23 = trunc i32 %bitcast_ln23_9

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="157" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:81 %icmp_ln23 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="158" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:82 %icmp_ln23_1 = icmp_eq  i23 %trunc_ln23, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln23_1"/></StgValue>
</operation>

<operation id="159" st_id="37" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %tmp_1 = fcmp_olt  i32 %mean, i32 1e-05

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="160" st_id="37" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
entry:86 %tmp_9 = fpext i32 %mean

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="161" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:83 %or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="162" st_id="38" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:84 %tmp_1 = fcmp_olt  i32 %mean, i32 1e-05

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="163" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:85 %and_ln23 = and i1 %or_ln23, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln23"/></StgValue>
</operation>

<operation id="164" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %select_ln13 = select i1 %and_ln23, i64 1e-05, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln13"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="165" st_id="39" stage="13" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:88 %div = ddiv i64 1, i64 %select_ln13

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="166" st_id="40" stage="12" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:88 %div = ddiv i64 1, i64 %select_ln13

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="167" st_id="41" stage="11" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:88 %div = ddiv i64 1, i64 %select_ln13

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="168" st_id="42" stage="10" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:88 %div = ddiv i64 1, i64 %select_ln13

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="169" st_id="43" stage="9" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:88 %div = ddiv i64 1, i64 %select_ln13

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="170" st_id="44" stage="8" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:88 %div = ddiv i64 1, i64 %select_ln13

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="171" st_id="45" stage="7" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:88 %div = ddiv i64 1, i64 %select_ln13

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="172" st_id="46" stage="6" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:88 %div = ddiv i64 1, i64 %select_ln13

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="173" st_id="47" stage="5" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:88 %div = ddiv i64 1, i64 %select_ln13

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="174" st_id="48" stage="4" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:88 %div = ddiv i64 1, i64 %select_ln13

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="175" st_id="49" stage="3" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:88 %div = ddiv i64 1, i64 %select_ln13

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="176" st_id="50" stage="2" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:88 %div = ddiv i64 1, i64 %select_ln13

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="177" st_id="51" stage="1" lat="13">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:88 %div = ddiv i64 1, i64 %select_ln13

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="178" st_id="52" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
entry:89 %scale = fptrunc i64 %div

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="179" st_id="53" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
entry:89 %scale = fptrunc i64 %div

]]></Node>
<StgValue><ssdm name="scale"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="180" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
entry:16 %dc = bitcast i32 %data

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="181" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
entry:23 %dc_1 = bitcast i32 %data_1

]]></Node>
<StgValue><ssdm name="dc_1"/></StgValue>
</operation>

<operation id="182" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
entry:30 %dc_2 = bitcast i32 %data_2

]]></Node>
<StgValue><ssdm name="dc_2"/></StgValue>
</operation>

<operation id="183" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
entry:37 %dc_3 = bitcast i32 %data_3

]]></Node>
<StgValue><ssdm name="dc_3"/></StgValue>
</operation>

<operation id="184" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
entry:44 %dc_4 = bitcast i32 %data_4

]]></Node>
<StgValue><ssdm name="dc_4"/></StgValue>
</operation>

<operation id="185" st_id="54" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:90 %p_x_assign_9 = fmul i32 %dc, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_9"/></StgValue>
</operation>

<operation id="186" st_id="54" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:106 %p_x_assign_s = fmul i32 %dc_1, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_s"/></StgValue>
</operation>

<operation id="187" st_id="54" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:122 %p_x_assign_1 = fmul i32 %dc_2, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>

<operation id="188" st_id="54" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:138 %p_x_assign_2 = fmul i32 %dc_3, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>

<operation id="189" st_id="54" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:154 %p_x_assign_3 = fmul i32 %dc_4, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="190" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
entry:51 %dc_5 = bitcast i32 %data_5

]]></Node>
<StgValue><ssdm name="dc_5"/></StgValue>
</operation>

<operation id="191" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
entry:58 %dc_6 = bitcast i32 %data_6

]]></Node>
<StgValue><ssdm name="dc_6"/></StgValue>
</operation>

<operation id="192" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
entry:65 %dc_7 = bitcast i32 %data_7

]]></Node>
<StgValue><ssdm name="dc_7"/></StgValue>
</operation>

<operation id="193" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
entry:72 %dc_8 = bitcast i32 %data_8

]]></Node>
<StgValue><ssdm name="dc_8"/></StgValue>
</operation>

<operation id="194" st_id="55" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:90 %p_x_assign_9 = fmul i32 %dc, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_9"/></StgValue>
</operation>

<operation id="195" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:91 %scaled = call i32 @generic_round<float>, i32 %p_x_assign_9, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>

<operation id="196" st_id="55" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:106 %p_x_assign_s = fmul i32 %dc_1, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_s"/></StgValue>
</operation>

<operation id="197" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:107 %scaled_2 = call i32 @generic_round<float>, i32 %p_x_assign_s, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_2"/></StgValue>
</operation>

<operation id="198" st_id="55" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:122 %p_x_assign_1 = fmul i32 %dc_2, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_1"/></StgValue>
</operation>

<operation id="199" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:123 %scaled_4 = call i32 @generic_round<float>, i32 %p_x_assign_1, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_4"/></StgValue>
</operation>

<operation id="200" st_id="55" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:138 %p_x_assign_2 = fmul i32 %dc_3, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_2"/></StgValue>
</operation>

<operation id="201" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:139 %scaled_6 = call i32 @generic_round<float>, i32 %p_x_assign_2, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_6"/></StgValue>
</operation>

<operation id="202" st_id="55" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:154 %p_x_assign_3 = fmul i32 %dc_4, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_3"/></StgValue>
</operation>

<operation id="203" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:155 %scaled_8 = call i32 @generic_round<float>, i32 %p_x_assign_3, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_8"/></StgValue>
</operation>

<operation id="204" st_id="55" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:170 %p_x_assign_4 = fmul i32 %dc_5, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>

<operation id="205" st_id="55" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:186 %p_x_assign_5 = fmul i32 %dc_6, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>

<operation id="206" st_id="55" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:202 %p_x_assign_6 = fmul i32 %dc_7, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>

<operation id="207" st_id="55" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:218 %p_x_assign_7 = fmul i32 %dc_8, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="208" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:91 %scaled = call i32 @generic_round<float>, i32 %p_x_assign_9, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>

<operation id="209" st_id="56" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:98 %tmp_3 = fcmp_ogt  i32 %scaled, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="210" st_id="56" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:100 %tmp_5 = fcmp_olt  i32 %scaled, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="211" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:107 %scaled_2 = call i32 @generic_round<float>, i32 %p_x_assign_s, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_2"/></StgValue>
</operation>

<operation id="212" st_id="56" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:114 %tmp_7 = fcmp_ogt  i32 %scaled_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="213" st_id="56" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:116 %tmp_s = fcmp_olt  i32 %scaled_2, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="214" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:123 %scaled_4 = call i32 @generic_round<float>, i32 %p_x_assign_1, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_4"/></StgValue>
</operation>

<operation id="215" st_id="56" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:130 %tmp_8 = fcmp_ogt  i32 %scaled_4, i32 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="216" st_id="56" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:132 %tmp_10 = fcmp_olt  i32 %scaled_4, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="217" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:139 %scaled_6 = call i32 @generic_round<float>, i32 %p_x_assign_2, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_6"/></StgValue>
</operation>

<operation id="218" st_id="56" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:146 %tmp_12 = fcmp_ogt  i32 %scaled_6, i32 1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="219" st_id="56" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:148 %tmp_13 = fcmp_olt  i32 %scaled_6, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="220" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:155 %scaled_8 = call i32 @generic_round<float>, i32 %p_x_assign_3, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_8"/></StgValue>
</operation>

<operation id="221" st_id="56" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:162 %tmp_15 = fcmp_ogt  i32 %scaled_8, i32 1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="222" st_id="56" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:164 %tmp_16 = fcmp_olt  i32 %scaled_8, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="223" st_id="56" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:170 %p_x_assign_4 = fmul i32 %dc_5, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>

<operation id="224" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:171 %scaled_10 = call i32 @generic_round<float>, i32 %p_x_assign_4, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_10"/></StgValue>
</operation>

<operation id="225" st_id="56" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:186 %p_x_assign_5 = fmul i32 %dc_6, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>

<operation id="226" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:187 %scaled_12 = call i32 @generic_round<float>, i32 %p_x_assign_5, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_12"/></StgValue>
</operation>

<operation id="227" st_id="56" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:202 %p_x_assign_6 = fmul i32 %dc_7, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>

<operation id="228" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:203 %scaled_14 = call i32 @generic_round<float>, i32 %p_x_assign_6, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_14"/></StgValue>
</operation>

<operation id="229" st_id="56" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:218 %p_x_assign_7 = fmul i32 %dc_8, i32 %scale

]]></Node>
<StgValue><ssdm name="p_x_assign_7"/></StgValue>
</operation>

<operation id="230" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:219 %scaled_16 = call i32 @generic_round<float>, i32 %p_x_assign_7, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_16"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="231" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
entry:92 %bitcast_ln22 = bitcast i32 %scaled

]]></Node>
<StgValue><ssdm name="bitcast_ln22"/></StgValue>
</operation>

<operation id="232" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:93 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="233" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="23" op_0_bw="32">
<![CDATA[
entry:94 %trunc_ln22 = trunc i32 %bitcast_ln22

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="234" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:95 %icmp_ln22 = icmp_ne  i8 %tmp_2, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="235" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:96 %icmp_ln22_1 = icmp_eq  i23 %trunc_ln22, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_1"/></StgValue>
</operation>

<operation id="236" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:97 %or_ln22_9 = or i1 %icmp_ln22_1, i1 %icmp_ln22

]]></Node>
<StgValue><ssdm name="or_ln22_9"/></StgValue>
</operation>

<operation id="237" st_id="57" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:98 %tmp_3 = fcmp_ogt  i32 %scaled, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="238" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:99 %and_ln22 = and i1 %or_ln22_9, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln22"/></StgValue>
</operation>

<operation id="239" st_id="57" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:100 %tmp_5 = fcmp_olt  i32 %scaled, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="240" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:101 %and_ln22_1 = and i1 %or_ln22_9, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln22_1"/></StgValue>
</operation>

<operation id="241" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:102 %select_ln22 = select i1 %and_ln22, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln22"/></StgValue>
</operation>

<operation id="242" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:103 %or_ln22 = or i1 %and_ln22, i1 %and_ln22_1

]]></Node>
<StgValue><ssdm name="or_ln22"/></StgValue>
</operation>

<operation id="243" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:104 %scaled_1 = select i1 %or_ln22, i32 %select_ln22, i32 %scaled

]]></Node>
<StgValue><ssdm name="scaled_1"/></StgValue>
</operation>

<operation id="244" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
entry:108 %bitcast_ln22_1 = bitcast i32 %scaled_2

]]></Node>
<StgValue><ssdm name="bitcast_ln22_1"/></StgValue>
</operation>

<operation id="245" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:109 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="246" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="23" op_0_bw="32">
<![CDATA[
entry:110 %trunc_ln22_1 = trunc i32 %bitcast_ln22_1

]]></Node>
<StgValue><ssdm name="trunc_ln22_1"/></StgValue>
</operation>

<operation id="247" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:111 %icmp_ln22_2 = icmp_ne  i8 %tmp_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln22_2"/></StgValue>
</operation>

<operation id="248" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:112 %icmp_ln22_3 = icmp_eq  i23 %trunc_ln22_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_3"/></StgValue>
</operation>

<operation id="249" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:113 %or_ln22_10 = or i1 %icmp_ln22_3, i1 %icmp_ln22_2

]]></Node>
<StgValue><ssdm name="or_ln22_10"/></StgValue>
</operation>

<operation id="250" st_id="57" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:114 %tmp_7 = fcmp_ogt  i32 %scaled_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="251" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:115 %and_ln22_2 = and i1 %or_ln22_10, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln22_2"/></StgValue>
</operation>

<operation id="252" st_id="57" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:116 %tmp_s = fcmp_olt  i32 %scaled_2, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="253" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:117 %and_ln22_3 = and i1 %or_ln22_10, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln22_3"/></StgValue>
</operation>

<operation id="254" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:118 %select_ln22_2 = select i1 %and_ln22_2, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln22_2"/></StgValue>
</operation>

<operation id="255" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:119 %or_ln22_1 = or i1 %and_ln22_2, i1 %and_ln22_3

]]></Node>
<StgValue><ssdm name="or_ln22_1"/></StgValue>
</operation>

<operation id="256" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:120 %scaled_3 = select i1 %or_ln22_1, i32 %select_ln22_2, i32 %scaled_2

]]></Node>
<StgValue><ssdm name="scaled_3"/></StgValue>
</operation>

<operation id="257" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
entry:124 %bitcast_ln22_2 = bitcast i32 %scaled_4

]]></Node>
<StgValue><ssdm name="bitcast_ln22_2"/></StgValue>
</operation>

<operation id="258" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:125 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="259" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="23" op_0_bw="32">
<![CDATA[
entry:126 %trunc_ln22_2 = trunc i32 %bitcast_ln22_2

]]></Node>
<StgValue><ssdm name="trunc_ln22_2"/></StgValue>
</operation>

<operation id="260" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:127 %icmp_ln22_4 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln22_4"/></StgValue>
</operation>

<operation id="261" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:128 %icmp_ln22_5 = icmp_eq  i23 %trunc_ln22_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_5"/></StgValue>
</operation>

<operation id="262" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:129 %or_ln22_11 = or i1 %icmp_ln22_5, i1 %icmp_ln22_4

]]></Node>
<StgValue><ssdm name="or_ln22_11"/></StgValue>
</operation>

<operation id="263" st_id="57" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:130 %tmp_8 = fcmp_ogt  i32 %scaled_4, i32 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="264" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:131 %and_ln22_4 = and i1 %or_ln22_11, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln22_4"/></StgValue>
</operation>

<operation id="265" st_id="57" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:132 %tmp_10 = fcmp_olt  i32 %scaled_4, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="266" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:133 %and_ln22_5 = and i1 %or_ln22_11, i1 %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln22_5"/></StgValue>
</operation>

<operation id="267" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:134 %select_ln22_4 = select i1 %and_ln22_4, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln22_4"/></StgValue>
</operation>

<operation id="268" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:135 %or_ln22_2 = or i1 %and_ln22_4, i1 %and_ln22_5

]]></Node>
<StgValue><ssdm name="or_ln22_2"/></StgValue>
</operation>

<operation id="269" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:136 %scaled_5 = select i1 %or_ln22_2, i32 %select_ln22_4, i32 %scaled_4

]]></Node>
<StgValue><ssdm name="scaled_5"/></StgValue>
</operation>

<operation id="270" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
entry:140 %bitcast_ln22_3 = bitcast i32 %scaled_6

]]></Node>
<StgValue><ssdm name="bitcast_ln22_3"/></StgValue>
</operation>

<operation id="271" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:141 %tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="272" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="23" op_0_bw="32">
<![CDATA[
entry:142 %trunc_ln22_3 = trunc i32 %bitcast_ln22_3

]]></Node>
<StgValue><ssdm name="trunc_ln22_3"/></StgValue>
</operation>

<operation id="273" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:143 %icmp_ln22_6 = icmp_ne  i8 %tmp_11, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln22_6"/></StgValue>
</operation>

<operation id="274" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:144 %icmp_ln22_7 = icmp_eq  i23 %trunc_ln22_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_7"/></StgValue>
</operation>

<operation id="275" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:145 %or_ln22_12 = or i1 %icmp_ln22_7, i1 %icmp_ln22_6

]]></Node>
<StgValue><ssdm name="or_ln22_12"/></StgValue>
</operation>

<operation id="276" st_id="57" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:146 %tmp_12 = fcmp_ogt  i32 %scaled_6, i32 1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="277" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:147 %and_ln22_6 = and i1 %or_ln22_12, i1 %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln22_6"/></StgValue>
</operation>

<operation id="278" st_id="57" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:148 %tmp_13 = fcmp_olt  i32 %scaled_6, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="279" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:149 %and_ln22_7 = and i1 %or_ln22_12, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln22_7"/></StgValue>
</operation>

<operation id="280" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:150 %select_ln22_6 = select i1 %and_ln22_6, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln22_6"/></StgValue>
</operation>

<operation id="281" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:151 %or_ln22_3 = or i1 %and_ln22_6, i1 %and_ln22_7

]]></Node>
<StgValue><ssdm name="or_ln22_3"/></StgValue>
</operation>

<operation id="282" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:152 %scaled_7 = select i1 %or_ln22_3, i32 %select_ln22_6, i32 %scaled_6

]]></Node>
<StgValue><ssdm name="scaled_7"/></StgValue>
</operation>

<operation id="283" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
entry:156 %bitcast_ln22_4 = bitcast i32 %scaled_8

]]></Node>
<StgValue><ssdm name="bitcast_ln22_4"/></StgValue>
</operation>

<operation id="284" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:157 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="285" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="23" op_0_bw="32">
<![CDATA[
entry:158 %trunc_ln22_4 = trunc i32 %bitcast_ln22_4

]]></Node>
<StgValue><ssdm name="trunc_ln22_4"/></StgValue>
</operation>

<operation id="286" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:159 %icmp_ln22_8 = icmp_ne  i8 %tmp_14, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln22_8"/></StgValue>
</operation>

<operation id="287" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:160 %icmp_ln22_9 = icmp_eq  i23 %trunc_ln22_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_9"/></StgValue>
</operation>

<operation id="288" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:161 %or_ln22_13 = or i1 %icmp_ln22_9, i1 %icmp_ln22_8

]]></Node>
<StgValue><ssdm name="or_ln22_13"/></StgValue>
</operation>

<operation id="289" st_id="57" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:162 %tmp_15 = fcmp_ogt  i32 %scaled_8, i32 1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="290" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:163 %and_ln22_8 = and i1 %or_ln22_13, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln22_8"/></StgValue>
</operation>

<operation id="291" st_id="57" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:164 %tmp_16 = fcmp_olt  i32 %scaled_8, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="292" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:165 %and_ln22_9 = and i1 %or_ln22_13, i1 %tmp_16

]]></Node>
<StgValue><ssdm name="and_ln22_9"/></StgValue>
</operation>

<operation id="293" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:166 %select_ln22_8 = select i1 %and_ln22_8, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln22_8"/></StgValue>
</operation>

<operation id="294" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:167 %or_ln22_4 = or i1 %and_ln22_8, i1 %and_ln22_9

]]></Node>
<StgValue><ssdm name="or_ln22_4"/></StgValue>
</operation>

<operation id="295" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:168 %scaled_9 = select i1 %or_ln22_4, i32 %select_ln22_8, i32 %scaled_8

]]></Node>
<StgValue><ssdm name="scaled_9"/></StgValue>
</operation>

<operation id="296" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:171 %scaled_10 = call i32 @generic_round<float>, i32 %p_x_assign_4, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_10"/></StgValue>
</operation>

<operation id="297" st_id="57" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:178 %tmp_18 = fcmp_ogt  i32 %scaled_10, i32 1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="298" st_id="57" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:180 %tmp_19 = fcmp_olt  i32 %scaled_10, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="299" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:187 %scaled_12 = call i32 @generic_round<float>, i32 %p_x_assign_5, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_12"/></StgValue>
</operation>

<operation id="300" st_id="57" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:194 %tmp_21 = fcmp_ogt  i32 %scaled_12, i32 1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="301" st_id="57" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:196 %tmp_22 = fcmp_olt  i32 %scaled_12, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="302" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:203 %scaled_14 = call i32 @generic_round<float>, i32 %p_x_assign_6, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_14"/></StgValue>
</operation>

<operation id="303" st_id="57" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:210 %tmp_24 = fcmp_ogt  i32 %scaled_14, i32 1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="304" st_id="57" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:212 %tmp_25 = fcmp_olt  i32 %scaled_14, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="305" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="23" op_3_bw="24">
<![CDATA[
entry:219 %scaled_16 = call i32 @generic_round<float>, i32 %p_x_assign_7, i23 %mask_table, i24 %one_half_table

]]></Node>
<StgValue><ssdm name="scaled_16"/></StgValue>
</operation>

<operation id="306" st_id="57" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:226 %tmp_27 = fcmp_ogt  i32 %scaled_16, i32 1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="307" st_id="57" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:228 %tmp_28 = fcmp_olt  i32 %scaled_16, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="308" st_id="58" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:105 %div1 = fdiv i32 %scaled_1, i32 %scale

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="309" st_id="58" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:121 %div16_s = fdiv i32 %scaled_3, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_s"/></StgValue>
</operation>

<operation id="310" st_id="58" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:137 %div16_3 = fdiv i32 %scaled_5, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_3"/></StgValue>
</operation>

<operation id="311" st_id="58" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:153 %div16_1 = fdiv i32 %scaled_7, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1"/></StgValue>
</operation>

<operation id="312" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
entry:172 %bitcast_ln22_5 = bitcast i32 %scaled_10

]]></Node>
<StgValue><ssdm name="bitcast_ln22_5"/></StgValue>
</operation>

<operation id="313" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:173 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="314" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="23" op_0_bw="32">
<![CDATA[
entry:174 %trunc_ln22_5 = trunc i32 %bitcast_ln22_5

]]></Node>
<StgValue><ssdm name="trunc_ln22_5"/></StgValue>
</operation>

<operation id="315" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:175 %icmp_ln22_10 = icmp_ne  i8 %tmp_17, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln22_10"/></StgValue>
</operation>

<operation id="316" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:176 %icmp_ln22_11 = icmp_eq  i23 %trunc_ln22_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_11"/></StgValue>
</operation>

<operation id="317" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:177 %or_ln22_14 = or i1 %icmp_ln22_11, i1 %icmp_ln22_10

]]></Node>
<StgValue><ssdm name="or_ln22_14"/></StgValue>
</operation>

<operation id="318" st_id="58" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:178 %tmp_18 = fcmp_ogt  i32 %scaled_10, i32 1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="319" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:179 %and_ln22_10 = and i1 %or_ln22_14, i1 %tmp_18

]]></Node>
<StgValue><ssdm name="and_ln22_10"/></StgValue>
</operation>

<operation id="320" st_id="58" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:180 %tmp_19 = fcmp_olt  i32 %scaled_10, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="321" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:181 %and_ln22_11 = and i1 %or_ln22_14, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln22_11"/></StgValue>
</operation>

<operation id="322" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:182 %select_ln22_10 = select i1 %and_ln22_10, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln22_10"/></StgValue>
</operation>

<operation id="323" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:183 %or_ln22_5 = or i1 %and_ln22_10, i1 %and_ln22_11

]]></Node>
<StgValue><ssdm name="or_ln22_5"/></StgValue>
</operation>

<operation id="324" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:184 %scaled_11 = select i1 %or_ln22_5, i32 %select_ln22_10, i32 %scaled_10

]]></Node>
<StgValue><ssdm name="scaled_11"/></StgValue>
</operation>

<operation id="325" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
entry:188 %bitcast_ln22_6 = bitcast i32 %scaled_12

]]></Node>
<StgValue><ssdm name="bitcast_ln22_6"/></StgValue>
</operation>

<operation id="326" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:189 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="327" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="23" op_0_bw="32">
<![CDATA[
entry:190 %trunc_ln22_6 = trunc i32 %bitcast_ln22_6

]]></Node>
<StgValue><ssdm name="trunc_ln22_6"/></StgValue>
</operation>

<operation id="328" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:191 %icmp_ln22_12 = icmp_ne  i8 %tmp_20, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln22_12"/></StgValue>
</operation>

<operation id="329" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:192 %icmp_ln22_13 = icmp_eq  i23 %trunc_ln22_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_13"/></StgValue>
</operation>

<operation id="330" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:193 %or_ln22_15 = or i1 %icmp_ln22_13, i1 %icmp_ln22_12

]]></Node>
<StgValue><ssdm name="or_ln22_15"/></StgValue>
</operation>

<operation id="331" st_id="58" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:194 %tmp_21 = fcmp_ogt  i32 %scaled_12, i32 1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="332" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:195 %and_ln22_12 = and i1 %or_ln22_15, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="and_ln22_12"/></StgValue>
</operation>

<operation id="333" st_id="58" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:196 %tmp_22 = fcmp_olt  i32 %scaled_12, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="334" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:197 %and_ln22_13 = and i1 %or_ln22_15, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="and_ln22_13"/></StgValue>
</operation>

<operation id="335" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:198 %select_ln22_12 = select i1 %and_ln22_12, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln22_12"/></StgValue>
</operation>

<operation id="336" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:199 %or_ln22_6 = or i1 %and_ln22_12, i1 %and_ln22_13

]]></Node>
<StgValue><ssdm name="or_ln22_6"/></StgValue>
</operation>

<operation id="337" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:200 %scaled_13 = select i1 %or_ln22_6, i32 %select_ln22_12, i32 %scaled_12

]]></Node>
<StgValue><ssdm name="scaled_13"/></StgValue>
</operation>

<operation id="338" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
entry:204 %bitcast_ln22_7 = bitcast i32 %scaled_14

]]></Node>
<StgValue><ssdm name="bitcast_ln22_7"/></StgValue>
</operation>

<operation id="339" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:205 %tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="340" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="23" op_0_bw="32">
<![CDATA[
entry:206 %trunc_ln22_7 = trunc i32 %bitcast_ln22_7

]]></Node>
<StgValue><ssdm name="trunc_ln22_7"/></StgValue>
</operation>

<operation id="341" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:207 %icmp_ln22_14 = icmp_ne  i8 %tmp_23, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln22_14"/></StgValue>
</operation>

<operation id="342" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:208 %icmp_ln22_15 = icmp_eq  i23 %trunc_ln22_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_15"/></StgValue>
</operation>

<operation id="343" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:209 %or_ln22_16 = or i1 %icmp_ln22_15, i1 %icmp_ln22_14

]]></Node>
<StgValue><ssdm name="or_ln22_16"/></StgValue>
</operation>

<operation id="344" st_id="58" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:210 %tmp_24 = fcmp_ogt  i32 %scaled_14, i32 1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="345" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:211 %and_ln22_14 = and i1 %or_ln22_16, i1 %tmp_24

]]></Node>
<StgValue><ssdm name="and_ln22_14"/></StgValue>
</operation>

<operation id="346" st_id="58" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:212 %tmp_25 = fcmp_olt  i32 %scaled_14, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="347" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:213 %and_ln22_15 = and i1 %or_ln22_16, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="and_ln22_15"/></StgValue>
</operation>

<operation id="348" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:214 %select_ln22_14 = select i1 %and_ln22_14, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln22_14"/></StgValue>
</operation>

<operation id="349" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:215 %or_ln22_7 = or i1 %and_ln22_14, i1 %and_ln22_15

]]></Node>
<StgValue><ssdm name="or_ln22_7"/></StgValue>
</operation>

<operation id="350" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:216 %scaled_15 = select i1 %or_ln22_7, i32 %select_ln22_14, i32 %scaled_14

]]></Node>
<StgValue><ssdm name="scaled_15"/></StgValue>
</operation>

<operation id="351" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
entry:220 %bitcast_ln22_8 = bitcast i32 %scaled_16

]]></Node>
<StgValue><ssdm name="bitcast_ln22_8"/></StgValue>
</operation>

<operation id="352" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:221 %tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln22_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="353" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="23" op_0_bw="32">
<![CDATA[
entry:222 %trunc_ln22_8 = trunc i32 %bitcast_ln22_8

]]></Node>
<StgValue><ssdm name="trunc_ln22_8"/></StgValue>
</operation>

<operation id="354" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:223 %icmp_ln22_16 = icmp_ne  i8 %tmp_26, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln22_16"/></StgValue>
</operation>

<operation id="355" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:224 %icmp_ln22_17 = icmp_eq  i23 %trunc_ln22_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln22_17"/></StgValue>
</operation>

<operation id="356" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:225 %or_ln22_17 = or i1 %icmp_ln22_17, i1 %icmp_ln22_16

]]></Node>
<StgValue><ssdm name="or_ln22_17"/></StgValue>
</operation>

<operation id="357" st_id="58" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:226 %tmp_27 = fcmp_ogt  i32 %scaled_16, i32 1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="358" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:227 %and_ln22_16 = and i1 %or_ln22_17, i1 %tmp_27

]]></Node>
<StgValue><ssdm name="and_ln22_16"/></StgValue>
</operation>

<operation id="359" st_id="58" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:228 %tmp_28 = fcmp_olt  i32 %scaled_16, i32 -1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="360" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:229 %and_ln22_17 = and i1 %or_ln22_17, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln22_17"/></StgValue>
</operation>

<operation id="361" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:230 %select_ln22_16 = select i1 %and_ln22_16, i32 1, i32 -1

]]></Node>
<StgValue><ssdm name="select_ln22_16"/></StgValue>
</operation>

<operation id="362" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:231 %or_ln22_8 = or i1 %and_ln22_16, i1 %and_ln22_17

]]></Node>
<StgValue><ssdm name="or_ln22_8"/></StgValue>
</operation>

<operation id="363" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:232 %scaled_17 = select i1 %or_ln22_8, i32 %select_ln22_16, i32 %scaled_16

]]></Node>
<StgValue><ssdm name="scaled_17"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="364" st_id="59" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:105 %div1 = fdiv i32 %scaled_1, i32 %scale

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="365" st_id="59" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:121 %div16_s = fdiv i32 %scaled_3, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_s"/></StgValue>
</operation>

<operation id="366" st_id="59" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:137 %div16_3 = fdiv i32 %scaled_5, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_3"/></StgValue>
</operation>

<operation id="367" st_id="59" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:153 %div16_1 = fdiv i32 %scaled_7, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1"/></StgValue>
</operation>

<operation id="368" st_id="59" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:169 %div16_1_1 = fdiv i32 %scaled_9, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1_1"/></StgValue>
</operation>

<operation id="369" st_id="59" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:185 %div16_1_2 = fdiv i32 %scaled_11, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1_2"/></StgValue>
</operation>

<operation id="370" st_id="59" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:201 %div16_2 = fdiv i32 %scaled_13, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2"/></StgValue>
</operation>

<operation id="371" st_id="59" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:217 %div16_2_1 = fdiv i32 %scaled_15, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2_1"/></StgValue>
</operation>

<operation id="372" st_id="59" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:233 %div16_2_2 = fdiv i32 %scaled_17, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="373" st_id="60" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:105 %div1 = fdiv i32 %scaled_1, i32 %scale

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="374" st_id="60" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:121 %div16_s = fdiv i32 %scaled_3, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_s"/></StgValue>
</operation>

<operation id="375" st_id="60" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:137 %div16_3 = fdiv i32 %scaled_5, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_3"/></StgValue>
</operation>

<operation id="376" st_id="60" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:153 %div16_1 = fdiv i32 %scaled_7, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1"/></StgValue>
</operation>

<operation id="377" st_id="60" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:169 %div16_1_1 = fdiv i32 %scaled_9, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1_1"/></StgValue>
</operation>

<operation id="378" st_id="60" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:185 %div16_1_2 = fdiv i32 %scaled_11, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1_2"/></StgValue>
</operation>

<operation id="379" st_id="60" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:201 %div16_2 = fdiv i32 %scaled_13, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2"/></StgValue>
</operation>

<operation id="380" st_id="60" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:217 %div16_2_1 = fdiv i32 %scaled_15, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2_1"/></StgValue>
</operation>

<operation id="381" st_id="60" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:233 %div16_2_2 = fdiv i32 %scaled_17, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2_2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="382" st_id="61" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:105 %div1 = fdiv i32 %scaled_1, i32 %scale

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="383" st_id="61" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:121 %div16_s = fdiv i32 %scaled_3, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_s"/></StgValue>
</operation>

<operation id="384" st_id="61" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:137 %div16_3 = fdiv i32 %scaled_5, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_3"/></StgValue>
</operation>

<operation id="385" st_id="61" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:153 %div16_1 = fdiv i32 %scaled_7, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1"/></StgValue>
</operation>

<operation id="386" st_id="61" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:169 %div16_1_1 = fdiv i32 %scaled_9, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1_1"/></StgValue>
</operation>

<operation id="387" st_id="61" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:185 %div16_1_2 = fdiv i32 %scaled_11, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1_2"/></StgValue>
</operation>

<operation id="388" st_id="61" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:201 %div16_2 = fdiv i32 %scaled_13, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2"/></StgValue>
</operation>

<operation id="389" st_id="61" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:217 %div16_2_1 = fdiv i32 %scaled_15, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2_1"/></StgValue>
</operation>

<operation id="390" st_id="61" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:233 %div16_2_2 = fdiv i32 %scaled_17, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2_2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="391" st_id="62" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:105 %div1 = fdiv i32 %scaled_1, i32 %scale

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="392" st_id="62" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:121 %div16_s = fdiv i32 %scaled_3, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_s"/></StgValue>
</operation>

<operation id="393" st_id="62" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:137 %div16_3 = fdiv i32 %scaled_5, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_3"/></StgValue>
</operation>

<operation id="394" st_id="62" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:153 %div16_1 = fdiv i32 %scaled_7, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1"/></StgValue>
</operation>

<operation id="395" st_id="62" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:169 %div16_1_1 = fdiv i32 %scaled_9, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1_1"/></StgValue>
</operation>

<operation id="396" st_id="62" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:185 %div16_1_2 = fdiv i32 %scaled_11, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1_2"/></StgValue>
</operation>

<operation id="397" st_id="62" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:201 %div16_2 = fdiv i32 %scaled_13, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2"/></StgValue>
</operation>

<operation id="398" st_id="62" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:217 %div16_2_1 = fdiv i32 %scaled_15, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2_1"/></StgValue>
</operation>

<operation id="399" st_id="62" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:233 %div16_2_2 = fdiv i32 %scaled_17, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="400" st_id="63" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:105 %div1 = fdiv i32 %scaled_1, i32 %scale

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="401" st_id="63" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:121 %div16_s = fdiv i32 %scaled_3, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_s"/></StgValue>
</operation>

<operation id="402" st_id="63" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:137 %div16_3 = fdiv i32 %scaled_5, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_3"/></StgValue>
</operation>

<operation id="403" st_id="63" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:153 %div16_1 = fdiv i32 %scaled_7, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1"/></StgValue>
</operation>

<operation id="404" st_id="63" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:169 %div16_1_1 = fdiv i32 %scaled_9, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1_1"/></StgValue>
</operation>

<operation id="405" st_id="63" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:185 %div16_1_2 = fdiv i32 %scaled_11, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1_2"/></StgValue>
</operation>

<operation id="406" st_id="63" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:201 %div16_2 = fdiv i32 %scaled_13, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2"/></StgValue>
</operation>

<operation id="407" st_id="63" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:217 %div16_2_1 = fdiv i32 %scaled_15, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2_1"/></StgValue>
</operation>

<operation id="408" st_id="63" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:233 %div16_2_2 = fdiv i32 %scaled_17, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="409" st_id="64" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:105 %div1 = fdiv i32 %scaled_1, i32 %scale

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="410" st_id="64" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:121 %div16_s = fdiv i32 %scaled_3, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_s"/></StgValue>
</operation>

<operation id="411" st_id="64" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:137 %div16_3 = fdiv i32 %scaled_5, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_3"/></StgValue>
</operation>

<operation id="412" st_id="64" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:153 %div16_1 = fdiv i32 %scaled_7, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1"/></StgValue>
</operation>

<operation id="413" st_id="64" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:169 %div16_1_1 = fdiv i32 %scaled_9, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1_1"/></StgValue>
</operation>

<operation id="414" st_id="64" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:185 %div16_1_2 = fdiv i32 %scaled_11, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1_2"/></StgValue>
</operation>

<operation id="415" st_id="64" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:201 %div16_2 = fdiv i32 %scaled_13, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2"/></StgValue>
</operation>

<operation id="416" st_id="64" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:217 %div16_2_1 = fdiv i32 %scaled_15, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2_1"/></StgValue>
</operation>

<operation id="417" st_id="64" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:233 %div16_2_2 = fdiv i32 %scaled_17, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2_2"/></StgValue>
</operation>

<operation id="418" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
entry:234 %bitcast_ln23 = bitcast i32 %div1

]]></Node>
<StgValue><ssdm name="bitcast_ln23"/></StgValue>
</operation>

<operation id="419" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:235 %output_0_addr = getelementptr i32 %output_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_0_addr"/></StgValue>
</operation>

<operation id="420" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:236 %store_ln23 = store i32 %bitcast_ln23, i2 %output_0_addr

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="421" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
entry:237 %bitcast_ln23_1 = bitcast i32 %div16_1

]]></Node>
<StgValue><ssdm name="bitcast_ln23_1"/></StgValue>
</operation>

<operation id="422" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:238 %output_0_addr_1 = getelementptr i32 %output_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_0_addr_1"/></StgValue>
</operation>

<operation id="423" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:239 %store_ln23 = store i32 %bitcast_ln23_1, i2 %output_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="424" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
entry:243 %bitcast_ln23_3 = bitcast i32 %div16_s

]]></Node>
<StgValue><ssdm name="bitcast_ln23_3"/></StgValue>
</operation>

<operation id="425" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:244 %output_1_addr = getelementptr i32 %output_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_1_addr"/></StgValue>
</operation>

<operation id="426" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:245 %store_ln23 = store i32 %bitcast_ln23_3, i2 %output_1_addr

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="427" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
entry:252 %bitcast_ln23_6 = bitcast i32 %div16_3

]]></Node>
<StgValue><ssdm name="bitcast_ln23_6"/></StgValue>
</operation>

<operation id="428" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:253 %output_2_addr = getelementptr i32 %output_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_2_addr"/></StgValue>
</operation>

<operation id="429" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:254 %store_ln23 = store i32 %bitcast_ln23_6, i2 %output_2_addr

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="430" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln10"/></StgValue>
</operation>

<operation id="431" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="432" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="433" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="434" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="435" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="436" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="437" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="438" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="439" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="440" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="441" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="442" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="443" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="444" st_id="65" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:169 %div16_1_1 = fdiv i32 %scaled_9, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1_1"/></StgValue>
</operation>

<operation id="445" st_id="65" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:185 %div16_1_2 = fdiv i32 %scaled_11, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_1_2"/></StgValue>
</operation>

<operation id="446" st_id="65" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:201 %div16_2 = fdiv i32 %scaled_13, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2"/></StgValue>
</operation>

<operation id="447" st_id="65" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:217 %div16_2_1 = fdiv i32 %scaled_15, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2_1"/></StgValue>
</operation>

<operation id="448" st_id="65" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:233 %div16_2_2 = fdiv i32 %scaled_17, i32 %scale

]]></Node>
<StgValue><ssdm name="div16_2_2"/></StgValue>
</operation>

<operation id="449" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
entry:240 %bitcast_ln23_2 = bitcast i32 %div16_2

]]></Node>
<StgValue><ssdm name="bitcast_ln23_2"/></StgValue>
</operation>

<operation id="450" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:241 %output_0_addr_2 = getelementptr i32 %output_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_0_addr_2"/></StgValue>
</operation>

<operation id="451" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:242 %store_ln23 = store i32 %bitcast_ln23_2, i2 %output_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="452" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
entry:246 %bitcast_ln23_4 = bitcast i32 %div16_1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln23_4"/></StgValue>
</operation>

<operation id="453" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:247 %output_1_addr_1 = getelementptr i32 %output_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_1_addr_1"/></StgValue>
</operation>

<operation id="454" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:248 %store_ln23 = store i32 %bitcast_ln23_4, i2 %output_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="455" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
entry:249 %bitcast_ln23_5 = bitcast i32 %div16_2_1

]]></Node>
<StgValue><ssdm name="bitcast_ln23_5"/></StgValue>
</operation>

<operation id="456" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:250 %output_1_addr_2 = getelementptr i32 %output_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_1_addr_2"/></StgValue>
</operation>

<operation id="457" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:251 %store_ln23 = store i32 %bitcast_ln23_5, i2 %output_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="458" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
entry:255 %bitcast_ln23_7 = bitcast i32 %div16_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln23_7"/></StgValue>
</operation>

<operation id="459" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:256 %output_2_addr_1 = getelementptr i32 %output_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_2_addr_1"/></StgValue>
</operation>

<operation id="460" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:257 %store_ln23 = store i32 %bitcast_ln23_7, i2 %output_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="461" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
entry:258 %bitcast_ln23_8 = bitcast i32 %div16_2_2

]]></Node>
<StgValue><ssdm name="bitcast_ln23_8"/></StgValue>
</operation>

<operation id="462" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:259 %output_2_addr_2 = getelementptr i32 %output_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_2_addr_2"/></StgValue>
</operation>

<operation id="463" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
entry:260 %store_ln23 = store i32 %bitcast_ln23_8, i2 %output_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="464" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0">
<![CDATA[
entry:261 %ret_ln26 = ret

]]></Node>
<StgValue><ssdm name="ret_ln26"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
