Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct 30 09:38:37 2023
| Host         : DESKTOP-V1MUKKM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file updown_counter_3bit_timing_summary_routed.rpt -pb updown_counter_3bit_timing_summary_routed.pb -rpx updown_counter_3bit_timing_summary_routed.rpx -warn_on_violation
| Design       : updown_counter_3bit
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   19          inf        0.000                      0                   19           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 3.983ns (67.417%)  route 1.925ns (32.583%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  state_reg[2]/Q
                         net (fo=6, routed)           1.925     2.381    state_OBUF[2]
    L4                   OBUF (Prop_obuf_I_O)         3.527     5.908 r  state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.908    state[2]
    L4                                                                r  state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.855ns  (logic 4.122ns (70.406%)  route 1.733ns (29.594%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  state_reg[1]/Q
                         net (fo=6, routed)           1.733     2.152    state_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.703     5.855 r  state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.855    state[1]
    M4                                                                r  state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.846ns  (logic 3.999ns (68.401%)  route 1.847ns (31.599%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  state_reg[0]/Q
                         net (fo=5, routed)           1.847     2.303    state_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         3.543     5.846 r  state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.846    state[0]
    M2                                                                r  state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.555ns  (logic 1.648ns (36.179%)  route 2.907ns (63.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.977     3.501    rst_IBUF
    SLICE_X85Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.625 f  x_reg_i_1/O
                         net (fo=6, routed)           0.929     4.555    x_reg_i_1_n_0
    SLICE_X85Y123        FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.555ns  (logic 1.648ns (36.179%)  route 2.907ns (63.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.977     3.501    rst_IBUF
    SLICE_X85Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.625 f  x_reg_i_1/O
                         net (fo=6, routed)           0.929     4.555    x_reg_i_1_n_0
    SLICE_X85Y123        FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.555ns  (logic 1.648ns (36.179%)  route 2.907ns (63.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.977     3.501    rst_IBUF
    SLICE_X85Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.625 f  x_reg_i_1/O
                         net (fo=6, routed)           0.929     4.555    x_reg_i_1_n_0
    SLICE_X85Y123        FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ud_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.555ns  (logic 1.648ns (36.179%)  route 2.907ns (63.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.977     3.501    rst_IBUF
    SLICE_X85Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.625 f  x_reg_i_1/O
                         net (fo=6, routed)           0.929     4.555    x_reg_i_1_n_0
    SLICE_X85Y123        FDPE                                         f  ud_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_reg_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.555ns  (logic 1.648ns (36.179%)  route 2.907ns (63.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.977     3.501    rst_IBUF
    SLICE_X85Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.625 f  x_reg_i_1/O
                         net (fo=6, routed)           0.929     4.555    x_reg_i_1_n_0
    SLICE_X84Y123        FDCE                                         f  x_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            x_trig_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.555ns  (logic 1.648ns (36.179%)  route 2.907ns (63.821%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.977     3.501    rst_IBUF
    SLICE_X85Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.625 f  x_reg_i_1/O
                         net (fo=6, routed)           0.929     4.555    x_reg_i_1_n_0
    SLICE_X84Y123        FDCE                                         f  x_trig_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            x_trig_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.927ns  (logic 1.592ns (54.405%)  route 1.335ns (45.595%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    K4                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  x_IBUF_inst/O
                         net (fo=2, routed)           1.335     2.803    x_IBUF
    SLICE_X84Y123        LUT2 (Prop_lut2_I0_O)        0.124     2.927 r  x_trig_i_1/O
                         net (fo=1, routed)           0.000     2.927    x_trig_i_1_n_0
    SLICE_X84Y123        FDCE                                         r  x_trig_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            x_trig_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDCE                         0.000     0.000 r  x_reg_reg/C
    SLICE_X84Y123        FDCE (Prop_fdce_C_Q)         0.148     0.148 f  x_reg_reg/Q
                         net (fo=1, routed)           0.059     0.207    x_reg
    SLICE_X84Y123        LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  x_trig_i_1/O
                         net (fo=1, routed)           0.000     0.305    x_trig_i_1_n_0
    SLICE_X84Y123        FDCE                                         r  x_trig_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDCE                         0.000     0.000 r  x_trig_reg/C
    SLICE_X84Y123        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  x_trig_reg/Q
                         net (fo=4, routed)           0.104     0.268    x_trig
    SLICE_X85Y123        LUT5 (Prop_lut5_I0_O)        0.045     0.313 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.313    state[0]_i_1_n_0
    SLICE_X85Y123        FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDCE                         0.000     0.000 r  x_trig_reg/C
    SLICE_X84Y123        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  x_trig_reg/Q
                         net (fo=4, routed)           0.105     0.269    x_trig
    SLICE_X85Y123        LUT5 (Prop_lut5_I2_O)        0.045     0.314 r  state[2]_i_2/O
                         net (fo=1, routed)           0.000     0.314    state[2]_i_2_n_0
    SLICE_X85Y123        FDCE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x_trig_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDCE                         0.000     0.000 r  x_trig_reg/C
    SLICE_X84Y123        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  x_trig_reg/Q
                         net (fo=4, routed)           0.104     0.268    x_trig
    SLICE_X85Y123        LUT5 (Prop_lut5_I1_O)        0.048     0.316 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.316    state[1]_i_1_n_0
    SLICE_X85Y123        FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ud_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.227ns (53.196%)  route 0.200ns (46.804%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  state_reg[1]/Q
                         net (fo=6, routed)           0.200     0.328    state_OBUF[1]
    SLICE_X85Y123        LUT4 (Prop_lut4_I0_O)        0.099     0.427 r  ud_i_1/O
                         net (fo=1, routed)           0.000     0.427    ud_i_1_n_0
    SLICE_X85Y123        FDPE                                         r  ud_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.186ns (39.357%)  route 0.287ns (60.643%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=5, routed)           0.171     0.312    state_OBUF[0]
    SLICE_X85Y123        LUT4 (Prop_lut4_I2_O)        0.045     0.357 r  state[2]_i_1/O
                         net (fo=4, routed)           0.116     0.473    state[2]_i_1_n_0
    SLICE_X85Y123        FDCE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.186ns (39.357%)  route 0.287ns (60.643%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=5, routed)           0.171     0.312    state_OBUF[0]
    SLICE_X85Y123        LUT4 (Prop_lut4_I2_O)        0.045     0.357 r  state[2]_i_1/O
                         net (fo=4, routed)           0.116     0.473    state[2]_i_1_n_0
    SLICE_X85Y123        FDCE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.186ns (39.357%)  route 0.287ns (60.643%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=5, routed)           0.171     0.312    state_OBUF[0]
    SLICE_X85Y123        LUT4 (Prop_lut4_I2_O)        0.045     0.357 r  state[2]_i_1/O
                         net (fo=4, routed)           0.116     0.473    state[2]_i_1_n_0
    SLICE_X85Y123        FDCE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ud_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.186ns (39.357%)  route 0.287ns (60.643%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDCE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X85Y123        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=5, routed)           0.171     0.312    state_OBUF[0]
    SLICE_X85Y123        LUT4 (Prop_lut4_I2_O)        0.045     0.357 r  state[2]_i_1/O
                         net (fo=4, routed)           0.116     0.473    state[2]_i_1_n_0
    SLICE_X85Y123        FDPE                                         r  ud_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            x_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.236ns (35.873%)  route 0.423ns (64.127%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    K4                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  x_IBUF_inst/O
                         net (fo=2, routed)           0.423     0.659    x_IBUF
    SLICE_X84Y123        FDCE                                         r  x_reg_reg/D
  -------------------------------------------------------------------    -------------------





