INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.sim/sim_1/synth/timing/xsim/TB_axis_to_bram_PCV_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_BRAM_mng
INFO: [VRFC 10-311] analyzing module SIPO_shift_reg_w_full
INFO: [VRFC 10-311] analyzing module axis_to_bram_Bias
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/new/AXIS_BRAM_mng.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXIS_BRAM_mng'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/new/SIPO_shift_reg_w_full.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SIPO_shift_reg_w_full'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sources_1/new/axis_to_bram_Kernel_Scale.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_to_bram_Kernel_Scale'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yoxo/OneDrive/Documenti/work_dir/Master_Degree_Thesis/PYNQ_SVM_CLASSIFIER/PYNQ_SVM_CLASSIFIER.srcs/sim_1/new/TB_axis_to_bram_PCV.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_axis_to_bram_PCV'
