Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/simple_dual_ram_64.v" into library work
Parsing module <simple_dual_ram_64>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/uart_tx_46.v" into library work
Parsing module <uart_tx_46>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/uart_rx_45.v" into library work
Parsing module <uart_rx_45>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/spi_slave_44.v" into library work
Parsing module <spi_slave_44>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/pipeline_49.v" into library work
Parsing module <pipeline_49>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/edge_detector_48.v" into library work
Parsing module <edge_detector_48>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/cclk_detector_43.v" into library work
Parsing module <cclk_detector_43>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/async_fifo_47.v" into library work
Parsing module <async_fifo_47>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/timer_3.v" into library work
Parsing module <timer_3>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/serialbuffer_4.v" into library work
Parsing module <serialbuffer_4>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/duplicator_5.v" into library work
Parsing module <duplicator_5>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/comparator_13.v" into library work
Parsing module <comparator_13>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/avr_interface_2.v" into library work
Parsing module <avr_interface_2>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/coreGen/medclk.v" into library work
Parsing module <medclk>.
Analyzing Verilog file "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <medclk>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=10,CLKFX_MULTIPLY=27,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/coreGen/medclk.v" Line 126: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/coreGen/medclk.v" Line 127: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <reset_conditioner_1>.

Elaborating module <avr_interface_2>.

Elaborating module <cclk_detector_43>.

Elaborating module <spi_slave_44>.

Elaborating module <uart_rx_45>.

Elaborating module <uart_tx_46>.
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 81: Assignment to M_avr_new_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 82: Assignment to M_avr_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 83: Assignment to M_avr_sample_channel ignored, since the identifier is never used

Elaborating module <timer_3>.
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 94: Assignment to M_tmr_value ignored, since the identifier is never used

Elaborating module <serialbuffer_4>.

Elaborating module <async_fifo_47>.

Elaborating module <simple_dual_ram_64(SIZE=4'b1000,DEPTH=16'b1000000000000000)>.
WARNING:HDLCompiler:1127 - "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/serialbuffer_4.v" Line 45: Assignment to M_fifo_full ignored, since the identifier is never used

Elaborating module <duplicator_5>.

Elaborating module <edge_detector_48>.

Elaborating module <pipeline_49>.

Elaborating module <comparator_13>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" line 66: Output port <sample> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" line 66: Output port <sample_channel> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" line 66: Output port <new_sample> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/mojo_top_0.v" line 90: Output port <value> of the instance <tmr> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <M_pins_q>.
    Found 8-bit register for signal <M_pulse_length_q>.
    Found 720-bit register for signal <M_count_store_q>.
    Found 1-bit register for signal <M_state_q>.
    Found 720-bit register for signal <M_counts_q>.
    Found 24-bit adder for signal <M_counts_q[23]_GND_1_o_add_31_OUT> created at line 539.
    Found 24-bit adder for signal <M_counts_q[47]_GND_1_o_add_32_OUT> created at line 542.
    Found 24-bit adder for signal <M_counts_q[71]_GND_1_o_add_33_OUT> created at line 545.
    Found 24-bit adder for signal <M_counts_q[95]_GND_1_o_add_34_OUT> created at line 548.
    Found 24-bit adder for signal <M_counts_q[119]_GND_1_o_add_35_OUT> created at line 551.
    Found 24-bit adder for signal <M_counts_q[143]_GND_1_o_add_36_OUT> created at line 554.
    Found 24-bit adder for signal <M_counts_q[167]_GND_1_o_add_37_OUT> created at line 557.
    Found 24-bit adder for signal <M_counts_q[191]_GND_1_o_add_38_OUT> created at line 560.
    Found 24-bit adder for signal <M_counts_q[215]_GND_1_o_add_39_OUT> created at line 563.
    Found 24-bit adder for signal <M_counts_q[239]_GND_1_o_add_40_OUT> created at line 566.
    Found 24-bit adder for signal <M_counts_q[263]_GND_1_o_add_41_OUT> created at line 569.
    Found 24-bit adder for signal <M_counts_q[287]_GND_1_o_add_42_OUT> created at line 572.
    Found 24-bit adder for signal <M_counts_q[311]_GND_1_o_add_43_OUT> created at line 575.
    Found 24-bit adder for signal <M_counts_q[335]_GND_1_o_add_44_OUT> created at line 578.
    Found 24-bit adder for signal <M_counts_q[359]_GND_1_o_add_45_OUT> created at line 581.
    Found 24-bit adder for signal <M_counts_q[383]_GND_1_o_add_46_OUT> created at line 584.
    Found 24-bit adder for signal <M_counts_q[407]_GND_1_o_add_47_OUT> created at line 587.
    Found 24-bit adder for signal <M_counts_q[431]_GND_1_o_add_48_OUT> created at line 590.
    Found 24-bit adder for signal <M_counts_q[455]_GND_1_o_add_49_OUT> created at line 593.
    Found 24-bit adder for signal <M_counts_q[479]_GND_1_o_add_50_OUT> created at line 596.
    Found 24-bit adder for signal <M_counts_q[503]_GND_1_o_add_51_OUT> created at line 599.
    Found 24-bit adder for signal <M_counts_q[527]_GND_1_o_add_52_OUT> created at line 602.
    Found 24-bit adder for signal <M_counts_q[551]_GND_1_o_add_53_OUT> created at line 605.
    Found 24-bit adder for signal <M_counts_q[575]_GND_1_o_add_54_OUT> created at line 608.
    Found 24-bit adder for signal <M_counts_q[599]_GND_1_o_add_55_OUT> created at line 611.
    Found 24-bit adder for signal <M_counts_q[623]_GND_1_o_add_56_OUT> created at line 614.
    Found 24-bit adder for signal <M_counts_q[647]_GND_1_o_add_57_OUT> created at line 617.
    Found 24-bit adder for signal <M_counts_q[671]_GND_1_o_add_58_OUT> created at line 620.
    Found 24-bit adder for signal <M_counts_q[695]_GND_1_o_add_59_OUT> created at line 623.
    Found 24-bit adder for signal <M_counts_q[719]_GND_1_o_add_60_OUT> created at line 626.
    Summary:
	inferred  30 Adder/Subtractor(s).
	inferred 1457 D-type flip-flop(s).
	inferred 720 Multiplexer(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <medclk>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/coreGen/medclk.v".
    Summary:
	no macro.
Unit <medclk> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <avr_interface_2>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/avr_interface_2.v".
    Found 1-bit register for signal <M_busy_q>.
    Found 1-bit register for signal <M_newSampleReg_q>.
    Found 10-bit register for signal <M_sampleReg_q>.
    Found 4-bit register for signal <M_sampleChannelReg_q>.
    Found 2-bit register for signal <M_byteCt_q>.
    Found 4-bit register for signal <M_block_q>.
    Found finite state machine <FSM_0> for signal <M_byteCt_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | n_rdy (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 98
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 98
    Found 1-bit tristate buffer for signal <spi_miso> created at line 98
    Found 1-bit tristate buffer for signal <tx> created at line 98
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <avr_interface_2> synthesized.

Synthesizing Unit <cclk_detector_43>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/cclk_detector_43.v".
    Found 15-bit register for signal <M_ctr_q>.
    Found 15-bit adder for signal <M_ctr_q[14]_GND_8_o_add_3_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
Unit <cclk_detector_43> synthesized.

Synthesizing Unit <spi_slave_44>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/spi_slave_44.v".
    Found 1-bit register for signal <M_miso_reg_q>.
    Found 2-bit register for signal <M_sck_reg_q>.
    Found 1-bit register for signal <M_ss_reg_q>.
    Found 8-bit register for signal <M_data_out_reg_q>.
    Found 1-bit register for signal <M_done_reg_q>.
    Found 3-bit register for signal <M_bit_ct_q>.
    Found 8-bit register for signal <M_data_q>.
    Found 1-bit register for signal <M_mosi_reg_q>.
    Found 3-bit subtractor for signal <M_bit_ct_q[2]_GND_9_o_sub_3_OUT> created at line 61.
    Found 15-bit shifter logical right for signal <n0056> created at line 68
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <spi_slave_44> synthesized.

Synthesizing Unit <uart_rx_45>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/uart_rx_45.v".
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_newData_q>.
    Found 1-bit register for signal <M_rxd_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 9-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <M_ctr_q[8]_GND_10_o_add_6_OUT> created at line 69.
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_10_o_add_8_OUT> created at line 72.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx_45> synthesized.

Synthesizing Unit <uart_tx_46>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/uart_tx_46.v".
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_txReg_q>.
    Found 1-bit register for signal <M_blockFlag_q>.
    Found 2-bit register for signal <M_state_q>.
    Found 9-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_11_o_add_13_OUT> created at line 80.
    Found 9-bit adder for signal <M_ctr_q[8]_GND_11_o_add_19_OUT> created at line 88.
    Found 15-bit shifter logical right for signal <n0050> created at line 76
    Found 9-bit 4-to-1 multiplexer for signal <M_ctr_d> created at line 54.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx_46> synthesized.

Synthesizing Unit <timer_3>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/timer_3.v".
    Found 24-bit register for signal <M_ctr_q>.
    Found 24-bit adder for signal <M_ctr_q[23]_GND_18_o_add_0_OUT> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <timer_3> synthesized.

Synthesizing Unit <serialbuffer_4>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/serialbuffer_4.v".
INFO:Xst:3210 - "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/serialbuffer_4.v" line 37: Output port <full> of the instance <fifo> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <M_index_q>.
    Found 2-bit register for signal <M_state_q>.
    Found finite state machine <FSM_3> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <M_index_q[4]_GND_19_o_add_2_OUT> created at line 67.
    Found 5-bit adder for signal <M_index_q[4]_GND_19_o_add_13_OUT> created at line 83.
    Found 11-bit adder for signal <n0039> created at line 72.
    Found 11-bit adder for signal <n0043> created at line 77.
    Found 1439-bit shifter logical right for signal <n0037> created at line 67
    Found 1439-bit shifter logical right for signal <n0040> created at line 72
    Found 5x5-bit multiplier for signal <n0055> created at line 77.
    Found 1439-bit shifter logical right for signal <n0044> created at line 77
    Found 8-bit 3-to-1 multiplexer for signal <M_fifo_din> created at line 60.
    Summary:
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <serialbuffer_4> synthesized.

Synthesizing Unit <async_fifo_47>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/async_fifo_47.v".
    Found 30-bit register for signal <M_rsync_q>.
    Found 15-bit register for signal <M_waddr_q>.
    Found 30-bit register for signal <M_wsync_q>.
    Found 15-bit register for signal <M_raddr_q>.
    Found 15-bit adder for signal <n0074[14:0]> created at line 73.
    Found 15-bit adder for signal <M_raddr_q[14]_GND_20_o_add_10_OUT> created at line 90.
    Found 15-bit comparator equal for signal <full> created at line 77
    Found 15-bit comparator equal for signal <empty> created at line 78
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  90 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <async_fifo_47> synthesized.

Synthesizing Unit <simple_dual_ram_64>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/simple_dual_ram_64.v".
        SIZE = 4'b1000
        DEPTH = 16'b1000000000000000
    Found 32768x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <read_data>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <simple_dual_ram_64> synthesized.

Synthesizing Unit <duplicator_5>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/duplicator_5.v".
    Found 4-bit register for signal <M_ctr_q>.
    Found 1-bit register for signal <M_state_q>.
    Found 4-bit adder for signal <M_ctr_q[3]_GND_23_o_add_1_OUT> created at line 68.
    Found 4-bit comparator equal for signal <M_ctr_q[3]_length[3]_equal_1_o> created at line 63
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <duplicator_5> synthesized.

Synthesizing Unit <edge_detector_48>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/edge_detector_48.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_48> synthesized.

Synthesizing Unit <pipeline_49>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/pipeline_49.v".
    Found 1-bit register for signal <M_pipe_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pipeline_49> synthesized.

Synthesizing Unit <comparator_13>.
    Related source file is "C:/Users/Hesh/Documents/GitHub/Coincide-Backend/Coincide_No_Stamps/work/planAhead/Coincide_No_Stamps/Coincide_No_Stamps.srcs/sources_1/imports/verilog/comparator_13.v".
    Found 1-bit register for signal <M_state_q>.
    Found 4-bit register for signal <M_ctr_q>.
    Found 4-bit subtractor for signal <length[3]_GND_26_o_sub_2_OUT> created at line 39.
    Found 4-bit adder for signal <M_ctr_q[3]_GND_26_o_add_3_OUT> created at line 43.
    Found 4-bit comparator equal for signal <M_ctr_q[3]_length[3]_equal_3_o> created at line 39
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <comparator_13> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x8-bit dual-port RAM                             : 1
# Multipliers                                          : 1
 5x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 111
 10-bit adder                                          : 1
 11-bit adder                                          : 2
 15-bit adder                                          : 3
 24-bit adder                                          : 31
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 4-bit adder                                           : 38
 4-bit subtractor                                      : 30
 5-bit adder                                           : 1
 9-bit adder                                           : 2
# Registers                                            : 129
 1-bit register                                        : 65
 10-bit register                                       : 1
 15-bit register                                       : 3
 2-bit register                                        : 1
 24-bit register                                       : 1
 3-bit register                                        : 3
 30-bit register                                       : 2
 4-bit register                                        : 41
 5-bit register                                        : 1
 720-bit register                                      : 2
 8-bit register                                        : 7
 9-bit register                                        : 2
# Comparators                                          : 40
 15-bit comparator equal                               : 2
 4-bit comparator equal                                : 38
# Multiplexers                                         : 822
 1-bit 2-to-1 multiplexer                              : 770
 10-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 38
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 3-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 6
 9-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 5
 1439-bit shifter logical right                        : 3
 15-bit shifter logical right                          : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 4
# Xors                                                 : 4
 1-bit xor2                                            : 1
 15-bit xor2                                           : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <async_fifo_47>.
The following registers are absorbed into counter <M_raddr_q>: 1 register on signal <M_raddr_q>.
The following registers are absorbed into counter <M_waddr_q>: 1 register on signal <M_waddr_q>.
Unit <async_fifo_47> synthesized (advanced).

Synthesizing (advanced) Unit <cclk_detector_43>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <cclk_detector_43> synthesized (advanced).

Synthesizing (advanced) Unit <comparator_13>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <comparator_13> synthesized (advanced).

Synthesizing (advanced) Unit <duplicator_5>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <duplicator_5> synthesized (advanced).

Synthesizing (advanced) Unit <mojo_top_0>.
INFO:Xst:3226 - The RAM <buff/fifo/ram/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <buff/fifo/ram/read_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <M_fast_CLK_OUT1> | rise     |
    |     weA            | connected to signal <buff/fifo/M_ram_write_en> | high     |
    |     addrA          | connected to signal <buff/fifo/M_waddr_q> |          |
    |     diA            | connected to signal <buff/M_fifo_din> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <M_fast_CLK_OUT1> | rise     |
    |     addrB          | connected to signal <buff/fifo/M_ram_raddr> |          |
    |     doB            | connected to signal <M_buff_tx_data_out> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mojo_top_0> synthesized (advanced).

Synthesizing (advanced) Unit <serialbuffer_4>.
The following registers are absorbed into counter <M_index_q>: 1 register on signal <M_index_q>.
Unit <serialbuffer_4> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave_44>.
The following registers are absorbed into counter <M_bit_ct_q>: 1 register on signal <M_bit_ct_q>.
Unit <spi_slave_44> synthesized (advanced).

Synthesizing (advanced) Unit <timer_3>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <timer_3> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx_45>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_rx_45> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx_46>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_tx_46> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32768x8-bit dual-port block RAM                       : 1
# Multipliers                                          : 1
 5x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 67
 10-bit adder                                          : 3
 15-bit adder                                          : 2
 24-bit adder                                          : 30
 4-bit subtractor                                      : 30
 9-bit adder                                           : 2
# Counters                                             : 46
 15-bit up counter                                     : 3
 24-bit up counter                                     : 1
 3-bit down counter                                    : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 38
 5-bit up counter                                      : 1
# Registers                                            : 1640
 Flip-Flops                                            : 1640
# Comparators                                          : 40
 15-bit comparator equal                               : 2
 4-bit comparator equal                                : 38
# Multiplexers                                         : 776
 1-bit 2-to-1 multiplexer                              : 767
 15-bit 2-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 6
 9-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 5
 1439-bit shifter logical right                        : 3
 15-bit shifter logical right                          : 2
# FSMs                                                 : 3
# Xors                                                 : 4
 1-bit xor2                                            : 1
 15-bit xor2                                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <M_data_q_0> in Unit <spi_slave_44> is equivalent to the following 7 FFs/Latches, which will be removed : <M_data_q_1> <M_data_q_2> <M_data_q_3> <M_data_q_4> <M_data_q_5> <M_data_q_6> <M_data_q_7> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <M_state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_rx/FSM_1> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <spi_slave_44> ...

Optimizing unit <uart_rx_45> ...

Optimizing unit <duplicator_5> ...

Optimizing unit <comparator_13> ...
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_done_reg_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_mosi_reg_q> of sequential type is unconnected in block <mojo_top_0>.
INFO:Xst:2261 - The FF/Latch <ydupD/L_edge/M_last_q> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <xdupD/L_edge/M_last_q> 
INFO:Xst:2261 - The FF/Latch <ydupA/L_edge/M_last_q> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <xdupA/L_edge/M_last_q> 
INFO:Xst:2261 - The FF/Latch <ydupB/sync_gen_0[0].sync/M_pipe_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <xdupB/sync_gen_0[0].sync/M_pipe_q_0> 
INFO:Xst:2261 - The FF/Latch <ydupB/L_edge/M_last_q> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <xdupB/L_edge/M_last_q> 
INFO:Xst:2261 - The FF/Latch <ydupA/sync_gen_0[0].sync/M_pipe_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <xdupA/sync_gen_0[0].sync/M_pipe_q_0> 
INFO:Xst:2261 - The FF/Latch <ydupC/sync_gen_0[0].sync/M_pipe_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <xdupC/sync_gen_0[0].sync/M_pipe_q_0> 
INFO:Xst:2261 - The FF/Latch <ydupD/sync_gen_0[0].sync/M_pipe_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <xdupD/sync_gen_0[0].sync/M_pipe_q_0> 
INFO:Xst:2261 - The FF/Latch <ydupC/L_edge/M_last_q> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <xdupC/L_edge/M_last_q> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 66.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 3-bit shift register for signal <avr/M_block_q_2>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1854
 Flip-Flops                                            : 1854
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3979
#      GND                         : 9
#      INV                         : 38
#      LUT1                        : 784
#      LUT2                        : 71
#      LUT3                        : 107
#      LUT4                        : 273
#      LUT5                        : 552
#      LUT6                        : 517
#      MUXCY                       : 795
#      MUXF7                       : 8
#      VCC                         : 6
#      XORCY                       : 819
# FlipFlops/Latches                : 1855
#      FD                          : 28
#      FDE                         : 32
#      FDR                         : 171
#      FDRE                        : 1620
#      FDS                         : 4
# RAMS                             : 16
#      RAMB16BWER                  : 16
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 25
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 8
#      OBUFT                       : 6
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1855  out of  11440    16%  
 Number of Slice LUTs:                 2343  out of   5720    40%  
    Number used as Logic:              2342  out of   5720    40%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3158
   Number with an unused Flip Flop:    1303  out of   3158    41%  
   Number with an unused LUT:           815  out of   3158    25%  
   Number of fully used LUT-FF pairs:  1040  out of   3158    32%  
   Number of unique control sets:       108

IO Utilization: 
 Number of IOs:                          26
 Number of bonded IOBs:                  24  out of    102    23%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of     32    50%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | DCM_SP:CLKFX           | 1872  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 21.975ns (Maximum Frequency: 45.505MHz)
   Minimum input arrival time before clock: 3.981ns
   Maximum output required time after clock: 7.824ns
   Maximum combinational path delay: 5.901ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 21.975ns (frequency: 45.505MHz)
  Total number of paths / destination ports: 51720 / 5817
-------------------------------------------------------------------------
Delay:               8.139ns (Levels of Logic = 18)
  Source:            buff/fifo/M_waddr_q_1 (FF)
  Destination:       buff/fifo/ram/Mram_mem1 (RAM)
  Source Clock:      clk rising 2.7X
  Destination Clock: clk rising 2.7X

  Data Path: buff/fifo/M_waddr_q_1 to buff/fifo/ram/Mram_mem1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             21   0.525   1.310  M_waddr_q_1 (M_waddr_q_1)
     LUT1:I0->O            1   0.254   0.000  Madd_n0074[14:0]_cy<1>_rt (Madd_n0074[14:0]_cy<1>_rt)
     MUXCY:S->O            1   0.215   0.000  Madd_n0074[14:0]_cy<1> (Madd_n0074[14:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0074[14:0]_cy<2> (Madd_n0074[14:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0074[14:0]_cy<3> (Madd_n0074[14:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0074[14:0]_cy<4> (Madd_n0074[14:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0074[14:0]_cy<5> (Madd_n0074[14:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0074[14:0]_cy<6> (Madd_n0074[14:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0074[14:0]_cy<7> (Madd_n0074[14:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0074[14:0]_cy<8> (Madd_n0074[14:0]_cy<8>)
     XORCY:CI->O           2   0.206   0.726  Madd_n0074[14:0]_xor<9> (n0074[14:0]<9>)
     LUT2:I1->O            1   0.254   0.682  Mcompar_full_lut<3>_SW0 (N36)
     LUT6:I5->O            1   0.254   0.000  Mcompar_full_lut<3> (Mcompar_full_lut<3>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_full_cy<3> (Mcompar_full_cy<3>)
     MUXCY:CI->O          17   0.023   1.209  Mcompar_full_cy<4> (full)
     end scope: 'buff/fifo:full'
     end scope: 'buff:full'
     LUT4:I3->O           32   0.254   1.519  write_ctrl (write_ctrl)
     begin scope: 'buff:write_ctrl'
     begin scope: 'buff/fifo:write_ctrl'
     begin scope: 'buff/fifo/ram:write_ctrl'
     RAMB16BWER:WEA0           0.330          Mram_mem1
    ----------------------------------------
    Total                      8.139ns (2.693ns logic, 5.446ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              3.981ns (Levels of Logic = 3)
  Source:            cclk (PAD)
  Destination:       avr/cclk_detector/M_ctr_q_0 (FF)
  Destination Clock: clk rising 2.7X

  Data Path: cclk to avr/cclk_detector/M_ctr_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  cclk_IBUF (cclk_IBUF)
     begin scope: 'avr:cclk'
     begin scope: 'avr/cclk_detector:cclk'
     LUT2:I0->O           15   0.250   1.154  Mcount_M_ctr_q_val1 (Mcount_M_ctr_q_val)
     FDRE:R                    0.459          M_ctr_q_0
    ----------------------------------------
    Total                      3.981ns (2.037ns logic, 1.944ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 100 / 14
-------------------------------------------------------------------------
Offset:              7.824ns (Levels of Logic = 5)
  Source:            avr/cclk_detector/M_ctr_q_11 (FF)
  Destination:       spi_miso (PAD)
  Source Clock:      clk rising 2.7X

  Data Path: avr/cclk_detector/M_ctr_q_11 to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.156  M_ctr_q_11 (M_ctr_q_11)
     LUT5:I0->O            2   0.254   1.002  out1 (out)
     LUT6:I2->O            1   0.254   0.790  out3 (ready)
     end scope: 'avr/cclk_detector:ready'
     LUT2:I0->O            1   0.250   0.681  M_cclk_detector_ready[0]_spi_ss_AND_29_o_inv1 (M_cclk_detector_ready[0]_spi_ss_AND_29_o_inv)
     end scope: 'avr:M_cclk_detector_ready[0]_spi_ss_AND_29_o_inv'
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      7.824ns (4.195ns logic, 3.629ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.901ns (Levels of Logic = 4)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.726  spi_ss_IBUF (spi_ss_IBUF)
     begin scope: 'avr:spi_ss'
     LUT2:I1->O            1   0.254   0.681  M_cclk_detector_ready[0]_spi_ss_AND_29_o_inv1 (M_cclk_detector_ready[0]_spi_ss_AND_29_o_inv)
     end scope: 'avr:M_cclk_detector_ready[0]_spi_ss_AND_29_o_inv'
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      5.901ns (4.494ns logic, 1.407ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.139|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 25.20 secs
 
--> 

Total memory usage is 367688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :   16 (   0 filtered)

