{"vcs1":{"timestamp_begin":1769426518.565641437, "rt":7.10, "ut":6.83, "st":0.18}}
{"vcselab":{"timestamp_begin":1769426525.717459734, "rt":0.34, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769426526.103436842, "rt":0.22, "ut":0.14, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769426518.307147245}
{"VCS_COMP_START_TIME": 1769426518.307147245}
{"VCS_COMP_END_TIME": 1769426526.368880764}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 340964}}
{"vcselab": {"peak_mem": 173708}}
