#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jan 14 15:00:16 2025
# Process ID: 1653549
# Current directory: /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/synth_1
# Command line: vivado -log D_and_gate_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source D_and_gate_wrapper.tcl
# Log file: /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/synth_1/D_and_gate_wrapper.vds
# Journal file: /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/synth_1/vivado.jou
# Running On: cadmicro-inf-el8-623207, OS: Linux, CPU Frequency: 2500.000 MHz, CPU Physical cores: 6, Host memory: 33457 MB
#-----------------------------------------------------------
source D_and_gate_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gme/guilherme.manske/logic-gates-hls/vivado/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/amd/Vivado/2023.2/data/ip'.
Command: synth_design -top D_and_gate_wrapper -part xczu7ev-ffvf1517-3-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvf1517-3-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1653567
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2912.836 ; gain = 290.777 ; free physical = 2133 ; free virtual = 54599
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'D_and_gate_wrapper' [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/hdl/D_and_gate_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'D_and_gate' [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/synth/D_and_gate.v:13]
INFO: [Synth 8-6157] synthesizing module 'D_and_gate_and_gate_0_2' [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/synth_1/.Xil/Vivado-1653549-cadmicro-inf-el8-623207/realtime/D_and_gate_and_gate_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'D_and_gate_and_gate_0_2' (0#1) [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/synth_1/.Xil/Vivado-1653549-cadmicro-inf-el8-623207/realtime/D_and_gate_and_gate_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'D_and_gate' (0#1) [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/synth/D_and_gate.v:13]
INFO: [Synth 8-6155] done synthesizing module 'D_and_gate_wrapper' (0#1) [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/hdl/D_and_gate_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2986.805 ; gain = 364.746 ; free physical = 2054 ; free virtual = 54510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2995.711 ; gain = 373.652 ; free physical = 2047 ; free virtual = 54503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2995.711 ; gain = 373.652 ; free physical = 2047 ; free virtual = 54503
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2995.711 ; gain = 0.000 ; free physical = 2047 ; free virtual = 54503
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/ip/D_and_gate_and_gate_0_2/D_and_gate_and_gate_0_2/D_and_gate_and_gate_0_2_in_context.xdc] for cell 'D_and_gate_i/and_gate_0'
Finished Parsing XDC File [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/ip/D_and_gate_and_gate_0_2/D_and_gate_and_gate_0_2/D_and_gate_and_gate_0_2_in_context.xdc] for cell 'D_and_gate_i/and_gate_0'
Parsing XDC File [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.617 ; gain = 0.000 ; free physical = 2031 ; free virtual = 54485
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.652 ; gain = 0.000 ; free physical = 2030 ; free virtual = 54485
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3071.652 ; gain = 449.594 ; free physical = 2034 ; free virtual = 54489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvf1517-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3071.652 ; gain = 449.594 ; free physical = 2034 ; free virtual = 54489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for D_and_gate_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for D_and_gate_i/and_gate_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3071.652 ; gain = 449.594 ; free physical = 2034 ; free virtual = 54489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3071.652 ; gain = 449.594 ; free physical = 2033 ; free virtual = 54489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3071.652 ; gain = 449.594 ; free physical = 2030 ; free virtual = 54489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3558.016 ; gain = 935.957 ; free physical = 1628 ; free virtual = 54050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3558.016 ; gain = 935.957 ; free physical = 1628 ; free virtual = 54050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3567.031 ; gain = 944.973 ; free physical = 1620 ; free virtual = 54042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.906 ; gain = 959.848 ; free physical = 1611 ; free virtual = 54030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.906 ; gain = 959.848 ; free physical = 1611 ; free virtual = 54030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.906 ; gain = 959.848 ; free physical = 1611 ; free virtual = 54030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.906 ; gain = 959.848 ; free physical = 1611 ; free virtual = 54030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.906 ; gain = 959.848 ; free physical = 1611 ; free virtual = 54030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.906 ; gain = 959.848 ; free physical = 1611 ; free virtual = 54030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |D_and_gate_and_gate_0_2 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |D_and_gate_and_gate_0 |     1|
|2     |IBUF                  |     2|
|3     |OBUF                  |     1|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.906 ; gain = 959.848 ; free physical = 1611 ; free virtual = 54030
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3581.906 ; gain = 883.906 ; free physical = 1611 ; free virtual = 54029
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3581.914 ; gain = 959.848 ; free physical = 1611 ; free virtual = 54029
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3587.844 ; gain = 0.000 ; free physical = 1895 ; free virtual = 54314
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3616.562 ; gain = 0.000 ; free physical = 1867 ; free virtual = 54285
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

Synth Design complete | Checksum: 98deeb4a
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3616.598 ; gain = 2052.375 ; free physical = 1866 ; free virtual = 54285
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2639.149; main = 2639.149; forked = 387.084
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4841.637; main = 3616.566; forked = 1626.492
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3616.598 ; gain = 0.000 ; free physical = 1866 ; free virtual = 54285
INFO: [Common 17-1381] The checkpoint '/home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.runs/synth_1/D_and_gate_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file D_and_gate_wrapper_utilization_synth.rpt -pb D_and_gate_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 15:00:39 2025...
