// Seed: 1874834730
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    input wire id_3
    , id_5
);
  wire id_6;
  module_2 modCall_1 ();
  final $display(id_5);
  wire id_7;
endmodule
module module_0 (
    input tri1 id_0,
    output wor id_1,
    output wor id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    output tri1 module_1
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_3
  );
  assign id_2 = id_3;
endmodule
module module_2;
  wire id_2;
  module_3 modCall_1 ();
  assign module_0.id_0 = 0;
endmodule
module module_3;
  always @(posedge "") #1;
  logic [7:0] id_1;
  assign id_1[1] = id_1;
  supply0 id_2 = 1;
endmodule
