Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Aug  9 02:14:25 2018
| Host         : nicolas-xeon running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file SE_top_timing_summary_routed.rpt -rpx SE_top_timing_summary_routed.rpx -warn_on_violation
| Design       : SE_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: pantalla/divider/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.182        0.000                      0                  593        0.055        0.000                      0                  593        4.500        0.000                       0                   289  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.182        0.000                      0                  593        0.055        0.000                      0                  593        4.500        0.000                       0                   289  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line95/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 3.132ns (46.808%)  route 3.559ns (53.192%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.725     5.328    RX_CTRL_inst/FDCE_OP2_LSB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[5]/Q
                         net (fo=4, routed)           0.820     6.604    RX_CTRL_inst/FDCE_OP1_LSB/Q[5]
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.124     6.728 r  RX_CTRL_inst/FDCE_OP1_LSB/resultado0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.728    alu/Q_reg[7][1]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.278 r  alu/resultado0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.278    alu/resultado0_carry__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  alu/resultado0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.392    alu/resultado0_carry__1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.726 r  alu/resultado0_carry__2/O[1]
                         net (fo=1, routed)           0.963     8.689    RX_CTRL_inst/FDCE_CMD/O[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.303     8.992 r  RX_CTRL_inst/FDCE_CMD/tx_data16[13]_i_1/O
                         net (fo=2, routed)           0.604     9.596    RX_CTRL_inst/FDCE_OP2_MSB/Q_reg[0]_0[4]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.124     9.720 r  RX_CTRL_inst/FDCE_OP2_MSB/bcd[0]_i_33/O
                         net (fo=1, routed)           0.000     9.720    RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[5]_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I1_O)      0.214     9.934 r  RX_CTRL_inst/FDCE_OP1_MSB/bcd_reg[0]_i_17/O
                         net (fo=1, routed)           0.000     9.934    RX_CTRL_inst/FDCE_OP2_MSB/counter_reg[0]_2
    SLICE_X2Y97          MUXF8 (Prop_muxf8_I1_O)      0.088    10.022 r  RX_CTRL_inst/FDCE_OP2_MSB/bcd_reg[0]_i_8/O
                         net (fo=1, routed)           0.602    10.625    RX_CTRL_inst/FDCE_OP2_MSB/bcd_reg[0]_i_8_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.319    10.944 r  RX_CTRL_inst/FDCE_OP2_MSB/bcd[0]_i_3/O
                         net (fo=2, routed)           0.000    10.944    RX_CTRL_inst/FDCE_OP2_MSB/bcd_reg[0]
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.209    11.153 r  RX_CTRL_inst/FDCE_OP2_MSB/shift_reg[0]_i_3/O
                         net (fo=1, routed)           0.569    11.722    nolabel_line95/counter_reg[2]_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.297    12.019 r  nolabel_line95/shift[0]_i_1/O
                         net (fo=1, routed)           0.000    12.019    nolabel_line95/shift_next[0]
    SLICE_X9Y94          FDRE                                         r  nolabel_line95/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.524    14.947    nolabel_line95/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  nolabel_line95/shift_reg[0]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)        0.031    15.201    nolabel_line95/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line95/bcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 2.750ns (46.603%)  route 3.151ns (53.397%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.725     5.328    RX_CTRL_inst/FDCE_OP2_LSB/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[5]/Q
                         net (fo=4, routed)           0.820     6.604    RX_CTRL_inst/FDCE_OP1_LSB/Q[5]
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.124     6.728 r  RX_CTRL_inst/FDCE_OP1_LSB/resultado0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.728    alu/Q_reg[7][1]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.278 r  alu/resultado0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.278    alu/resultado0_carry__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  alu/resultado0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.392    alu/resultado0_carry__1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.726 r  alu/resultado0_carry__2/O[1]
                         net (fo=1, routed)           0.963     8.689    RX_CTRL_inst/FDCE_CMD/O[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.303     8.992 r  RX_CTRL_inst/FDCE_CMD/tx_data16[13]_i_1/O
                         net (fo=2, routed)           0.604     9.596    RX_CTRL_inst/FDCE_OP2_MSB/Q_reg[0]_0[4]
    SLICE_X2Y97          LUT5 (Prop_lut5_I4_O)        0.124     9.720 r  RX_CTRL_inst/FDCE_OP2_MSB/bcd[0]_i_33/O
                         net (fo=1, routed)           0.000     9.720    RX_CTRL_inst/FDCE_OP1_MSB/Q_reg[5]_0
    SLICE_X2Y97          MUXF7 (Prop_muxf7_I1_O)      0.214     9.934 r  RX_CTRL_inst/FDCE_OP1_MSB/bcd_reg[0]_i_17/O
                         net (fo=1, routed)           0.000     9.934    RX_CTRL_inst/FDCE_OP2_MSB/counter_reg[0]_2
    SLICE_X2Y97          MUXF8 (Prop_muxf8_I1_O)      0.088    10.022 r  RX_CTRL_inst/FDCE_OP2_MSB/bcd_reg[0]_i_8/O
                         net (fo=1, routed)           0.602    10.625    RX_CTRL_inst/FDCE_OP2_MSB/bcd_reg[0]_i_8_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.319    10.944 r  RX_CTRL_inst/FDCE_OP2_MSB/bcd[0]_i_3/O
                         net (fo=2, routed)           0.161    11.105    RX_CTRL_inst/FDCE_OP2_LSB/counter_reg[0]
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.124    11.229 r  RX_CTRL_inst/FDCE_OP2_LSB/bcd[0]_i_1/O
                         net (fo=1, routed)           0.000    11.229    nolabel_line95/D[0]
    SLICE_X6Y94          FDRE                                         r  nolabel_line95/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.603    15.026    nolabel_line95/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  nolabel_line95/bcd_reg[0]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y94          FDRE (Setup_fdre_C_D)        0.079    15.328    nolabel_line95/bcd_reg[0]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.076ns (21.475%)  route 3.934ns (78.525%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.647     5.250    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     5.706 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.568    pantalla/divider/counter[15]
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.692 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.307     6.999    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X8Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.307     7.431    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.555 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.561     8.116    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.240 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.877     9.116    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.124     9.240 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.020    10.260    pantalla/divider/clk_out
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509    14.931    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[17]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X9Y100         FDRE (Setup_fdre_C_R)       -0.429    14.647    pantalla/divider/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.076ns (21.475%)  route 3.934ns (78.525%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.647     5.250    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     5.706 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.568    pantalla/divider/counter[15]
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.692 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.307     6.999    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X8Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.307     7.431    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.555 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.561     8.116    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.240 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.877     9.116    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.124     9.240 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.020    10.260    pantalla/divider/clk_out
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509    14.931    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[18]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X9Y100         FDRE (Setup_fdre_C_R)       -0.429    14.647    pantalla/divider/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.076ns (21.475%)  route 3.934ns (78.525%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.647     5.250    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     5.706 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.568    pantalla/divider/counter[15]
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.692 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.307     6.999    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X8Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.307     7.431    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.555 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.561     8.116    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.240 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.877     9.116    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.124     9.240 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.020    10.260    pantalla/divider/clk_out
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509    14.931    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[19]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X9Y100         FDRE (Setup_fdre_C_R)       -0.429    14.647    pantalla/divider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 1.076ns (21.475%)  route 3.934ns (78.525%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.647     5.250    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     5.706 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.568    pantalla/divider/counter[15]
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.692 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.307     6.999    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X8Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.307     7.431    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.555 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.561     8.116    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.240 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.877     9.116    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.124     9.240 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.020    10.260    pantalla/divider/clk_out
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509    14.931    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[20]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X9Y100         FDRE (Setup_fdre_C_R)       -0.429    14.647    pantalla/divider/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.076ns (21.514%)  route 3.925ns (78.486%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.647     5.250    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     5.706 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.568    pantalla/divider/counter[15]
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.692 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.307     6.999    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X8Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.307     7.431    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.555 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.561     8.116    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.240 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.877     9.116    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.124     9.240 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.011    10.251    pantalla/divider/clk_out
    SLICE_X9Y102         FDRE                                         r  pantalla/divider/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509    14.931    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  pantalla/divider/counter_reg[25]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X9Y102         FDRE (Setup_fdre_C_R)       -0.429    14.647    pantalla/divider/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.076ns (21.514%)  route 3.925ns (78.486%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.647     5.250    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     5.706 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.568    pantalla/divider/counter[15]
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.692 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.307     6.999    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X8Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.307     7.431    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.555 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.561     8.116    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.240 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.877     9.116    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.124     9.240 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.011    10.251    pantalla/divider/clk_out
    SLICE_X9Y102         FDRE                                         r  pantalla/divider/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509    14.931    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  pantalla/divider/counter_reg[26]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X9Y102         FDRE (Setup_fdre_C_R)       -0.429    14.647    pantalla/divider/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.076ns (21.514%)  route 3.925ns (78.486%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.647     5.250    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     5.706 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.568    pantalla/divider/counter[15]
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.692 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.307     6.999    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X8Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.307     7.431    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.555 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.561     8.116    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.240 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.877     9.116    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.124     9.240 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.011    10.251    pantalla/divider/clk_out
    SLICE_X9Y102         FDRE                                         r  pantalla/divider/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509    14.931    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  pantalla/divider/counter_reg[27]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X9Y102         FDRE (Setup_fdre_C_R)       -0.429    14.647    pantalla/divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 pantalla/divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.076ns (21.514%)  route 3.925ns (78.486%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.647     5.250    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  pantalla/divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     5.706 r  pantalla/divider/counter_reg[15]/Q
                         net (fo=2, routed)           0.862     6.568    pantalla/divider/counter[15]
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.124     6.692 f  pantalla/divider/counter[31]_i_9/O
                         net (fo=1, routed)           0.307     6.999    pantalla/divider/counter[31]_i_9_n_0
    SLICE_X8Y98          LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  pantalla/divider/counter[31]_i_7/O
                         net (fo=1, routed)           0.307     7.431    pantalla/divider/counter[31]_i_7_n_0
    SLICE_X8Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.555 f  pantalla/divider/counter[31]_i_3/O
                         net (fo=1, routed)           0.561     8.116    pantalla/divider/counter[31]_i_3_n_0
    SLICE_X8Y101         LUT6 (Prop_lut6_I0_O)        0.124     8.240 f  pantalla/divider/counter[31]_i_2/O
                         net (fo=3, routed)           0.877     9.116    pantalla/divider/counter[31]_i_2_n_0
    SLICE_X8Y96          LUT2 (Prop_lut2_I0_O)        0.124     9.240 r  pantalla/divider/counter[31]_i_1/O
                         net (fo=31, routed)          1.011    10.251    pantalla/divider/clk_out
    SLICE_X9Y102         FDRE                                         r  pantalla/divider/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509    14.931    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y102         FDRE                                         r  pantalla/divider/counter_reg[28]/C
                         clock pessimism              0.180    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X9Y102         FDRE (Setup_fdre_C_R)       -0.429    14.647    pantalla/divider/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 uart_inst/baud8_tick_blk/acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud8_tick_blk/acc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.386ns (85.079%)  route 0.068ns (14.921%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.576     1.495    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  uart_inst/baud8_tick_blk/acc_reg[11]/Q
                         net (fo=2, routed)           0.067     1.726    uart_inst/baud8_tick_blk/acc[11]
    SLICE_X10Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     1.895 r  uart_inst/baud8_tick_blk/acc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    uart_inst/baud8_tick_blk/acc_reg[14]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.949 r  uart_inst/baud8_tick_blk/acc_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    uart_inst/baud8_tick_blk/acc_reg[18]_i_1_n_7
    SLICE_X10Y100        FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.841     2.006    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[15]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    uart_inst/baud8_tick_blk/acc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 uart_inst/baud8_tick_blk/acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud8_tick_blk/acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.399ns (85.495%)  route 0.068ns (14.505%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.576     1.495    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  uart_inst/baud8_tick_blk/acc_reg[11]/Q
                         net (fo=2, routed)           0.067     1.726    uart_inst/baud8_tick_blk/acc[11]
    SLICE_X10Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     1.895 r  uart_inst/baud8_tick_blk/acc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    uart_inst/baud8_tick_blk/acc_reg[14]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.962 r  uart_inst/baud8_tick_blk/acc_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.962    uart_inst/baud8_tick_blk/acc_reg[18]_i_1_n_5
    SLICE_X10Y100        FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.841     2.006    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    uart_inst/baud8_tick_blk/acc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 uart_inst/baud8_tick_blk/acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud8_tick_blk/acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.422ns (86.176%)  route 0.068ns (13.824%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.576     1.495    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  uart_inst/baud8_tick_blk/acc_reg[11]/Q
                         net (fo=2, routed)           0.067     1.726    uart_inst/baud8_tick_blk/acc[11]
    SLICE_X10Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     1.895 r  uart_inst/baud8_tick_blk/acc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    uart_inst/baud8_tick_blk/acc_reg[14]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.985 r  uart_inst/baud8_tick_blk/acc_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.985    uart_inst/baud8_tick_blk/acc_reg[18]_i_1_n_6
    SLICE_X10Y100        FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.841     2.006    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[16]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    uart_inst/baud8_tick_blk/acc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 pantalla/divider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.576     1.495    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  pantalla/divider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  pantalla/divider/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.756    pantalla/divider/counter[16]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  pantalla/divider/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.916    pantalla/divider/counter0_carry__2_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.970 r  pantalla/divider/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.970    pantalla/divider/counter0_carry__3_n_7
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.841     2.006    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     1.865    pantalla/divider/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 pantalla/divider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.576     1.495    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  pantalla/divider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  pantalla/divider/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.756    pantalla/divider/counter[16]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  pantalla/divider/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.916    pantalla/divider/counter0_carry__2_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.981 r  pantalla/divider/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.981    pantalla/divider/counter0_carry__3_n_5
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.841     2.006    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[19]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     1.865    pantalla/divider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 utxctl/hold_state_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utxctl/hold_state_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.604     1.523    utxctl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  utxctl/hold_state_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  utxctl/hold_state_timer_reg[2]/Q
                         net (fo=2, routed)           0.134     1.798    utxctl/hold_state_timer_reg[2]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  utxctl/hold_state_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    utxctl/hold_state_timer_reg[0]_i_2_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  utxctl/hold_state_timer_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    utxctl/hold_state_timer_reg[4]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  utxctl/hold_state_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.868     2.034    utxctl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  utxctl/hold_state_timer_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    utxctl/hold_state_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_inst/baud8_tick_blk/acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud8_tick_blk/acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.373ns (84.639%)  route 0.068ns (15.361%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.576     1.495    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  uart_inst/baud8_tick_blk/acc_reg[11]/Q
                         net (fo=2, routed)           0.067     1.726    uart_inst/baud8_tick_blk/acc[11]
    SLICE_X10Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     1.895 r  uart_inst/baud8_tick_blk/acc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    uart_inst/baud8_tick_blk/acc_reg[14]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.936 r  uart_inst/baud8_tick_blk/acc_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.936    uart_inst/baud8_tick_blk/acc_reg[18]_i_1_n_0
    SLICE_X10Y100        FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.841     2.006    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.055     1.815    uart_inst/baud8_tick_blk/acc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 utxctl/hold_state_timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            utxctl/hold_state_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.604     1.523    utxctl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  utxctl/hold_state_timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  utxctl/hold_state_timer_reg[2]/Q
                         net (fo=2, routed)           0.134     1.798    utxctl/hold_state_timer_reg[2]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  utxctl/hold_state_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.959    utxctl/hold_state_timer_reg[0]_i_2_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  utxctl/hold_state_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    utxctl/hold_state_timer_reg[4]_i_1_n_5
    SLICE_X4Y100         FDRE                                         r  utxctl/hold_state_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.868     2.034    utxctl/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  utxctl/hold_state_timer_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    utxctl/hold_state_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pantalla/divider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.576     1.495    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  pantalla/divider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  pantalla/divider/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.756    pantalla/divider/counter[16]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  pantalla/divider/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.916    pantalla/divider/counter0_carry__2_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.006 r  pantalla/divider/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.006    pantalla/divider/counter0_carry__3_n_6
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.841     2.006    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     1.865    pantalla/divider/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pantalla/divider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/divider/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.576     1.495    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  pantalla/divider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  pantalla/divider/counter_reg[16]/Q
                         net (fo=2, routed)           0.119     1.756    pantalla/divider/counter[16]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  pantalla/divider/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.916    pantalla/divider/counter0_carry__2_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.006 r  pantalla/divider/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.006    pantalla/divider/counter0_carry__3_n_4
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.841     2.006    pantalla/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  pantalla/divider/counter_reg[20]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     1.865    pantalla/divider/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     RX_CTRL_inst/FDCE_CMD/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     RX_CTRL_inst/FDCE_CMD/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y96     RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y96     RX_CTRL_inst/FDCE_OP2_LSB/Q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     nolabel_line95/bcd_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     nolabel_line95/bcd_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     nolabel_line95/bcd_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     nolabel_line95/bcd_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     nolabel_line95/bcd_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     nolabel_line95/bcd_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     nolabel_line95/bcd_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     nolabel_line95/bcd_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     nolabel_line95/bcd_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     nolabel_line95/bcd_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     pantalla/divider/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     pantalla/divider/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     pantalla/divider/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     pantalla/divider/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     pantalla/divider/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    uart_inst/baud8_tick_blk/acc_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    uart_inst/baud8_tick_blk/acc_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    uart_inst/baud8_tick_blk/acc_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    uart_inst/baud8_tick_blk/acc_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    uart_inst/baud8_tick_blk/acc_reg[7]/C



