   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0_hal_lowlevel.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_GetTick,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	HAL_GetTick
  19              		.arch armv6s-m
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  23              		.fpu softvfp
  25              	HAL_GetTick:
  26              	.LFB37:
  27              		.file 1 ".././hal/stm32f0/stm32f0_hal_lowlevel.c"
   1:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /* This file combines several STM32F4 HAL Functions into one file. This was done
   2:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    for space reasons, to avoid having several MB of HAL functions that most people
   3:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    will not use. In addition this HAL is slightly less demanding (no interrupts),
   4:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    but less robust as doesn't implement the timeouts.
   5:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    
   6:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    The original HAL files are COPYRIGHT STMicroelectronics, as shown below:
   7:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** */
   8:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
   9:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /*
  10:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * COPYRIGHT(c) 2017 STMicroelectronics
  11:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *
  12:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * Redistribution and use in source and binary forms, with or without modification,
  13:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * are permitted provided that the following conditions are met:
  14:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  15:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *      this list of conditions and the following disclaimer.
  16:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  17:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *      this list of conditions and the following disclaimer in the documentation
  18:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *      and/or other materials provided with the distribution.
  19:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  20:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *      may be used to endorse or promote products derived from this software
  21:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *      without specific prior written permission.
  22:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *
  23:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  25:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  26:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  27:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  28:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  29:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  30:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  31:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  32:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *
  34:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   ******************************************************************************
  35:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** */ 
  36:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  37:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  38:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #include "stm32f0_hal.h"
  39:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #include "stm32f0_hal_lowlevel.h"
  40:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #include "stm32f0xx_hal_rcc.h"
  41:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #include "stm32f0xx_hal_gpio.h"
  42:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #include "stm32f0xx_hal_dma.h"
  43:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #include "stm32f0xx_hal_uart.h"
  44:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #include "stm32f0xx_hal_flash.h"
  45:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  46:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define assert_param(expr) ((void)0U)
  47:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** uint32_t HAL_GetTick(void)
  49:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
  28              		.loc 1 49 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	static uint32_t tick;
  33              		.loc 1 50 2 view .LVU1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
  34              		.loc 1 51 2 view .LVU2
  35              		.loc 1 51 13 is_stmt 0 view .LVU3
  36 0000 024B     		ldr	r3, .L3
  52:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
  37              		.loc 1 52 1 view .LVU4
  38              		@ sp needed
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
  39              		.loc 1 51 13 view .LVU5
  40 0002 1868     		ldr	r0, [r3]
  41 0004 421C     		adds	r2, r0, #1
  42 0006 1A60     		str	r2, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
  43              		.loc 1 51 16 is_stmt 1 view .LVU6
  44              		.loc 1 52 1 is_stmt 0 view .LVU7
  45 0008 7047     		bx	lr
  46              	.L4:
  47 000a C046     		.align	2
  48              	.L3:
  49 000c 00000000 		.word	.LANCHOR0
  50              		.cfi_endproc
  51              	.LFE37:
  53              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
  54              		.align	1
  55              		.p2align 2,,3
  56              		.global	HAL_RCC_GetSysClockFreq
  57              		.syntax unified
  58              		.code	16
  59              		.thumb_func
  60              		.fpu softvfp
  62              	HAL_RCC_GetSysClockFreq:
  63              	.LFB38:
  53:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  54:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define UART_CR1_FIELDS  ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | \
  55:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                      USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8)) /*!< UART or U
  56:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 									 
  57:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** uint32_t SystemCoreClock = 8000000;
  58:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  59:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  60:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
  61:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
  64              		.loc 1 61 1 is_stmt 1 view -0
  65              		.cfi_startproc
  66              		@ args = 0, pretend = 0, frame = 0
  67              		@ frame_needed = 0, uses_anonymous_args = 0
  68              		@ link register save eliminated.
  62:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return 7372800U;
  69              		.loc 1 62 2 view .LVU9
  70              		.loc 1 62 9 is_stmt 0 view .LVU10
  71 0000 E120     		movs	r0, #225
  63:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
  72              		.loc 1 63 1 view .LVU11
  73              		@ sp needed
  74 0002 C003     		lsls	r0, r0, #15
  75 0004 7047     		bx	lr
  76              		.cfi_endproc
  77              	.LFE38:
  79 0006 C046     		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
  80              		.align	1
  81              		.p2align 2,,3
  82              		.global	HAL_RCC_GetPCLK1Freq
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_RCC_GetPCLK1Freq:
  89              	.LFB53:
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  94 0000 E120     		movs	r0, #225
  95              		@ sp needed
  96 0002 C003     		lsls	r0, r0, #15
  97 0004 7047     		bx	lr
  98              		.cfi_endproc
  99              	.LFE53:
 101 0006 C046     		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 102              		.align	1
 103              		.p2align 2,,3
 104              		.global	HAL_RCC_GetPCLK2Freq
 105              		.syntax unified
 106              		.code	16
 107              		.thumb_func
 108              		.fpu softvfp
 110              	HAL_RCC_GetPCLK2Freq:
 111              	.LFB55:
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115              		@ link register save eliminated.
 116 0000 E120     		movs	r0, #225
 117              		@ sp needed
 118 0002 C003     		lsls	r0, r0, #15
 119 0004 7047     		bx	lr
 120              		.cfi_endproc
 121              	.LFE55:
 123 0006 C046     		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 124              		.align	1
 125              		.p2align 2,,3
 126              		.global	HAL_RCC_OscConfig
 127              		.syntax unified
 128              		.code	16
 129              		.thumb_func
 130              		.fpu softvfp
 132              	HAL_RCC_OscConfig:
 133              	.LVL0:
 134              	.LFB41:
  64:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  65:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
  66:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
  67:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return 7372800U;
  68:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
  69:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  70:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
  71:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief  Returns the PCLK2 frequency
  72:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
  73:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
  74:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval PCLK2 frequency
  75:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
  76:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
  77:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
  78:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  79:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   //return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_C
  80:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return 7372800;
  81:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
  82:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
  83:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
  84:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
  85:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         RCC_OscInitTypeDef.
  86:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
  87:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         contains the configuration information for the RCC Oscillators.
  88:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   The PLL is not disabled when used as system clock.
  89:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
  90:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         supported by this macro. User should request a transition to LSE Off
  91:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         first and then LSE On or LSE Bypass.
  92:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
  93:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         supported by this macro. User should request a transition to HSE Off
  94:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         first and then HSE On or HSE Bypass.
  95:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval HAL status
  96:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
  97:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
  98:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 135              		.loc 1 98 1 is_stmt 1 view -0
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 8
 138              		@ frame_needed = 0, uses_anonymous_args = 0
  99:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    uint32_t tickstart = 0U;
 139              		.loc 1 99 4 view .LVU13
 100:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 101:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the parameters */
 102:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(RCC_OscInitStruct != NULL);
 140              		.loc 1 102 3 view .LVU14
 103:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 141              		.loc 1 103 3 view .LVU15
 104:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 105:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 106:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 142              		.loc 1 106 3 view .LVU16
  98:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    uint32_t tickstart = 0U;
 143              		.loc 1 98 1 is_stmt 0 view .LVU17
 144 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 145              	.LCFI0:
 146              		.cfi_def_cfa_offset 20
 147              		.cfi_offset 4, -20
 148              		.cfi_offset 5, -16
 149              		.cfi_offset 6, -12
 150              		.cfi_offset 7, -8
 151              		.cfi_offset 14, -4
 152 0002 CE46     		mov	lr, r9
 153 0004 4746     		mov	r7, r8
 154 0006 80B5     		push	{r7, lr}
 155              	.LCFI1:
 156              		.cfi_def_cfa_offset 28
 157              		.cfi_offset 8, -28
 158              		.cfi_offset 9, -24
 159              		.loc 1 106 25 view .LVU18
 160 0008 0468     		ldr	r4, [r0]
  98:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    uint32_t tickstart = 0U;
 161              		.loc 1 98 1 view .LVU19
 162 000a 83B0     		sub	sp, sp, #12
 163              	.LCFI2:
 164              		.cfi_def_cfa_offset 40
 165              		.loc 1 106 5 view .LVU20
 166 000c E307     		lsls	r3, r4, #31
 167 000e 35D5     		bpl	.L10
 107:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 108:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 109:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 168              		.loc 1 109 5 is_stmt 1 view .LVU21
 110:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 111:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 112:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 169              		.loc 1 112 5 view .LVU22
 170              		.loc 1 112 9 is_stmt 0 view .LVU23
 171 0010 0C22     		movs	r2, #12
 172 0012 C149     		ldr	r1, .L182
 173 0014 4B68     		ldr	r3, [r1, #4]
 174 0016 1340     		ands	r3, r2
 175              		.loc 1 112 7 view .LVU24
 176 0018 042B     		cmp	r3, #4
 177 001a 00D1     		bne	.LCB106
 178 001c 2FE1     		b	.L11	@long jump
 179              	.LCB106:
 113:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 180              		.loc 1 113 13 view .LVU25
 181 001e 4B68     		ldr	r3, [r1, #4]
 182 0020 1A40     		ands	r2, r3
 183              		.loc 1 113 8 view .LVU26
 184 0022 082A     		cmp	r2, #8
 185 0024 00D1     		bne	.LCB110
 186 0026 26E1     		b	.L168	@long jump
 187              	.LCB110:
 188              	.L12:
 114:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 115:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 116:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 117:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_ERROR;
 118:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 119:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 120:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 121:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 122:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Set the new HSE configuration ---------------------------------------*/
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 189              		.loc 1 123 7 is_stmt 1 view .LVU27
 190              		.loc 1 123 7 view .LVU28
 191 0028 4368     		ldr	r3, [r0, #4]
 192 002a 012B     		cmp	r3, #1
 193 002c 00D1     		bne	.LCB116
 194 002e 6BE1     		b	.L169	@long jump
 195              	.LCB116:
 196              		.loc 1 123 7 discriminator 2 view .LVU29
 197 0030 002B     		cmp	r3, #0
 198 0032 00D1     		bne	.LCB119
 199 0034 7EE1     		b	.L170	@long jump
 200              	.LCB119:
 201              		.loc 1 123 7 discriminator 5 view .LVU30
 202 0036 052B     		cmp	r3, #5
 203 0038 00D1     		bne	.LCB122
 204 003a 49E2     		b	.L171	@long jump
 205              	.LCB122:
 206              		.loc 1 123 7 discriminator 8 view .LVU31
 207 003c B64B     		ldr	r3, .L182
 208 003e B749     		ldr	r1, .L182+4
 209 0040 1A68     		ldr	r2, [r3]
 210 0042 0A40     		ands	r2, r1
 211 0044 1A60     		str	r2, [r3]
 212              		.loc 1 123 7 discriminator 8 view .LVU32
 213 0046 1A68     		ldr	r2, [r3]
 214 0048 B549     		ldr	r1, .L182+8
 215 004a 0A40     		ands	r2, r1
 216 004c 1A60     		str	r2, [r3]
 217              	.L16:
 124:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 125:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 126:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        /* Check the HSE State */
 127:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 128:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 129:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 130:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 218              		.loc 1 130 9 view .LVU33
 219              	.LBB94:
 220              	.LBI94:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 221              		.loc 1 48 10 view .LVU34
 222              	.LBB95:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 223              		.loc 1 50 2 view .LVU35
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 224              		.loc 1 51 2 view .LVU36
 225              	.LBE95:
 226              	.LBE94:
 131:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 132:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till HSE is ready */
 133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 227              		.loc 1 133 15 is_stmt 0 view .LVU37
 228 004e 8027     		movs	r7, #128
 229              	.LBB100:
 230              	.LBB96:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 231              		.loc 1 51 13 view .LVU38
 232 0050 B44A     		ldr	r2, .L182+12
 233              	.LBE96:
 234              	.LBE100:
 235              		.loc 1 133 15 view .LVU39
 236 0052 B149     		ldr	r1, .L182
 237              	.LBB101:
 238              	.LBB97:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 239              		.loc 1 51 13 view .LVU40
 240 0054 1568     		ldr	r5, [r2]
 241              	.LBE97:
 242              	.LBE101:
 243              		.loc 1 133 14 view .LVU41
 244 0056 0026     		movs	r6, #0
 245              	.LBB102:
 246              	.LBB98:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 247              		.loc 1 51 13 view .LVU42
 248 0058 6B1C     		adds	r3, r5, #1
 249              	.LBE98:
 250              	.LBE102:
 251              		.loc 1 133 15 view .LVU43
 252 005a 8C46     		mov	ip, r1
 253              	.LBB103:
 254              	.LBB99:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 255              		.loc 1 51 13 view .LVU44
 256 005c 1360     		str	r3, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 257              		.loc 1 51 16 is_stmt 1 view .LVU45
 258              	.LVL1:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 259              		.loc 1 51 16 is_stmt 0 view .LVU46
 260              	.LBE99:
 261              	.LBE103:
 262              		.loc 1 133 9 is_stmt 1 view .LVU47
 263 005e 6635     		adds	r5, r5, #102
 264              	.LVL2:
 265              		.loc 1 133 15 is_stmt 0 view .LVU48
 266 0060 BF02     		lsls	r7, r7, #10
 267              		.loc 1 133 14 view .LVU49
 268 0062 04E0     		b	.L21
 269              	.L22:
 134:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 135:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 270              		.loc 1 135 11 is_stmt 1 view .LVU50
 271              	.LBB104:
 272              	.LBI104:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 273              		.loc 1 48 10 view .LVU51
 274              	.LBB105:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 275              		.loc 1 50 2 view .LVU52
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 276              		.loc 1 51 2 view .LVU53
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 277              		.loc 1 51 13 is_stmt 0 view .LVU54
 278 0064 0133     		adds	r3, r3, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 279              		.loc 1 51 16 is_stmt 1 view .LVU55
 280 0066 0126     		movs	r6, #1
 281              	.LBE105:
 282              	.LBE104:
 283              		.loc 1 135 13 is_stmt 0 view .LVU56
 284 0068 9D42     		cmp	r5, r3
 285 006a 00D1     		bne	.LCB190
 286 006c B7E1     		b	.L172	@long jump
 287              	.LCB190:
 288              	.L21:
 133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 289              		.loc 1 133 14 is_stmt 1 view .LVU57
 133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 290              		.loc 1 133 15 is_stmt 0 view .LVU58
 291 006e 6146     		mov	r1, ip
 292 0070 0968     		ldr	r1, [r1]
 133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 293              		.loc 1 133 14 view .LVU59
 294 0072 3942     		tst	r1, r7
 295 0074 F6D0     		beq	.L22
 296 0076 002E     		cmp	r6, #0
 297 0078 00D0     		beq	.L10
 298 007a 1360     		str	r3, [r2]
 299              	.LVL3:
 300              	.L10:
 136:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 137:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 138:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 139:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 140:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 141:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       else
 142:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 143:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 144:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 145:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 146:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till HSE is disabled */
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 148:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 149:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 150:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 151:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 152:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 153:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 154:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 155:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 156:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 157:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 158:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 301              		.loc 1 158 3 is_stmt 1 view .LVU60
 302              		.loc 1 158 5 is_stmt 0 view .LVU61
 303 007c A307     		lsls	r3, r4, #30
 304 007e 3BD5     		bpl	.L25
 159:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 160:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 161:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 305              		.loc 1 161 5 is_stmt 1 view .LVU62
 162:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 306              		.loc 1 162 5 view .LVU63
 163:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 164:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 165:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 307              		.loc 1 165 5 view .LVU64
 308              		.loc 1 165 9 is_stmt 0 view .LVU65
 309 0080 0C23     		movs	r3, #12
 310 0082 A54A     		ldr	r2, .L182
 311 0084 5168     		ldr	r1, [r2, #4]
 312              		.loc 1 165 7 view .LVU66
 313 0086 0B42     		tst	r3, r1
 314 0088 29D0     		beq	.L26
 166:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 315              		.loc 1 166 13 view .LVU67
 316 008a 5168     		ldr	r1, [r2, #4]
 317 008c 0B40     		ands	r3, r1
 318              		.loc 1 166 8 view .LVU68
 319 008e 082B     		cmp	r3, #8
 320 0090 22D0     		beq	.L173
 321              	.L27:
 167:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* When HSI is used as system clock it will not disabled */
 169:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 170:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 171:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_ERROR;
 172:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 173:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Otherwise, just the calibration is allowed */
 174:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       else
 175:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 176:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 177:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 178:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 179:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 180:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 181:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Check the HSI State */
 183:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 322              		.loc 1 183 7 is_stmt 1 view .LVU69
 323              		.loc 1 183 9 is_stmt 0 view .LVU70
 324 0092 C368     		ldr	r3, [r0, #12]
 184:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 185:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 186:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_HSI_ENABLE();
 325              		.loc 1 186 9 view .LVU71
 326 0094 A049     		ldr	r1, .L182
 183:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 327              		.loc 1 183 9 view .LVU72
 328 0096 002B     		cmp	r3, #0
 329 0098 00D1     		bne	.LCB229
 330 009a 88E1     		b	.L30	@long jump
 331              	.LCB229:
 332              		.loc 1 186 9 is_stmt 1 view .LVU73
 333 009c 0122     		movs	r2, #1
 334 009e 0B68     		ldr	r3, [r1]
 335 00a0 1343     		orrs	r3, r2
 336              	.LBB106:
 337              	.LBB107:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 338              		.loc 1 51 13 is_stmt 0 view .LVU74
 339 00a2 A04A     		ldr	r2, .L182+12
 340              	.LBE107:
 341              	.LBE106:
 342              		.loc 1 186 9 view .LVU75
 343 00a4 0B60     		str	r3, [r1]
 187:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 188:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 344              		.loc 1 189 9 is_stmt 1 view .LVU76
 345              	.LBB109:
 346              	.LBI106:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 347              		.loc 1 48 10 view .LVU77
 348              	.LBB108:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 349              		.loc 1 50 2 view .LVU78
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 350              		.loc 1 51 2 view .LVU79
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 351              		.loc 1 51 13 is_stmt 0 view .LVU80
 352 00a6 1368     		ldr	r3, [r2]
 353 00a8 5D1C     		adds	r5, r3, #1
 354 00aa 1560     		str	r5, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 355              		.loc 1 51 16 is_stmt 1 view .LVU81
 356              	.LVL4:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 357              		.loc 1 51 16 is_stmt 0 view .LVU82
 358              	.LBE108:
 359              	.LBE109:
 190:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till HSI is ready */
 192:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 360              		.loc 1 192 9 is_stmt 1 view .LVU83
 361              		.loc 1 192 14 view .LVU84
 362              		.loc 1 192 15 is_stmt 0 view .LVU85
 363 00ac 0225     		movs	r5, #2
 364 00ae 0E68     		ldr	r6, [r1]
 365              		.loc 1 192 14 view .LVU86
 366 00b0 3542     		tst	r5, r6
 367 00b2 19D1     		bne	.L31
 193:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 194:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 368              		.loc 1 194 11 is_stmt 1 view .LVU87
 369              	.LBB110:
 370              	.LBI110:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 371              		.loc 1 48 10 view .LVU88
 372              	.LBB111:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 373              		.loc 1 50 2 view .LVU89
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 374              		.loc 1 51 2 view .LVU90
 375              	.LBE111:
 376              	.LBE110:
 192:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 377              		.loc 1 192 15 is_stmt 0 view .LVU91
 378 00b4 0F68     		ldr	r7, [r1]
 379              	.LBB115:
 380              	.LBB112:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 381              		.loc 1 51 13 view .LVU92
 382 00b6 9E1C     		adds	r6, r3, #2
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 383              		.loc 1 51 16 is_stmt 1 view .LVU93
 384              	.LBE112:
 385              	.LBE115:
 192:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 386              		.loc 1 192 14 view .LVU94
 387 00b8 3D42     		tst	r5, r7
 388 00ba 00D0     		beq	.LCB278
 389 00bc C7E1     		b	.L32	@long jump
 390              	.LCB278:
 391              		.loc 1 194 11 view .LVU95
 392              	.LBB116:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 393              		.loc 1 48 10 view .LVU96
 394              	.LBB113:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 395              		.loc 1 50 2 view .LVU97
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 396              		.loc 1 51 2 view .LVU98
 397              	.LBE113:
 398              	.LBE116:
 192:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 399              		.loc 1 192 15 is_stmt 0 view .LVU99
 400 00be 0968     		ldr	r1, [r1]
 401              	.LBB117:
 402              	.LBB114:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 403              		.loc 1 51 13 view .LVU100
 404 00c0 DE1C     		adds	r6, r3, #3
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 405              		.loc 1 51 16 is_stmt 1 view .LVU101
 406              	.LBE114:
 407              	.LBE117:
 192:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 408              		.loc 1 192 14 view .LVU102
 409 00c2 0D42     		tst	r5, r1
 410 00c4 00D0     		beq	.LCB297
 411 00c6 C2E1     		b	.L32	@long jump
 412              	.LCB297:
 413              	.L163:
 195:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 196:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 198:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 199:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                 
 200:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 201:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 202:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       else
 204:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 205:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 206:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_HSI_DISABLE();
 207:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 208:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 209:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 210:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till HSI is disabled */
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 214:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 215:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 216:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 218:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 219:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 220:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 221:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 222:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 224:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 225:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 226:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 227:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 228:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSI State */
 229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 230:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 231:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 232:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_LSI_ENABLE();
 233:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 234:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Get Start Tick */
 235:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 236:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 237:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait till LSI is ready */  
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 239:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 240:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 241:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 242:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 243:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 244:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 245:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 246:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 247:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 248:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 249:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_LSI_DISABLE();
 250:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 251:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Get Start Tick */
 252:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 253:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 254:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait till LSI is disabled */  
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 256:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 257:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 414              		.loc 1 257 9 view .LVU103
 415              	.LBB118:
 416              	.LBI118:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 417              		.loc 1 48 10 view .LVU104
 418              	.LBB119:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 419              		.loc 1 50 2 view .LVU105
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 420              		.loc 1 51 2 view .LVU106
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 421              		.loc 1 51 16 view .LVU107
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 422              		.loc 1 51 13 is_stmt 0 view .LVU108
 423 00c8 0433     		adds	r3, r3, #4
 424              	.LVL5:
 425              	.L165:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 426              		.loc 1 51 13 view .LVU109
 427              	.LBE119:
 428              	.LBE118:
 258:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 259:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 429              		.loc 1 259 18 view .LVU110
 430 00ca 0320     		movs	r0, #3
 431              	.LVL6:
 432              		.loc 1 259 18 view .LVU111
 433 00cc 1360     		str	r3, [r2]
 434              	.L14:
 260:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 261:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 262:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 263:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 264:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 265:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 266:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 267:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     FlagStatus       pwrclkchanged = RESET;
 268:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 269:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 270:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 271:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 272:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Update LSE configuration in Backup Domain control register    */
 273:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Requires to enable write access to Backup Domain of necessary */
 274:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 275:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 277:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 278:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 279:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 280:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 281:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 282:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Enable write access to Backup domain */
 283:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 284:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 285:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait for Backup domain Write protection disable */
 286:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 287:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 289:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 290:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 291:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 292:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 293:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 294:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 295:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 296:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 297:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Set the new LSE configuration -----------------------------------------*/
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 299:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 300:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 301:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 302:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Get Start Tick */
 303:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 304:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 305:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait till LSE is ready */  
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 307:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 308:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 309:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 310:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 311:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 312:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 313:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 314:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 315:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 316:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Get Start Tick */
 317:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 318:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 319:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait till LSE is disabled */  
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 321:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 322:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 323:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 324:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 325:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 326:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 327:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 328:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 329:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Require to disable power clock if necessary */
 330:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(pwrclkchanged == SET)
 331:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 332:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 333:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 334:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 335:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 336:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*----------------------------- HSI14 Configuration --------------------------*/
 337:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 338:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 339:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 340:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
 341:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));
 342:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 343:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the HSI14 State */
 344:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 345:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 346:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Disable ADC control of the Internal High Speed oscillator HSI14 */
 347:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSI14ADC_DISABLE();
 348:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 349:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Enable the Internal High Speed oscillator (HSI). */
 350:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSI14_ENABLE();
 351:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 352:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Get Start Tick */
 353:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 354:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 355:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait till HSI is ready */  
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 357:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 358:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 359:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 360:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 361:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }      
 362:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       } 
 363:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 364:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
 365:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 366:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 368:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 369:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Enable ADC control of the Internal High Speed oscillator HSI14 */
 370:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSI14ADC_ENABLE();
 371:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 372:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
 373:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 374:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 376:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Disable ADC control of the Internal High Speed oscillator HSI14 */
 378:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSI14ADC_DISABLE();
 379:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 380:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Disable the Internal High Speed oscillator (HSI). */
 381:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_HSI14_DISABLE();
 382:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 383:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Get Start Tick */
 384:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 386:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait till HSI is ready */  
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 388:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 389:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 390:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 391:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 392:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 393:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 394:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 395:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 396:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 397:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined(RCC_HSI48_SUPPORT)
 398:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*----------------------------- HSI48 Configuration --------------------------*/
 399:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 400:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 401:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 402:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 403:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 404:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* When the HSI48 is used as system clock it is not allowed to be disabled */
 405:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 406:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSC
 407:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 408:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_
 409:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 410:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_ERROR;
 411:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 412:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 413:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 414:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 415:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Check the HSI48 State */
 416:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 417:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 418:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Enable the Internal High Speed oscillator (HSI48). */
 419:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_HSI48_ENABLE();
 420:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 421:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 422:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 423:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 424:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till HSI48 is ready */  
 425:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 426:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 427:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 428:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 429:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 430:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 431:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         } 
 432:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 433:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       else
 434:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 435:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Disable the Internal High Speed oscillator (HSI48). */
 436:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_HSI48_DISABLE();
 437:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 438:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 439:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 440:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 441:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till HSI48 is ready */  
 442:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 443:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 444:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 445:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 446:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 447:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 448:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 449:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 450:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 451:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 452:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* RCC_HSI48_SUPPORT */
 453:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        
 454:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the parameters */
 456:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 458:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 459:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check if the PLL is used as system clock or not */
 460:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 461:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     { 
 462:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 463:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 464:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Check the parameters */
 465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 467:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 468:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 469:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Disable the main PLL. */
 470:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_PLL_DISABLE();
 471:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 472:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 473:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 474:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 475:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till PLL is disabled */
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 477:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 478:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 479:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 480:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 481:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 482:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 483:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 484:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 486:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 487:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 488:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Enable the main PLL. */
 489:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_PLL_ENABLE();
 490:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 491:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 492:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 493:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 494:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till PLL is ready */
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 496:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 497:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 498:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 499:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 500:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 501:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 502:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 503:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       else
 504:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 505:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Disable the main PLL. */
 506:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_PLL_DISABLE();
 507:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****  
 508:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 509:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 510:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 511:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till PLL is disabled */  
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 513:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 514:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 515:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 516:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 517:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 518:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 519:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 520:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 521:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 522:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 523:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       return HAL_ERROR;
 524:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 525:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 526:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 527:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return HAL_OK;
 528:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 435              		.loc 1 528 1 view .LVU112
 436 00ce 03B0     		add	sp, sp, #12
 437              		@ sp needed
 438 00d0 C0BC     		pop	{r6, r7}
 439 00d2 B946     		mov	r9, r7
 440 00d4 B046     		mov	r8, r6
 441 00d6 F0BD     		pop	{r4, r5, r6, r7, pc}
 442              	.LVL7:
 443              	.L173:
 166:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 444              		.loc 1 166 82 discriminator 1 view .LVU113
 445 00d8 5368     		ldr	r3, [r2, #4]
 166:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 446              		.loc 1 166 78 discriminator 1 view .LVU114
 447 00da DB03     		lsls	r3, r3, #15
 448 00dc D9D4     		bmi	.L27
 449              	.L26:
 169:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 450              		.loc 1 169 7 is_stmt 1 view .LVU115
 169:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 451              		.loc 1 169 11 is_stmt 0 view .LVU116
 452 00de 8E4B     		ldr	r3, .L182
 453 00e0 1B68     		ldr	r3, [r3]
 169:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 454              		.loc 1 169 9 view .LVU117
 455 00e2 9B07     		lsls	r3, r3, #30
 456 00e4 00D5     		bpl	.LCB349
 457 00e6 09E1     		b	.L174	@long jump
 458              	.LCB349:
 459              	.L31:
 201:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 460              		.loc 1 201 9 is_stmt 1 view .LVU118
 461 00e8 F825     		movs	r5, #248
 462 00ea 8B49     		ldr	r1, .L182
 463 00ec 0369     		ldr	r3, [r0, #16]
 464 00ee 0A68     		ldr	r2, [r1]
 465 00f0 DB00     		lsls	r3, r3, #3
 466 00f2 AA43     		bics	r2, r5
 467 00f4 1343     		orrs	r3, r2
 468 00f6 0B60     		str	r3, [r1]
 469              	.L25:
 223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 470              		.loc 1 223 3 view .LVU119
 223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 471              		.loc 1 223 5 is_stmt 0 view .LVU120
 472 00f8 2307     		lsls	r3, r4, #28
 473 00fa 19D5     		bpl	.L36
 226:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 474              		.loc 1 226 5 is_stmt 1 view .LVU121
 229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 475              		.loc 1 229 5 view .LVU122
 229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 476              		.loc 1 229 7 is_stmt 0 view .LVU123
 477 00fc C369     		ldr	r3, [r0, #28]
 232:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 478              		.loc 1 232 7 view .LVU124
 479 00fe 8649     		ldr	r1, .L182
 229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 480              		.loc 1 229 7 view .LVU125
 481 0100 002B     		cmp	r3, #0
 482 0102 00D1     		bne	.LCB375
 483 0104 C6E0     		b	.L37	@long jump
 484              	.LCB375:
 232:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 485              		.loc 1 232 7 is_stmt 1 view .LVU126
 486 0106 0122     		movs	r2, #1
 487 0108 4B6A     		ldr	r3, [r1, #36]
 488 010a 1343     		orrs	r3, r2
 489              	.LBB124:
 490              	.LBB125:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 491              		.loc 1 51 13 is_stmt 0 view .LVU127
 492 010c 854A     		ldr	r2, .L182+12
 493              	.LBE125:
 494              	.LBE124:
 232:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 495              		.loc 1 232 7 view .LVU128
 496 010e 4B62     		str	r3, [r1, #36]
 235:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 497              		.loc 1 235 7 is_stmt 1 view .LVU129
 498              	.LBB127:
 499              	.LBI124:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 500              		.loc 1 48 10 view .LVU130
 501              	.LBB126:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 502              		.loc 1 50 2 view .LVU131
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 503              		.loc 1 51 2 view .LVU132
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 504              		.loc 1 51 13 is_stmt 0 view .LVU133
 505 0110 1368     		ldr	r3, [r2]
 506 0112 5D1C     		adds	r5, r3, #1
 507 0114 1560     		str	r5, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 508              		.loc 1 51 16 is_stmt 1 view .LVU134
 509              	.LVL8:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 510              		.loc 1 51 16 is_stmt 0 view .LVU135
 511              	.LBE126:
 512              	.LBE127:
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 513              		.loc 1 238 7 is_stmt 1 view .LVU136
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 514              		.loc 1 238 12 view .LVU137
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 515              		.loc 1 238 13 is_stmt 0 view .LVU138
 516 0116 0225     		movs	r5, #2
 517 0118 4E6A     		ldr	r6, [r1, #36]
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 518              		.loc 1 238 12 view .LVU139
 519 011a 3542     		tst	r5, r6
 520 011c 08D1     		bne	.L36
 240:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 521              		.loc 1 240 9 is_stmt 1 view .LVU140
 522              	.LBB128:
 523              	.LBI128:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 524              		.loc 1 48 10 view .LVU141
 525              	.LBB129:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 526              		.loc 1 50 2 view .LVU142
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 527              		.loc 1 51 2 view .LVU143
 528              	.LBE129:
 529              	.LBE128:
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 530              		.loc 1 238 13 is_stmt 0 view .LVU144
 531 011e 4F6A     		ldr	r7, [r1, #36]
 532              	.LBB133:
 533              	.LBB130:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 534              		.loc 1 51 13 view .LVU145
 535 0120 9E1C     		adds	r6, r3, #2
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 536              		.loc 1 51 16 is_stmt 1 view .LVU146
 537              	.LBE130:
 538              	.LBE133:
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 539              		.loc 1 238 12 view .LVU147
 540 0122 3D42     		tst	r5, r7
 541 0124 03D1     		bne	.L40
 240:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 542              		.loc 1 240 9 view .LVU148
 543              	.LBB134:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 544              		.loc 1 48 10 view .LVU149
 545              	.LBB131:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 546              		.loc 1 50 2 view .LVU150
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 547              		.loc 1 51 2 view .LVU151
 548              	.LBE131:
 549              	.LBE134:
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 550              		.loc 1 238 13 is_stmt 0 view .LVU152
 551 0126 496A     		ldr	r1, [r1, #36]
 552              	.LBB135:
 553              	.LBB132:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 554              		.loc 1 51 13 view .LVU153
 555 0128 DE1C     		adds	r6, r3, #3
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 556              		.loc 1 51 16 is_stmt 1 view .LVU154
 557              	.LBE132:
 558              	.LBE135:
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 559              		.loc 1 238 12 view .LVU155
 560 012a 0D42     		tst	r5, r1
 561 012c CCD0     		beq	.L163
 562              	.L40:
 238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 563              		.loc 1 238 12 is_stmt 0 view .LVU156
 564 012e 1660     		str	r6, [r2]
 565              	.LVL9:
 566              	.L36:
 265:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 567              		.loc 1 265 3 is_stmt 1 view .LVU157
 265:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 568              		.loc 1 265 5 is_stmt 0 view .LVU158
 569 0130 6307     		lsls	r3, r4, #29
 570 0132 49D5     		bpl	.L42
 571              	.LBB136:
 267:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 572              		.loc 1 267 5 is_stmt 1 view .LVU159
 573              	.LVL10:
 270:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 574              		.loc 1 270 5 view .LVU160
 274:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 575              		.loc 1 274 5 view .LVU161
 274:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 576              		.loc 1 274 8 is_stmt 0 view .LVU162
 577 0134 8022     		movs	r2, #128
 267:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 578              		.loc 1 267 22 view .LVU163
 579 0136 0025     		movs	r5, #0
 274:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 580              		.loc 1 274 8 view .LVU164
 581 0138 774B     		ldr	r3, .L182
 582 013a 5205     		lsls	r2, r2, #21
 583 013c D969     		ldr	r1, [r3, #28]
 267:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 584              		.loc 1 267 22 view .LVU165
 585 013e A946     		mov	r9, r5
 274:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 586              		.loc 1 274 7 view .LVU166
 587 0140 1142     		tst	r1, r2
 588 0142 08D1     		bne	.L43
 276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 589              		.loc 1 276 7 is_stmt 1 view .LVU167
 590              	.LBB137:
 276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 591              		.loc 1 276 7 view .LVU168
 276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 592              		.loc 1 276 7 view .LVU169
 593 0144 D969     		ldr	r1, [r3, #28]
 594 0146 1143     		orrs	r1, r2
 595 0148 D961     		str	r1, [r3, #28]
 276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 596              		.loc 1 276 7 view .LVU170
 597 014a DB69     		ldr	r3, [r3, #28]
 598 014c 1A40     		ands	r2, r3
 599 014e 0192     		str	r2, [sp, #4]
 276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 600              		.loc 1 276 7 view .LVU171
 601 0150 019B     		ldr	r3, [sp, #4]
 602              	.LBE137:
 276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 603              		.loc 1 276 7 view .LVU172
 277:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 604              		.loc 1 277 7 view .LVU173
 605              	.LVL11:
 277:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 606              		.loc 1 277 21 is_stmt 0 view .LVU174
 607 0152 0123     		movs	r3, #1
 608 0154 9946     		mov	r9, r3
 609              	.LVL12:
 610              	.L43:
 280:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 611              		.loc 1 280 5 is_stmt 1 view .LVU175
 280:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 612              		.loc 1 280 8 is_stmt 0 view .LVU176
 613 0156 8026     		movs	r6, #128
 614 0158 734D     		ldr	r5, .L182+16
 615 015a 7600     		lsls	r6, r6, #1
 616 015c 2B68     		ldr	r3, [r5]
 280:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 617              		.loc 1 280 7 view .LVU177
 618 015e 3342     		tst	r3, r6
 619 0160 00D1     		bne	.LCB500
 620 0162 B0E0     		b	.L44	@long jump
 621              	.LCB500:
 622              	.LBB138:
 623              	.LBB139:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 624              		.loc 1 51 13 view .LVU178
 625 0164 6F4A     		ldr	r2, .L182+12
 626 0166 1368     		ldr	r3, [r2]
 627              	.L45:
 628              	.LBE139:
 629              	.LBE138:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 630              		.loc 1 298 5 is_stmt 1 view .LVU179
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 631              		.loc 1 298 5 view .LVU180
 632 0168 8168     		ldr	r1, [r0, #8]
 633 016a 0129     		cmp	r1, #1
 634 016c 0FD0     		beq	.L175
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 635              		.loc 1 298 5 discriminator 2 view .LVU181
 636 016e 0029     		cmp	r1, #0
 637 0170 00D1     		bne	.LCB516
 638 0172 02E1     		b	.L176	@long jump
 639              	.LCB516:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 640              		.loc 1 298 5 discriminator 5 view .LVU182
 641 0174 0529     		cmp	r1, #5
 642 0176 00D1     		bne	.LCB519
 643 0178 5FE1     		b	.L177	@long jump
 644              	.LCB519:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 645              		.loc 1 298 5 discriminator 8 view .LVU183
 646 017a 0126     		movs	r6, #1
 647 017c 6649     		ldr	r1, .L182
 648 017e 0D6A     		ldr	r5, [r1, #32]
 649 0180 B543     		bics	r5, r6
 650 0182 0D62     		str	r5, [r1, #32]
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 651              		.loc 1 298 5 discriminator 8 view .LVU184
 652 0184 0D6A     		ldr	r5, [r1, #32]
 653 0186 0336     		adds	r6, r6, #3
 654 0188 B543     		bics	r5, r6
 655 018a 0D62     		str	r5, [r1, #32]
 656 018c 03E0     		b	.L49
 657              	.L175:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 658              		.loc 1 298 5 discriminator 1 view .LVU185
 659 018e 624E     		ldr	r6, .L182
 660 0190 356A     		ldr	r5, [r6, #32]
 661 0192 2943     		orrs	r1, r5
 662 0194 3162     		str	r1, [r6, #32]
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 663              		.loc 1 298 5 discriminator 1 view .LVU186
 300:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 664              		.loc 1 300 5 discriminator 1 view .LVU187
 665              	.L49:
 303:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 666              		.loc 1 303 7 view .LVU188
 667              	.LBB141:
 668              	.LBI141:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 669              		.loc 1 48 10 view .LVU189
 670              	.LBB142:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 671              		.loc 1 50 2 view .LVU190
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 672              		.loc 1 51 2 view .LVU191
 673 0196 654D     		ldr	r5, .L182+20
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 674              		.loc 1 51 13 is_stmt 0 view .LVU192
 675 0198 591C     		adds	r1, r3, #1
 676 019a AC46     		mov	ip, r5
 677              	.LBE142:
 678              	.LBE141:
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 679              		.loc 1 306 13 view .LVU193
 680 019c 5E4D     		ldr	r5, .L182
 681 019e 6344     		add	r3, r3, ip
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 682              		.loc 1 306 12 view .LVU194
 683 01a0 0027     		movs	r7, #0
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 684              		.loc 1 306 13 view .LVU195
 685 01a2 AC46     		mov	ip, r5
 686 01a4 0226     		movs	r6, #2
 687              	.LBB144:
 688              	.LBB143:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 689              		.loc 1 51 13 view .LVU196
 690 01a6 1160     		str	r1, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 691              		.loc 1 51 16 is_stmt 1 view .LVU197
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 692              		.loc 1 51 16 is_stmt 0 view .LVU198
 693              	.LBE143:
 694              	.LBE144:
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 695              		.loc 1 306 7 is_stmt 1 view .LVU199
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 696              		.loc 1 306 12 is_stmt 0 view .LVU200
 697 01a8 03E0     		b	.L54
 698              	.L55:
 308:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 699              		.loc 1 308 9 is_stmt 1 view .LVU201
 700              	.LBB145:
 701              	.LBI145:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 702              		.loc 1 48 10 view .LVU202
 703              	.LBB146:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 704              		.loc 1 50 2 view .LVU203
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 705              		.loc 1 51 2 view .LVU204
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 706              		.loc 1 51 13 is_stmt 0 view .LVU205
 707 01aa 0131     		adds	r1, r1, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 708              		.loc 1 51 16 is_stmt 1 view .LVU206
 709 01ac 0127     		movs	r7, #1
 710              	.LBE146:
 711              	.LBE145:
 308:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 712              		.loc 1 308 11 is_stmt 0 view .LVU207
 713 01ae 9942     		cmp	r1, r3
 714 01b0 2ED0     		beq	.L164
 715              	.L54:
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 716              		.loc 1 306 12 is_stmt 1 view .LVU208
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 717              		.loc 1 306 13 is_stmt 0 view .LVU209
 718 01b2 6546     		mov	r5, ip
 719 01b4 2D6A     		ldr	r5, [r5, #32]
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 720              		.loc 1 306 12 view .LVU210
 721 01b6 2E42     		tst	r6, r5
 722 01b8 F7D0     		beq	.L55
 723              	.L160:
 306:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 724              		.loc 1 306 12 view .LVU211
 725 01ba 002F     		cmp	r7, #0
 726 01bc 00D0     		beq	.L57
 727 01be 1160     		str	r1, [r2]
 728              	.L57:
 330:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 729              		.loc 1 330 5 is_stmt 1 view .LVU212
 330:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 730              		.loc 1 330 7 is_stmt 0 view .LVU213
 731 01c0 4B46     		mov	r3, r9
 732 01c2 012B     		cmp	r3, #1
 733 01c4 00D1     		bne	.LCB602
 734 01c6 30E1     		b	.L178	@long jump
 735              	.LCB602:
 736              	.LVL13:
 737              	.L42:
 330:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 738              		.loc 1 330 7 view .LVU214
 739              	.LBE136:
 337:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 740              		.loc 1 337 3 is_stmt 1 view .LVU215
 337:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 741              		.loc 1 337 5 is_stmt 0 view .LVU216
 742 01c8 E306     		lsls	r3, r4, #27
 743 01ca 30D5     		bpl	.L62
 340:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));
 744              		.loc 1 340 5 is_stmt 1 view .LVU217
 341:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 745              		.loc 1 341 5 view .LVU218
 344:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 746              		.loc 1 344 5 view .LVU219
 344:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 747              		.loc 1 344 25 is_stmt 0 view .LVU220
 748 01cc 4369     		ldr	r3, [r0, #20]
 344:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 749              		.loc 1 344 7 view .LVU221
 750 01ce 012B     		cmp	r3, #1
 751 01d0 00D1     		bne	.LCB617
 752 01d2 07E1     		b	.L179	@long jump
 753              	.LCB617:
 367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 754              		.loc 1 367 10 is_stmt 1 view .LVU222
 367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 755              		.loc 1 367 12 is_stmt 0 view .LVU223
 756 01d4 0533     		adds	r3, r3, #5
 757 01d6 1ED0     		beq	.L180
 378:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 758              		.loc 1 378 7 is_stmt 1 view .LVU224
 759 01d8 0421     		movs	r1, #4
 760 01da 4F4B     		ldr	r3, .L182
 761 01dc 5A6B     		ldr	r2, [r3, #52]
 762 01de 0A43     		orrs	r2, r1
 763 01e0 5A63     		str	r2, [r3, #52]
 381:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 764              		.loc 1 381 7 view .LVU225
 765 01e2 5A6B     		ldr	r2, [r3, #52]
 766 01e4 0339     		subs	r1, r1, #3
 767 01e6 8A43     		bics	r2, r1
 768 01e8 5A63     		str	r2, [r3, #52]
 384:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 769              		.loc 1 384 7 view .LVU226
 770              	.LBB158:
 771              	.LBI158:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 772              		.loc 1 48 10 view .LVU227
 773              	.LBB159:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 774              		.loc 1 50 2 view .LVU228
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 775              		.loc 1 51 2 view .LVU229
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 776              		.loc 1 51 13 is_stmt 0 view .LVU230
 777 01ea 4E4A     		ldr	r2, .L182+12
 778 01ec 1168     		ldr	r1, [r2]
 779 01ee 4C1C     		adds	r4, r1, #1
 780 01f0 1460     		str	r4, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 781              		.loc 1 51 16 is_stmt 1 view .LVU231
 782              	.LVL14:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 783              		.loc 1 51 16 is_stmt 0 view .LVU232
 784              	.LBE159:
 785              	.LBE158:
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 786              		.loc 1 387 7 is_stmt 1 view .LVU233
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 787              		.loc 1 387 12 view .LVU234
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 788              		.loc 1 387 13 is_stmt 0 view .LVU235
 789 01f2 0224     		movs	r4, #2
 790 01f4 5D6B     		ldr	r5, [r3, #52]
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 791              		.loc 1 387 12 view .LVU236
 792 01f6 2C42     		tst	r4, r5
 793 01f8 19D0     		beq	.L62
 389:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 794              		.loc 1 389 9 is_stmt 1 view .LVU237
 795              	.LBB160:
 796              	.LBI160:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 797              		.loc 1 48 10 view .LVU238
 798              	.LBB161:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 799              		.loc 1 50 2 view .LVU239
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 800              		.loc 1 51 2 view .LVU240
 801              	.LBE161:
 802              	.LBE160:
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 803              		.loc 1 387 13 is_stmt 0 view .LVU241
 804 01fa 5E6B     		ldr	r6, [r3, #52]
 805              	.LBB165:
 806              	.LBB162:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 807              		.loc 1 51 13 view .LVU242
 808 01fc 8D1C     		adds	r5, r1, #2
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 809              		.loc 1 51 16 is_stmt 1 view .LVU243
 810              	.LBE162:
 811              	.LBE165:
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 812              		.loc 1 387 12 view .LVU244
 813 01fe 3442     		tst	r4, r6
 814 0200 00D1     		bne	.LCB671
 815 0202 26E1     		b	.L68	@long jump
 816              	.LCB671:
 389:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 817              		.loc 1 389 9 view .LVU245
 818              	.LBB166:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 819              		.loc 1 48 10 view .LVU246
 820              	.LBB163:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 821              		.loc 1 50 2 view .LVU247
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 822              		.loc 1 51 2 view .LVU248
 823              	.LBE163:
 824              	.LBE166:
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 825              		.loc 1 387 13 is_stmt 0 view .LVU249
 826 0204 5B6B     		ldr	r3, [r3, #52]
 827              	.LBB167:
 828              	.LBB164:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 829              		.loc 1 51 13 view .LVU250
 830 0206 CD1C     		adds	r5, r1, #3
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 831              		.loc 1 51 16 is_stmt 1 view .LVU251
 832              	.LBE164:
 833              	.LBE167:
 387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 834              		.loc 1 387 12 view .LVU252
 835 0208 1C42     		tst	r4, r3
 836 020a 00D1     		bne	.LCB690
 837 020c 21E1     		b	.L68	@long jump
 838              	.LCB690:
 839              	.LVL15:
 840              	.L162:
 514:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 841              		.loc 1 514 11 view .LVU253
 842              	.LBB168:
 843              	.LBI168:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 844              		.loc 1 48 10 view .LVU254
 845              	.LBB169:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 846              		.loc 1 50 2 view .LVU255
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 847              		.loc 1 51 2 view .LVU256
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 848              		.loc 1 51 16 view .LVU257
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 849              		.loc 1 51 13 is_stmt 0 view .LVU258
 850 020e 0431     		adds	r1, r1, #4
 851              	.LVL16:
 852              	.L164:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 853              		.loc 1 51 13 view .LVU259
 854              	.LBE169:
 855              	.LBE168:
 516:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 856              		.loc 1 516 20 view .LVU260
 857 0210 0320     		movs	r0, #3
 858 0212 1160     		str	r1, [r2]
 859 0214 5BE7     		b	.L14
 860              	.LVL17:
 861              	.L180:
 370:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 862              		.loc 1 370 7 is_stmt 1 view .LVU261
 863 0216 0421     		movs	r1, #4
 373:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 864              		.loc 1 373 7 is_stmt 0 view .LVU262
 865 0218 F824     		movs	r4, #248
 370:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 866              		.loc 1 370 7 view .LVU263
 867 021a 3F4A     		ldr	r2, .L182
 868 021c 536B     		ldr	r3, [r2, #52]
 869 021e 8B43     		bics	r3, r1
 870 0220 5363     		str	r3, [r2, #52]
 373:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 871              		.loc 1 373 7 is_stmt 1 view .LVU264
 872 0222 516B     		ldr	r1, [r2, #52]
 873 0224 8369     		ldr	r3, [r0, #24]
 874 0226 A143     		bics	r1, r4
 875 0228 DB00     		lsls	r3, r3, #3
 876 022a 0B43     		orrs	r3, r1
 877 022c 5363     		str	r3, [r2, #52]
 878              	.L62:
 456:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 879              		.loc 1 456 3 view .LVU265
 457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 880              		.loc 1 457 3 view .LVU266
 457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 881              		.loc 1 457 30 is_stmt 0 view .LVU267
 882 022e 026A     		ldr	r2, [r0, #32]
 457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 883              		.loc 1 457 6 view .LVU268
 884 0230 002A     		cmp	r2, #0
 885 0232 1ED0     		beq	.L69
 460:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     { 
 886              		.loc 1 460 5 is_stmt 1 view .LVU269
 460:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     { 
 887              		.loc 1 460 8 is_stmt 0 view .LVU270
 888 0234 0C21     		movs	r1, #12
 889 0236 384B     		ldr	r3, .L182
 890 0238 5C68     		ldr	r4, [r3, #4]
 891 023a 2140     		ands	r1, r4
 460:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     { 
 892              		.loc 1 460 7 view .LVU271
 893 023c 0829     		cmp	r1, #8
 894 023e 27D0     		beq	.L29
 462:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 895              		.loc 1 462 7 is_stmt 1 view .LVU272
 462:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 896              		.loc 1 462 9 is_stmt 0 view .LVU273
 897 0240 022A     		cmp	r2, #2
 898 0242 00D1     		bne	.LCB747
 899 0244 07E1     		b	.L181	@long jump
 900              	.LCB747:
 506:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****  
 901              		.loc 1 506 9 is_stmt 1 view .LVU274
 902 0246 1A68     		ldr	r2, [r3]
 903 0248 3949     		ldr	r1, .L182+24
 904 024a 0A40     		ands	r2, r1
 905 024c 1A60     		str	r2, [r3]
 509:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 906              		.loc 1 509 9 view .LVU275
 907              	.LBB174:
 908              	.LBI174:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 909              		.loc 1 48 10 view .LVU276
 910              	.LBB175:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 911              		.loc 1 50 2 view .LVU277
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 912              		.loc 1 51 2 view .LVU278
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 913              		.loc 1 51 13 is_stmt 0 view .LVU279
 914 024e 354A     		ldr	r2, .L182+12
 915 0250 1168     		ldr	r1, [r2]
 916 0252 481C     		adds	r0, r1, #1
 917              	.LVL18:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 918              		.loc 1 51 13 view .LVU280
 919 0254 1060     		str	r0, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 920              		.loc 1 51 16 is_stmt 1 view .LVU281
 921              	.LVL19:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 922              		.loc 1 51 16 is_stmt 0 view .LVU282
 923              	.LBE175:
 924              	.LBE174:
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 925              		.loc 1 512 9 is_stmt 1 view .LVU283
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 926              		.loc 1 512 14 view .LVU284
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 927              		.loc 1 512 15 is_stmt 0 view .LVU285
 928 0256 8020     		movs	r0, #128
 929 0258 1C68     		ldr	r4, [r3]
 930 025a 8004     		lsls	r0, r0, #18
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 931              		.loc 1 512 14 view .LVU286
 932 025c 0442     		tst	r4, r0
 933 025e 08D0     		beq	.L69
 514:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 934              		.loc 1 514 11 is_stmt 1 view .LVU287
 935              	.LBB176:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 936              		.loc 1 48 10 view .LVU288
 937              	.LBB170:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 938              		.loc 1 50 2 view .LVU289
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 939              		.loc 1 51 2 view .LVU290
 940              	.LBE170:
 941              	.LBE176:
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 942              		.loc 1 512 15 is_stmt 0 view .LVU291
 943 0260 1D68     		ldr	r5, [r3]
 944              	.LBB177:
 945              	.LBB171:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 946              		.loc 1 51 13 view .LVU292
 947 0262 8C1C     		adds	r4, r1, #2
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 948              		.loc 1 51 16 is_stmt 1 view .LVU293
 949              	.LBE171:
 950              	.LBE177:
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 951              		.loc 1 512 14 view .LVU294
 952 0264 0542     		tst	r5, r0
 953 0266 03D0     		beq	.L75
 514:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 954              		.loc 1 514 11 view .LVU295
 955              	.LBB178:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 956              		.loc 1 48 10 view .LVU296
 957              	.LBB172:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 958              		.loc 1 50 2 view .LVU297
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 959              		.loc 1 51 2 view .LVU298
 960              	.LBE172:
 961              	.LBE178:
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 962              		.loc 1 512 15 is_stmt 0 view .LVU299
 963 0268 1B68     		ldr	r3, [r3]
 964              	.LBB179:
 965              	.LBB173:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 966              		.loc 1 51 13 view .LVU300
 967 026a CC1C     		adds	r4, r1, #3
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 968              		.loc 1 51 16 is_stmt 1 view .LVU301
 969              	.LBE173:
 970              	.LBE179:
 512:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 971              		.loc 1 512 14 view .LVU302
 972 026c 0342     		tst	r3, r0
 973 026e CED1     		bne	.L162
 974              	.L75:
 975 0270 1460     		str	r4, [r2]
 976              	.LVL20:
 977              	.L69:
 527:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 978              		.loc 1 527 10 is_stmt 0 view .LVU303
 979 0272 0020     		movs	r0, #0
 980 0274 2BE7     		b	.L14
 981              	.LVL21:
 982              	.L168:
 113:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 983              		.loc 1 113 82 discriminator 1 view .LVU304
 984 0276 4B68     		ldr	r3, [r1, #4]
 113:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 985              		.loc 1 113 78 discriminator 1 view .LVU305
 986 0278 DB03     		lsls	r3, r3, #15
 987 027a 00D4     		bmi	.LCB830
 988 027c D4E6     		b	.L12	@long jump
 989              	.LCB830:
 990              	.L11:
 115:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 991              		.loc 1 115 7 is_stmt 1 view .LVU306
 115:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 992              		.loc 1 115 11 is_stmt 0 view .LVU307
 993 027e 264B     		ldr	r3, .L182
 994 0280 1B68     		ldr	r3, [r3]
 115:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 995              		.loc 1 115 9 view .LVU308
 996 0282 9B03     		lsls	r3, r3, #14
 997 0284 00D4     		bmi	.LCB838
 998 0286 F9E6     		b	.L10	@long jump
 999              	.LCB838:
 115:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1000              		.loc 1 115 57 discriminator 1 view .LVU309
 1001 0288 4368     		ldr	r3, [r0, #4]
 1002 028a 002B     		cmp	r3, #0
 1003 028c 00D0     		beq	.LCB842
 1004 028e F5E6     		b	.L10	@long jump
 1005              	.LCB842:
 1006              	.LVL22:
 1007              	.L29:
 117:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 1008              		.loc 1 117 16 view .LVU310
 1009 0290 0120     		movs	r0, #1
 1010              	.LVL23:
 117:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 1011              		.loc 1 117 16 view .LVU311
 1012 0292 1CE7     		b	.L14
 1013              	.LVL24:
 1014              	.L37:
 249:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1015              		.loc 1 249 7 is_stmt 1 view .LVU312
 1016 0294 0122     		movs	r2, #1
 1017 0296 4B6A     		ldr	r3, [r1, #36]
 1018 0298 9343     		bics	r3, r2
 1019              	.LBB180:
 1020              	.LBB181:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1021              		.loc 1 51 13 is_stmt 0 view .LVU313
 1022 029a 224A     		ldr	r2, .L182+12
 1023              	.LBE181:
 1024              	.LBE180:
 249:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1025              		.loc 1 249 7 view .LVU314
 1026 029c 4B62     		str	r3, [r1, #36]
 252:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1027              		.loc 1 252 7 is_stmt 1 view .LVU315
 1028              	.LBB183:
 1029              	.LBI180:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1030              		.loc 1 48 10 view .LVU316
 1031              	.LBB182:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1032              		.loc 1 50 2 view .LVU317
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1033              		.loc 1 51 2 view .LVU318
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1034              		.loc 1 51 13 is_stmt 0 view .LVU319
 1035 029e 1368     		ldr	r3, [r2]
 1036 02a0 5D1C     		adds	r5, r3, #1
 1037 02a2 1560     		str	r5, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1038              		.loc 1 51 16 is_stmt 1 view .LVU320
 1039              	.LVL25:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1040              		.loc 1 51 16 is_stmt 0 view .LVU321
 1041              	.LBE182:
 1042              	.LBE183:
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1043              		.loc 1 255 7 is_stmt 1 view .LVU322
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1044              		.loc 1 255 12 view .LVU323
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1045              		.loc 1 255 13 is_stmt 0 view .LVU324
 1046 02a4 0225     		movs	r5, #2
 1047 02a6 4E6A     		ldr	r6, [r1, #36]
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1048              		.loc 1 255 12 view .LVU325
 1049 02a8 3542     		tst	r5, r6
 1050 02aa 00D1     		bne	.LCB882
 1051 02ac 40E7     		b	.L36	@long jump
 1052              	.LCB882:
 257:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1053              		.loc 1 257 9 is_stmt 1 view .LVU326
 1054              	.LBB184:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1055              		.loc 1 48 10 view .LVU327
 1056              	.LBB120:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1057              		.loc 1 50 2 view .LVU328
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1058              		.loc 1 51 2 view .LVU329
 1059              	.LBE120:
 1060              	.LBE184:
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1061              		.loc 1 255 13 is_stmt 0 view .LVU330
 1062 02ae 4F6A     		ldr	r7, [r1, #36]
 1063              	.LBB185:
 1064              	.LBB121:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1065              		.loc 1 51 13 view .LVU331
 1066 02b0 9E1C     		adds	r6, r3, #2
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1067              		.loc 1 51 16 is_stmt 1 view .LVU332
 1068              	.LBE121:
 1069              	.LBE185:
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1070              		.loc 1 255 12 view .LVU333
 1071 02b2 3D42     		tst	r5, r7
 1072 02b4 00D1     		bne	.LCB901
 1073 02b6 3AE7     		b	.L40	@long jump
 1074              	.LCB901:
 257:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1075              		.loc 1 257 9 view .LVU334
 1076              	.LBB186:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1077              		.loc 1 48 10 view .LVU335
 1078              	.LBB122:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1079              		.loc 1 50 2 view .LVU336
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1080              		.loc 1 51 2 view .LVU337
 1081              	.LBE122:
 1082              	.LBE186:
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1083              		.loc 1 255 13 is_stmt 0 view .LVU338
 1084 02b8 496A     		ldr	r1, [r1, #36]
 1085              	.LBB187:
 1086              	.LBB123:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1087              		.loc 1 51 13 view .LVU339
 1088 02ba DE1C     		adds	r6, r3, #3
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1089              		.loc 1 51 16 is_stmt 1 view .LVU340
 1090              	.LBE123:
 1091              	.LBE187:
 255:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1092              		.loc 1 255 12 view .LVU341
 1093 02bc 0D42     		tst	r5, r1
 1094 02be 00D0     		beq	.LCB920
 1095 02c0 02E7     		b	.L163	@long jump
 1096              	.LCB920:
 1097 02c2 1660     		str	r6, [r2]
 1098 02c4 34E7     		b	.L36
 1099              	.LVL26:
 1100              	.L44:
 1101              	.LBB188:
 283:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1102              		.loc 1 283 7 view .LVU342
 1103 02c6 2B68     		ldr	r3, [r5]
 1104              	.LBB147:
 1105              	.LBB148:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1106              		.loc 1 51 13 is_stmt 0 view .LVU343
 1107 02c8 164A     		ldr	r2, .L182+12
 1108              	.LBE148:
 1109              	.LBE147:
 283:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1110              		.loc 1 283 7 view .LVU344
 1111 02ca 3343     		orrs	r3, r6
 1112 02cc 2B60     		str	r3, [r5]
 286:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 1113              		.loc 1 286 7 is_stmt 1 view .LVU345
 1114              	.LBB151:
 1115              	.LBI147:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1116              		.loc 1 48 10 view .LVU346
 1117              	.LBB149:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1118              		.loc 1 50 2 view .LVU347
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1119              		.loc 1 51 2 view .LVU348
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1120              		.loc 1 51 13 is_stmt 0 view .LVU349
 1121 02ce 1368     		ldr	r3, [r2]
 1122              	.LBE149:
 1123              	.LBE151:
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1124              		.loc 1 288 12 view .LVU350
 1125 02d0 0027     		movs	r7, #0
 1126              	.LBB152:
 1127              	.LBB150:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1128              		.loc 1 51 13 view .LVU351
 1129 02d2 591C     		adds	r1, r3, #1
 1130 02d4 8846     		mov	r8, r1
 1131 02d6 1160     		str	r1, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1132              		.loc 1 51 16 is_stmt 1 view .LVU352
 1133              	.LVL27:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1134              		.loc 1 51 16 is_stmt 0 view .LVU353
 1135              	.LBE150:
 1136              	.LBE152:
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1137              		.loc 1 288 7 is_stmt 1 view .LVU354
 1138 02d8 6621     		movs	r1, #102
 1139 02da 8C46     		mov	ip, r1
 1140 02dc 9C44     		add	ip, ip, r3
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1141              		.loc 1 288 12 is_stmt 0 view .LVU355
 1142 02de 4346     		mov	r3, r8
 1143              	.LVL28:
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1144              		.loc 1 288 12 view .LVU356
 1145 02e0 04E0     		b	.L46
 1146              	.LVL29:
 1147              	.L47:
 290:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1148              		.loc 1 290 9 is_stmt 1 view .LVU357
 1149              	.LBB153:
 1150              	.LBI153:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1151              		.loc 1 48 10 view .LVU358
 1152              	.LBB154:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1153              		.loc 1 50 2 view .LVU359
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1154              		.loc 1 51 2 view .LVU360
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1155              		.loc 1 51 13 is_stmt 0 view .LVU361
 1156 02e2 0133     		adds	r3, r3, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1157              		.loc 1 51 16 is_stmt 1 view .LVU362
 1158 02e4 0127     		movs	r7, #1
 1159              	.LBE154:
 1160              	.LBE153:
 290:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1161              		.loc 1 290 11 is_stmt 0 view .LVU363
 1162 02e6 6345     		cmp	r3, ip
 1163 02e8 00D1     		bne	.LCB981
 1164 02ea EEE6     		b	.L165	@long jump
 1165              	.LCB981:
 1166              	.L46:
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1167              		.loc 1 288 12 is_stmt 1 view .LVU364
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1168              		.loc 1 288 13 is_stmt 0 view .LVU365
 1169 02ec 2968     		ldr	r1, [r5]
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1170              		.loc 1 288 12 view .LVU366
 1171 02ee 3142     		tst	r1, r6
 1172 02f0 F7D0     		beq	.L47
 1173 02f2 002F     		cmp	r7, #0
 1174 02f4 00D1     		bne	.LCB989
 1175 02f6 9EE0     		b	.L77	@long jump
 1176              	.LCB989:
 1177 02f8 1360     		str	r3, [r2]
 1178 02fa 35E7     		b	.L45
 1179              	.LVL30:
 1180              	.L174:
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1181              		.loc 1 288 12 view .LVU367
 1182              	.LBE188:
 169:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1183              		.loc 1 169 57 discriminator 1 view .LVU368
 1184 02fc C368     		ldr	r3, [r0, #12]
 1185 02fe 012B     		cmp	r3, #1
 1186 0300 00D1     		bne	.LCB1001
 1187 0302 F1E6     		b	.L31	@long jump
 1188              	.LCB1001:
 117:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 1189              		.loc 1 117 16 view .LVU369
 1190 0304 0120     		movs	r0, #1
 1191              	.LVL31:
 117:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 1192              		.loc 1 117 16 view .LVU370
 1193 0306 E2E6     		b	.L14
 1194              	.LVL32:
 1195              	.L169:
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1196              		.loc 1 123 7 is_stmt 1 discriminator 1 view .LVU371
 1197 0308 8023     		movs	r3, #128
 1198 030a 034A     		ldr	r2, .L182
 1199 030c 5B02     		lsls	r3, r3, #9
 1200 030e 1168     		ldr	r1, [r2]
 1201 0310 0B43     		orrs	r3, r1
 1202 0312 1360     		str	r3, [r2]
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1203              		.loc 1 123 7 discriminator 1 view .LVU372
 127:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1204              		.loc 1 127 7 discriminator 1 view .LVU373
 1205 0314 9BE6     		b	.L16
 1206              	.L183:
 1207 0316 C046     		.align	2
 1208              	.L182:
 1209 0318 00100240 		.word	1073876992
 1210 031c FFFFFEFF 		.word	-65537
 1211 0320 FFFFFBFF 		.word	-262145
 1212 0324 00000000 		.word	.LANCHOR0
 1213 0328 00700040 		.word	1073770496
 1214 032c 8A130000 		.word	5002
 1215 0330 FFFFFFFE 		.word	-16777217
 1216              	.L170:
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1217              		.loc 1 123 7 discriminator 4 view .LVU374
 1218 0334 6621     		movs	r1, #102
 1219 0336 8846     		mov	r8, r1
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1220              		.loc 1 147 15 is_stmt 0 discriminator 4 view .LVU375
 1221 0338 8021     		movs	r1, #128
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1222              		.loc 1 123 7 discriminator 4 view .LVU376
 1223 033a 6D4D     		ldr	r5, .L184
 1224 033c 6D4A     		ldr	r2, .L184+4
 1225 033e 2B68     		ldr	r3, [r5]
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1226              		.loc 1 147 15 discriminator 4 view .LVU377
 1227 0340 8902     		lsls	r1, r1, #10
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1228              		.loc 1 123 7 discriminator 4 view .LVU378
 1229 0342 1340     		ands	r3, r2
 1230 0344 2B60     		str	r3, [r5]
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1231              		.loc 1 123 7 is_stmt 1 discriminator 4 view .LVU379
 1232 0346 2B68     		ldr	r3, [r5]
 1233 0348 6B4A     		ldr	r2, .L184+8
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1234              		.loc 1 147 14 is_stmt 0 discriminator 4 view .LVU380
 1235 034a 0027     		movs	r7, #0
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1236              		.loc 1 123 7 discriminator 4 view .LVU381
 1237 034c 1340     		ands	r3, r2
 1238              	.LBB189:
 1239              	.LBB190:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1240              		.loc 1 51 13 discriminator 4 view .LVU382
 1241 034e 6B4A     		ldr	r2, .L184+12
 1242              	.LBE190:
 1243              	.LBE189:
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1244              		.loc 1 123 7 discriminator 4 view .LVU383
 1245 0350 2B60     		str	r3, [r5]
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1246              		.loc 1 123 7 is_stmt 1 discriminator 4 view .LVU384
 127:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1247              		.loc 1 127 7 discriminator 4 view .LVU385
 144:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1248              		.loc 1 144 9 discriminator 4 view .LVU386
 1249              	.LBB193:
 1250              	.LBI189:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1251              		.loc 1 48 10 discriminator 4 view .LVU387
 1252              	.LBB191:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1253              		.loc 1 50 2 discriminator 4 view .LVU388
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1254              		.loc 1 51 2 discriminator 4 view .LVU389
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1255              		.loc 1 51 13 is_stmt 0 discriminator 4 view .LVU390
 1256 0352 1668     		ldr	r6, [r2]
 1257              	.LBE191:
 1258              	.LBE193:
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1259              		.loc 1 147 15 discriminator 4 view .LVU391
 1260 0354 8C46     		mov	ip, r1
 1261              	.LBB194:
 1262              	.LBB192:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1263              		.loc 1 51 13 discriminator 4 view .LVU392
 1264 0356 731C     		adds	r3, r6, #1
 1265 0358 1360     		str	r3, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1266              		.loc 1 51 16 is_stmt 1 discriminator 4 view .LVU393
 1267              	.LVL33:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1268              		.loc 1 51 16 is_stmt 0 discriminator 4 view .LVU394
 1269              	.LBE192:
 1270              	.LBE194:
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1271              		.loc 1 147 9 is_stmt 1 discriminator 4 view .LVU395
 1272 035a B044     		add	r8, r8, r6
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1273              		.loc 1 147 14 is_stmt 0 discriminator 4 view .LVU396
 1274 035c 04E0     		b	.L18
 1275              	.LVL34:
 1276              	.L23:
 149:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1277              		.loc 1 149 12 is_stmt 1 view .LVU397
 1278              	.LBB195:
 1279              	.LBI195:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1280              		.loc 1 48 10 view .LVU398
 1281              	.LBB196:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1282              		.loc 1 50 2 view .LVU399
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1283              		.loc 1 51 2 view .LVU400
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1284              		.loc 1 51 13 is_stmt 0 view .LVU401
 1285 035e 0133     		adds	r3, r3, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1286              		.loc 1 51 16 is_stmt 1 view .LVU402
 1287 0360 0127     		movs	r7, #1
 1288              	.LBE196:
 1289              	.LBE195:
 149:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1290              		.loc 1 149 14 is_stmt 0 view .LVU403
 1291 0362 4345     		cmp	r3, r8
 1292 0364 00D1     		bne	.LCB1095
 1293 0366 B0E6     		b	.L165	@long jump
 1294              	.LCB1095:
 1295              	.L18:
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1296              		.loc 1 147 14 is_stmt 1 view .LVU404
 1297 0368 6646     		mov	r6, ip
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1298              		.loc 1 147 15 is_stmt 0 view .LVU405
 1299 036a 2968     		ldr	r1, [r5]
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1300              		.loc 1 147 14 view .LVU406
 1301 036c 3142     		tst	r1, r6
 1302 036e F6D1     		bne	.L23
 1303 0370 002F     		cmp	r7, #0
 1304 0372 00D1     		bne	.LCB1104
 1305 0374 82E6     		b	.L10	@long jump
 1306              	.LCB1104:
 1307 0376 1360     		str	r3, [r2]
 1308              	.LVL35:
 147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1309              		.loc 1 147 14 view .LVU407
 1310 0378 80E6     		b	.L10
 1311              	.LVL36:
 1312              	.L176:
 1313              	.LBB197:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1314              		.loc 1 298 5 is_stmt 1 discriminator 4 view .LVU408
 1315 037a 0125     		movs	r5, #1
 1316 037c 5C4E     		ldr	r6, .L184
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1317              		.loc 1 320 12 is_stmt 0 discriminator 4 view .LVU409
 1318 037e 0027     		movs	r7, #0
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1319              		.loc 1 298 5 discriminator 4 view .LVU410
 1320 0380 316A     		ldr	r1, [r6, #32]
 1321 0382 A943     		bics	r1, r5
 1322 0384 3162     		str	r1, [r6, #32]
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1323              		.loc 1 298 5 is_stmt 1 discriminator 4 view .LVU411
 1324 0386 316A     		ldr	r1, [r6, #32]
 1325 0388 0335     		adds	r5, r5, #3
 1326 038a A943     		bics	r1, r5
 1327 038c 5C4D     		ldr	r5, .L184+16
 1328 038e 3162     		str	r1, [r6, #32]
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1329              		.loc 1 298 5 discriminator 4 view .LVU412
 300:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 1330              		.loc 1 300 5 discriminator 4 view .LVU413
 317:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1331              		.loc 1 317 7 discriminator 4 view .LVU414
 1332              	.LBB155:
 1333              	.LBI138:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1334              		.loc 1 48 10 discriminator 4 view .LVU415
 1335              	.LBB140:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1336              		.loc 1 50 2 discriminator 4 view .LVU416
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1337              		.loc 1 51 2 discriminator 4 view .LVU417
 1338 0390 A846     		mov	r8, r5
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1339              		.loc 1 51 13 is_stmt 0 discriminator 4 view .LVU418
 1340 0392 591C     		adds	r1, r3, #1
 1341 0394 9844     		add	r8, r8, r3
 1342 0396 1160     		str	r1, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1343              		.loc 1 51 16 is_stmt 1 discriminator 4 view .LVU419
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1344              		.loc 1 51 16 is_stmt 0 discriminator 4 view .LVU420
 1345              	.LBE140:
 1346              	.LBE155:
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1347              		.loc 1 320 7 is_stmt 1 discriminator 4 view .LVU421
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1348              		.loc 1 320 13 is_stmt 0 discriminator 4 view .LVU422
 1349 0398 0223     		movs	r3, #2
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1350              		.loc 1 320 12 discriminator 4 view .LVU423
 1351 039a 04E0     		b	.L51
 1352              	.L58:
 322:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1353              		.loc 1 322 9 is_stmt 1 view .LVU424
 1354              	.LBB156:
 1355              	.LBI156:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1356              		.loc 1 48 10 view .LVU425
 1357              	.LBB157:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1358              		.loc 1 50 2 view .LVU426
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1359              		.loc 1 51 2 view .LVU427
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1360              		.loc 1 51 13 is_stmt 0 view .LVU428
 1361 039c 0131     		adds	r1, r1, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1362              		.loc 1 51 16 is_stmt 1 view .LVU429
 1363 039e 0127     		movs	r7, #1
 1364              	.LBE157:
 1365              	.LBE156:
 322:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1366              		.loc 1 322 11 is_stmt 0 view .LVU430
 1367 03a0 4145     		cmp	r1, r8
 1368 03a2 00D1     		bne	.LCB1162
 1369 03a4 34E7     		b	.L164	@long jump
 1370              	.LCB1162:
 1371              	.L51:
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1372              		.loc 1 320 12 is_stmt 1 view .LVU431
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1373              		.loc 1 320 13 is_stmt 0 view .LVU432
 1374 03a6 356A     		ldr	r5, [r6, #32]
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1375              		.loc 1 320 12 view .LVU433
 1376 03a8 2B42     		tst	r3, r5
 1377 03aa F7D1     		bne	.L58
 1378 03ac 05E7     		b	.L160
 1379              	.LVL37:
 1380              	.L30:
 320:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1381              		.loc 1 320 12 view .LVU434
 1382              	.LBE197:
 206:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1383              		.loc 1 206 9 is_stmt 1 view .LVU435
 1384 03ae 0122     		movs	r2, #1
 1385 03b0 0B68     		ldr	r3, [r1]
 1386 03b2 9343     		bics	r3, r2
 1387              	.LBB198:
 1388              	.LBB199:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1389              		.loc 1 51 13 is_stmt 0 view .LVU436
 1390 03b4 514A     		ldr	r2, .L184+12
 1391              	.LBE199:
 1392              	.LBE198:
 206:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1393              		.loc 1 206 9 view .LVU437
 1394 03b6 0B60     		str	r3, [r1]
 209:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1395              		.loc 1 209 9 is_stmt 1 view .LVU438
 1396              	.LBB201:
 1397              	.LBI198:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1398              		.loc 1 48 10 view .LVU439
 1399              	.LBB200:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1400              		.loc 1 50 2 view .LVU440
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1401              		.loc 1 51 2 view .LVU441
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1402              		.loc 1 51 13 is_stmt 0 view .LVU442
 1403 03b8 1368     		ldr	r3, [r2]
 1404 03ba 5D1C     		adds	r5, r3, #1
 1405 03bc 1560     		str	r5, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1406              		.loc 1 51 16 is_stmt 1 view .LVU443
 1407              	.LVL38:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1408              		.loc 1 51 16 is_stmt 0 view .LVU444
 1409              	.LBE200:
 1410              	.LBE201:
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1411              		.loc 1 212 9 is_stmt 1 view .LVU445
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1412              		.loc 1 212 14 view .LVU446
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1413              		.loc 1 212 15 is_stmt 0 view .LVU447
 1414 03be 0225     		movs	r5, #2
 1415 03c0 0E68     		ldr	r6, [r1]
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1416              		.loc 1 212 14 view .LVU448
 1417 03c2 3542     		tst	r5, r6
 1418 03c4 00D1     		bne	.LCB1206
 1419 03c6 97E6     		b	.L25	@long jump
 1420              	.LCB1206:
 214:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1421              		.loc 1 214 11 is_stmt 1 view .LVU449
 1422              	.LBB202:
 1423              	.LBI202:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1424              		.loc 1 48 10 view .LVU450
 1425              	.LBB203:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1426              		.loc 1 50 2 view .LVU451
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1427              		.loc 1 51 2 view .LVU452
 1428              	.LBE203:
 1429              	.LBE202:
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1430              		.loc 1 212 15 is_stmt 0 view .LVU453
 1431 03c8 0F68     		ldr	r7, [r1]
 1432              	.LBB207:
 1433              	.LBB204:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1434              		.loc 1 51 13 view .LVU454
 1435 03ca 9E1C     		adds	r6, r3, #2
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1436              		.loc 1 51 16 is_stmt 1 view .LVU455
 1437              	.LBE204:
 1438              	.LBE207:
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1439              		.loc 1 212 14 view .LVU456
 1440 03cc 3D42     		tst	r5, r7
 1441 03ce 04D0     		beq	.L34
 214:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1442              		.loc 1 214 11 view .LVU457
 1443              	.LBB208:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1444              		.loc 1 48 10 view .LVU458
 1445              	.LBB205:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1446              		.loc 1 50 2 view .LVU459
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1447              		.loc 1 51 2 view .LVU460
 1448              	.LBE205:
 1449              	.LBE208:
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1450              		.loc 1 212 15 is_stmt 0 view .LVU461
 1451 03d0 0968     		ldr	r1, [r1]
 1452              	.LBB209:
 1453              	.LBB206:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1454              		.loc 1 51 13 view .LVU462
 1455 03d2 DE1C     		adds	r6, r3, #3
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1456              		.loc 1 51 16 is_stmt 1 view .LVU463
 1457              	.LBE206:
 1458              	.LBE209:
 212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1459              		.loc 1 212 14 view .LVU464
 1460 03d4 0D42     		tst	r5, r1
 1461 03d6 00D0     		beq	.LCB1244
 1462 03d8 76E6     		b	.L163	@long jump
 1463              	.LCB1244:
 1464              	.L34:
 1465 03da 1660     		str	r6, [r2]
 1466 03dc 8CE6     		b	.L25
 1467              	.LVL39:
 1468              	.L172:
 137:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 1469              		.loc 1 137 20 is_stmt 0 view .LVU465
 1470 03de 0320     		movs	r0, #3
 1471              	.LVL40:
 137:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 1472              		.loc 1 137 20 view .LVU466
 1473 03e0 1560     		str	r5, [r2]
 1474 03e2 74E6     		b	.L14
 1475              	.LVL41:
 1476              	.L179:
 347:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 1477              		.loc 1 347 7 is_stmt 1 view .LVU467
 1478 03e4 0424     		movs	r4, #4
 1479 03e6 4249     		ldr	r1, .L184
 1480 03e8 4A6B     		ldr	r2, [r1, #52]
 1481 03ea 2243     		orrs	r2, r4
 1482 03ec 4A63     		str	r2, [r1, #52]
 350:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 1483              		.loc 1 350 7 view .LVU468
 1484 03ee 4A6B     		ldr	r2, [r1, #52]
 1485 03f0 1343     		orrs	r3, r2
 1486              	.LBB210:
 1487              	.LBB211:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1488              		.loc 1 51 13 is_stmt 0 view .LVU469
 1489 03f2 424A     		ldr	r2, .L184+12
 1490              	.LBE211:
 1491              	.LBE210:
 350:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 1492              		.loc 1 350 7 view .LVU470
 1493 03f4 4B63     		str	r3, [r1, #52]
 353:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1494              		.loc 1 353 7 is_stmt 1 view .LVU471
 1495              	.LBB213:
 1496              	.LBI210:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1497              		.loc 1 48 10 view .LVU472
 1498              	.LBB212:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1499              		.loc 1 50 2 view .LVU473
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1500              		.loc 1 51 2 view .LVU474
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1501              		.loc 1 51 13 is_stmt 0 view .LVU475
 1502 03f6 1368     		ldr	r3, [r2]
 1503 03f8 5C1C     		adds	r4, r3, #1
 1504 03fa 1460     		str	r4, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1505              		.loc 1 51 16 is_stmt 1 view .LVU476
 1506              	.LVL42:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1507              		.loc 1 51 16 is_stmt 0 view .LVU477
 1508              	.LBE212:
 1509              	.LBE213:
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1510              		.loc 1 356 7 is_stmt 1 view .LVU478
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1511              		.loc 1 356 12 view .LVU479
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1512              		.loc 1 356 13 is_stmt 0 view .LVU480
 1513 03fc 0224     		movs	r4, #2
 1514 03fe 4D6B     		ldr	r5, [r1, #52]
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1515              		.loc 1 356 12 view .LVU481
 1516 0400 2C42     		tst	r4, r5
 1517 0402 09D1     		bne	.L64
 358:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1518              		.loc 1 358 9 is_stmt 1 view .LVU482
 1519              	.LBB214:
 1520              	.LBI214:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1521              		.loc 1 48 10 view .LVU483
 1522              	.LBB215:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1523              		.loc 1 50 2 view .LVU484
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1524              		.loc 1 51 2 view .LVU485
 1525              	.LBE215:
 1526              	.LBE214:
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1527              		.loc 1 356 13 is_stmt 0 view .LVU486
 1528 0404 4E6B     		ldr	r6, [r1, #52]
 1529              	.LBB219:
 1530              	.LBB216:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1531              		.loc 1 51 13 view .LVU487
 1532 0406 9D1C     		adds	r5, r3, #2
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1533              		.loc 1 51 16 is_stmt 1 view .LVU488
 1534              	.LBE216:
 1535              	.LBE219:
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1536              		.loc 1 356 12 view .LVU489
 1537 0408 3442     		tst	r4, r6
 1538 040a 04D1     		bne	.L65
 358:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1539              		.loc 1 358 9 view .LVU490
 1540              	.LBB220:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1541              		.loc 1 48 10 view .LVU491
 1542              	.LBB217:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1543              		.loc 1 50 2 view .LVU492
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1544              		.loc 1 51 2 view .LVU493
 1545              	.LBE217:
 1546              	.LBE220:
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1547              		.loc 1 356 13 is_stmt 0 view .LVU494
 1548 040c 496B     		ldr	r1, [r1, #52]
 1549              	.LBB221:
 1550              	.LBB218:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1551              		.loc 1 51 13 view .LVU495
 1552 040e DD1C     		adds	r5, r3, #3
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1553              		.loc 1 51 16 is_stmt 1 view .LVU496
 1554              	.LBE218:
 1555              	.LBE221:
 356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1556              		.loc 1 356 12 view .LVU497
 1557 0410 0C42     		tst	r4, r1
 1558 0412 00D1     		bne	.LCB1334
 1559 0414 58E6     		b	.L163	@long jump
 1560              	.LCB1334:
 1561              	.L65:
 1562 0416 1560     		str	r5, [r2]
 1563              	.L64:
 365:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 1564              		.loc 1 365 7 view .LVU498
 1565 0418 F824     		movs	r4, #248
 1566 041a 3549     		ldr	r1, .L184
 1567 041c 8369     		ldr	r3, [r0, #24]
 1568              	.LVL43:
 365:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 1569              		.loc 1 365 7 is_stmt 0 view .LVU499
 1570 041e 4A6B     		ldr	r2, [r1, #52]
 1571 0420 DB00     		lsls	r3, r3, #3
 1572 0422 A243     		bics	r2, r4
 1573 0424 1343     		orrs	r3, r2
 1574 0426 4B63     		str	r3, [r1, #52]
 1575 0428 01E7     		b	.L62
 1576              	.LVL44:
 1577              	.L178:
 1578              	.LBB222:
 332:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 1579              		.loc 1 332 7 is_stmt 1 view .LVU500
 1580 042a 314A     		ldr	r2, .L184
 1581 042c 3549     		ldr	r1, .L184+20
 1582 042e D369     		ldr	r3, [r2, #28]
 1583 0430 0B40     		ands	r3, r1
 1584 0432 D361     		str	r3, [r2, #28]
 1585 0434 C8E6     		b	.L42
 1586              	.LVL45:
 1587              	.L77:
 288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 1588              		.loc 1 288 12 is_stmt 0 view .LVU501
 1589 0436 4346     		mov	r3, r8
 1590 0438 96E6     		b	.L45
 1591              	.LVL46:
 1592              	.L177:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1593              		.loc 1 298 5 is_stmt 1 discriminator 7 view .LVU502
 1594 043a 0426     		movs	r6, #4
 1595 043c 2C49     		ldr	r1, .L184
 1596 043e 0D6A     		ldr	r5, [r1, #32]
 1597 0440 3543     		orrs	r5, r6
 1598 0442 0D62     		str	r5, [r1, #32]
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1599              		.loc 1 298 5 discriminator 7 view .LVU503
 1600 0444 0D6A     		ldr	r5, [r1, #32]
 1601 0446 033E     		subs	r6, r6, #3
 1602 0448 3543     		orrs	r5, r6
 1603 044a 0D62     		str	r5, [r1, #32]
 1604 044c A3E6     		b	.L49
 1605              	.LVL47:
 1606              	.L32:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1607              		.loc 1 298 5 is_stmt 0 discriminator 7 view .LVU504
 1608 044e 1660     		str	r6, [r2]
 1609 0450 4AE6     		b	.L31
 1610              	.LVL48:
 1611              	.L68:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1612              		.loc 1 298 5 discriminator 7 view .LVU505
 1613 0452 1560     		str	r5, [r2]
 1614 0454 EBE6     		b	.L62
 1615              	.LVL49:
 1616              	.L181:
 298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the LSE State */
 1617              		.loc 1 298 5 discriminator 7 view .LVU506
 1618              	.LBE222:
 465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 1619              		.loc 1 465 9 is_stmt 1 view .LVU507
 466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 1620              		.loc 1 466 9 view .LVU508
 467:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 1621              		.loc 1 467 9 view .LVU509
 470:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1622              		.loc 1 470 9 view .LVU510
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1623              		.loc 1 476 15 is_stmt 0 view .LVU511
 1624 0456 8025     		movs	r5, #128
 470:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1625              		.loc 1 470 9 view .LVU512
 1626 0458 1A68     		ldr	r2, [r3]
 1627 045a 2B49     		ldr	r1, .L184+24
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1628              		.loc 1 476 15 view .LVU513
 1629 045c AD04     		lsls	r5, r5, #18
 470:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1630              		.loc 1 470 9 view .LVU514
 1631 045e 0A40     		ands	r2, r1
 1632 0460 1A60     		str	r2, [r3]
 473:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1633              		.loc 1 473 9 is_stmt 1 view .LVU515
 1634              	.LBB223:
 1635              	.LBI223:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1636              		.loc 1 48 10 view .LVU516
 1637              	.LBB224:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1638              		.loc 1 50 2 view .LVU517
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1639              		.loc 1 51 2 view .LVU518
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1640              		.loc 1 51 13 is_stmt 0 view .LVU519
 1641 0462 264A     		ldr	r2, .L184+12
 1642              	.LBE224:
 1643              	.LBE223:
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1644              		.loc 1 476 15 view .LVU520
 1645 0464 1E68     		ldr	r6, [r3]
 1646              	.LBB226:
 1647              	.LBB225:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1648              		.loc 1 51 13 view .LVU521
 1649 0466 1168     		ldr	r1, [r2]
 1650 0468 4C1C     		adds	r4, r1, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1651              		.loc 1 51 16 is_stmt 1 view .LVU522
 1652              	.LVL50:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1653              		.loc 1 51 16 is_stmt 0 view .LVU523
 1654              	.LBE225:
 1655              	.LBE226:
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1656              		.loc 1 476 9 is_stmt 1 view .LVU524
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1657              		.loc 1 476 14 view .LVU525
 1658 046a 2E42     		tst	r6, r5
 1659 046c 08D0     		beq	.L71
 478:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1660              		.loc 1 478 11 view .LVU526
 1661              	.LBB227:
 1662              	.LBI227:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1663              		.loc 1 48 10 view .LVU527
 1664              	.LBB228:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1665              		.loc 1 50 2 view .LVU528
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1666              		.loc 1 51 2 view .LVU529
 1667              	.LBE228:
 1668              	.LBE227:
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1669              		.loc 1 476 15 is_stmt 0 view .LVU530
 1670 046e 1E68     		ldr	r6, [r3]
 1671              	.LBB232:
 1672              	.LBB229:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1673              		.loc 1 51 13 view .LVU531
 1674 0470 8C1C     		adds	r4, r1, #2
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1675              		.loc 1 51 16 is_stmt 1 view .LVU532
 1676              	.LBE229:
 1677              	.LBE232:
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1678              		.loc 1 476 14 view .LVU533
 1679 0472 2E42     		tst	r6, r5
 1680 0474 04D0     		beq	.L71
 478:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1681              		.loc 1 478 11 view .LVU534
 1682              	.LBB233:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1683              		.loc 1 48 10 view .LVU535
 1684              	.LBB230:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1685              		.loc 1 50 2 view .LVU536
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1686              		.loc 1 51 2 view .LVU537
 1687              	.LBE230:
 1688              	.LBE233:
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1689              		.loc 1 476 15 is_stmt 0 view .LVU538
 1690 0476 1B68     		ldr	r3, [r3]
 1691              	.LBB234:
 1692              	.LBB231:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1693              		.loc 1 51 13 view .LVU539
 1694 0478 CC1C     		adds	r4, r1, #3
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1695              		.loc 1 51 16 is_stmt 1 view .LVU540
 1696              	.LBE231:
 1697              	.LBE234:
 476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1698              		.loc 1 476 14 view .LVU541
 1699 047a 2B42     		tst	r3, r5
 1700 047c 00D0     		beq	.LCB1480
 1701 047e C6E6     		b	.L162	@long jump
 1702              	.LCB1480:
 1703              	.L71:
 485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1704              		.loc 1 485 9 view .LVU542
 485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1705              		.loc 1 485 9 view .LVU543
 1706 0480 0F25     		movs	r5, #15
 1707 0482 1B4B     		ldr	r3, .L184
 1708 0484 D96A     		ldr	r1, [r3, #44]
 1709              	.LVL51:
 485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1710              		.loc 1 485 9 is_stmt 0 view .LVU544
 1711 0486 A943     		bics	r1, r5
 1712 0488 C56A     		ldr	r5, [r0, #44]
 1713 048a 2943     		orrs	r1, r5
 1714 048c D962     		str	r1, [r3, #44]
 1715              	.LVL52:
 485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1716              		.loc 1 485 9 is_stmt 1 view .LVU545
 1717 048e 816A     		ldr	r1, [r0, #40]
 1718 0490 406A     		ldr	r0, [r0, #36]
 1719              	.LVL53:
 485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1720              		.loc 1 485 9 is_stmt 0 view .LVU546
 1721 0492 5D68     		ldr	r5, [r3, #4]
 1722 0494 0143     		orrs	r1, r0
 1723 0496 1D48     		ldr	r0, .L184+28
 1724 0498 2840     		ands	r0, r5
 1725 049a 0143     		orrs	r1, r0
 1726 049c 5960     		str	r1, [r3, #4]
 485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 1727              		.loc 1 485 9 is_stmt 1 view .LVU547
 489:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1728              		.loc 1 489 9 view .LVU548
 1729 049e 8021     		movs	r1, #128
 1730 04a0 1868     		ldr	r0, [r3]
 1731 04a2 4904     		lsls	r1, r1, #17
 1732 04a4 0143     		orrs	r1, r0
 1733 04a6 1960     		str	r1, [r3]
 492:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 1734              		.loc 1 492 9 view .LVU549
 1735              	.LBB235:
 1736              	.LBI235:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1737              		.loc 1 48 10 view .LVU550
 1738              	.LBB236:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1739              		.loc 1 50 2 view .LVU551
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1740              		.loc 1 51 2 view .LVU552
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1741              		.loc 1 51 13 is_stmt 0 view .LVU553
 1742 04a8 611C     		adds	r1, r4, #1
 1743 04aa 1160     		str	r1, [r2]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1744              		.loc 1 51 16 is_stmt 1 view .LVU554
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1745              		.loc 1 51 16 is_stmt 0 view .LVU555
 1746              	.LBE236:
 1747              	.LBE235:
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1748              		.loc 1 495 9 is_stmt 1 view .LVU556
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1749              		.loc 1 495 14 view .LVU557
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1750              		.loc 1 495 15 is_stmt 0 view .LVU558
 1751 04ac 8021     		movs	r1, #128
 1752 04ae 1868     		ldr	r0, [r3]
 1753 04b0 8904     		lsls	r1, r1, #18
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1754              		.loc 1 495 14 view .LVU559
 1755 04b2 0842     		tst	r0, r1
 1756 04b4 00D0     		beq	.LCB1530
 1757 04b6 DCE6     		b	.L69	@long jump
 1758              	.LCB1530:
 497:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1759              		.loc 1 497 11 is_stmt 1 view .LVU560
 1760              	.LBB237:
 1761              	.LBI237:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1762              		.loc 1 48 10 view .LVU561
 1763              	.LBB238:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1764              		.loc 1 50 2 view .LVU562
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1765              		.loc 1 51 2 view .LVU563
 1766              	.LBE238:
 1767              	.LBE237:
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1768              		.loc 1 495 15 is_stmt 0 view .LVU564
 1769 04b8 1D68     		ldr	r5, [r3]
 1770              	.LBB243:
 1771              	.LBB239:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1772              		.loc 1 51 13 view .LVU565
 1773 04ba A01C     		adds	r0, r4, #2
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1774              		.loc 1 51 16 is_stmt 1 view .LVU566
 1775              	.LBE239:
 1776              	.LBE243:
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1777              		.loc 1 495 14 view .LVU567
 1778 04bc 0D42     		tst	r5, r1
 1779 04be 13D1     		bne	.L74
 497:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1780              		.loc 1 497 11 view .LVU568
 1781              	.LBB244:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1782              		.loc 1 48 10 view .LVU569
 1783              	.LBB240:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1784              		.loc 1 50 2 view .LVU570
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1785              		.loc 1 51 2 view .LVU571
 1786              	.LBE240:
 1787              	.LBE244:
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1788              		.loc 1 495 15 is_stmt 0 view .LVU572
 1789 04c0 1B68     		ldr	r3, [r3]
 1790              	.LBB245:
 1791              	.LBB241:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1792              		.loc 1 51 13 view .LVU573
 1793 04c2 E01C     		adds	r0, r4, #3
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1794              		.loc 1 51 16 is_stmt 1 view .LVU574
 1795              	.LBE241:
 1796              	.LBE245:
 495:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 1797              		.loc 1 495 14 view .LVU575
 1798 04c4 0B42     		tst	r3, r1
 1799 04c6 0FD1     		bne	.L74
 497:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 1800              		.loc 1 497 11 view .LVU576
 1801              	.LBB246:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1802              		.loc 1 48 10 view .LVU577
 1803              	.LBB242:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1804              		.loc 1 50 2 view .LVU578
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1805              		.loc 1 51 2 view .LVU579
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1806              		.loc 1 51 16 view .LVU580
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1807              		.loc 1 51 13 is_stmt 0 view .LVU581
 1808 04c8 0434     		adds	r4, r4, #4
 1809              	.LBE242:
 1810              	.LBE246:
 499:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 1811              		.loc 1 499 20 view .LVU582
 1812 04ca 0320     		movs	r0, #3
 1813 04cc 1460     		str	r4, [r2]
 1814 04ce FEE5     		b	.L14
 1815              	.LVL54:
 1816              	.L171:
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1817              		.loc 1 123 7 is_stmt 1 discriminator 7 view .LVU583
 1818 04d0 8022     		movs	r2, #128
 1819 04d2 074B     		ldr	r3, .L184
 1820 04d4 D202     		lsls	r2, r2, #11
 1821 04d6 1968     		ldr	r1, [r3]
 1822 04d8 0A43     		orrs	r2, r1
 1823 04da 1A60     		str	r2, [r3]
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1824              		.loc 1 123 7 discriminator 7 view .LVU584
 1825 04dc 8022     		movs	r2, #128
 1826 04de 1968     		ldr	r1, [r3]
 1827 04e0 5202     		lsls	r2, r2, #9
 1828 04e2 0A43     		orrs	r2, r1
 1829 04e4 1A60     		str	r2, [r3]
 1830 04e6 B2E5     		b	.L16
 1831              	.LVL55:
 1832              	.L74:
 123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 1833              		.loc 1 123 7 is_stmt 0 discriminator 7 view .LVU585
 1834 04e8 1060     		str	r0, [r2]
 527:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1835              		.loc 1 527 10 view .LVU586
 1836 04ea 0020     		movs	r0, #0
 1837 04ec EFE5     		b	.L14
 1838              	.L185:
 1839 04ee C046     		.align	2
 1840              	.L184:
 1841 04f0 00100240 		.word	1073876992
 1842 04f4 FFFFFEFF 		.word	-65537
 1843 04f8 FFFFFBFF 		.word	-262145
 1844 04fc 00000000 		.word	.LANCHOR0
 1845 0500 8A130000 		.word	5002
 1846 0504 FFFFFFEF 		.word	-268435457
 1847 0508 FFFFFFFE 		.word	-16777217
 1848 050c FFFFC2FF 		.word	-3997697
 1849              		.cfi_endproc
 1850              	.LFE41:
 1852              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1853              		.align	1
 1854              		.p2align 2,,3
 1855              		.global	HAL_RCC_ClockConfig
 1856              		.syntax unified
 1857              		.code	16
 1858              		.thumb_func
 1859              		.fpu softvfp
 1861              	HAL_RCC_ClockConfig:
 1862              	.LVL56:
 1863              	.LFB42:
 529:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 530:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
 531:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 532:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         parameters in the RCC_ClkInitStruct.
 533:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 534:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         contains the configuration information for the RCC peripheral.
 535:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  FLatency FLASH Latency                   
 536:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *          The value of this parameter depend on device used within the same series
 537:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 538:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 539:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *
 540:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 541:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 542:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         of failure of the HSE used directly or indirectly as system clock
 543:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         (if the Clock Security System CSS is enabled).
 544:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *           
 545:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   A switch from one clock source to another occurs only if the target
 546:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 547:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         If a clock source which is not yet ready is selected, the switch will
 548:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         occur when the clock source will be ready. 
 549:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 550:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         currently used as system clock source.
 551:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval HAL status
 552:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
 553:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 554:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1864              		.loc 1 554 1 is_stmt 1 view -0
 1865              		.cfi_startproc
 1866              		@ args = 0, pretend = 0, frame = 0
 1867              		@ frame_needed = 0, uses_anonymous_args = 0
 555:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 1868              		.loc 1 555 3 view .LVU588
 556:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 557:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the parameters */
 558:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(RCC_ClkInitStruct != NULL);
 1869              		.loc 1 558 3 view .LVU589
 559:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 1870              		.loc 1 559 3 view .LVU590
 560:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1871              		.loc 1 560 3 view .LVU591
 561:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 562:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 563:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   must be correctly programmed according to the frequency of the CPU clock 
 564:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     (HCLK) of the device. */
 565:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 566:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 567:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 1872              		.loc 1 567 3 view .LVU592
 554:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 1873              		.loc 1 554 1 is_stmt 0 view .LVU593
 1874 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1875              	.LCFI3:
 1876              		.cfi_def_cfa_offset 20
 1877              		.cfi_offset 4, -20
 1878              		.cfi_offset 5, -16
 1879              		.cfi_offset 6, -12
 1880              		.cfi_offset 7, -8
 1881              		.cfi_offset 14, -4
 1882              		.loc 1 567 29 view .LVU594
 1883 0002 0123     		movs	r3, #1
 554:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 1884              		.loc 1 554 1 view .LVU595
 1885 0004 CE46     		mov	lr, r9
 1886 0006 4746     		mov	r7, r8
 1887              		.loc 1 567 23 view .LVU596
 1888 0008 564C     		ldr	r4, .L241
 554:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 1889              		.loc 1 554 1 view .LVU597
 1890 000a 80B5     		push	{r7, lr}
 1891              	.LCFI4:
 1892              		.cfi_def_cfa_offset 28
 1893              		.cfi_offset 8, -28
 1894              		.cfi_offset 9, -24
 1895              		.loc 1 567 23 view .LVU598
 1896 000c 2268     		ldr	r2, [r4]
 1897              		.loc 1 567 29 view .LVU599
 1898 000e 1A40     		ands	r2, r3
 1899              		.loc 1 567 5 view .LVU600
 1900 0010 8A42     		cmp	r2, r1
 1901 0012 09D2     		bcs	.L190
 568:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {    
 569:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 570:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 1902              		.loc 1 570 5 is_stmt 1 view .LVU601
 1903 0014 2268     		ldr	r2, [r4]
 1904 0016 9A43     		bics	r2, r3
 1905 0018 0A43     		orrs	r2, r1
 1906 001a 2260     		str	r2, [r4]
 571:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 572:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 573:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     memory by reading the FLASH_ACR register */
 574:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 1907              		.loc 1 574 5 view .LVU602
 1908              		.loc 1 574 14 is_stmt 0 view .LVU603
 1909 001c 2268     		ldr	r2, [r4]
 1910              		.loc 1 574 20 view .LVU604
 1911 001e 1340     		ands	r3, r2
 1912              		.loc 1 574 7 view .LVU605
 1913 0020 8B42     		cmp	r3, r1
 1914 0022 01D0     		beq	.L190
 1915              	.L195:
 575:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 576:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       return HAL_ERROR;
 1916              		.loc 1 576 14 view .LVU606
 1917 0024 0120     		movs	r0, #1
 1918              	.LVL57:
 1919              		.loc 1 576 14 view .LVU607
 1920 0026 49E0     		b	.L232
 1921              	.LVL58:
 1922              	.L190:
 577:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 578:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 579:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 580:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 581:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 1923              		.loc 1 581 3 is_stmt 1 view .LVU608
 1924              		.loc 1 581 25 is_stmt 0 view .LVU609
 1925 0028 0268     		ldr	r2, [r0]
 1926              		.loc 1 581 5 view .LVU610
 1927 002a 9307     		lsls	r3, r2, #30
 1928 002c 06D5     		bpl	.L189
 582:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 583:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 1929              		.loc 1 583 5 is_stmt 1 view .LVU611
 584:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1930              		.loc 1 584 5 view .LVU612
 1931 002e F025     		movs	r5, #240
 1932 0030 4D4C     		ldr	r4, .L241+4
 1933 0032 6368     		ldr	r3, [r4, #4]
 1934 0034 AB43     		bics	r3, r5
 1935 0036 8568     		ldr	r5, [r0, #8]
 1936 0038 2B43     		orrs	r3, r5
 1937 003a 6360     		str	r3, [r4, #4]
 1938              	.L189:
 585:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 586:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 587:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 588:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 1939              		.loc 1 588 3 view .LVU613
 1940              		.loc 1 588 5 is_stmt 0 view .LVU614
 1941 003c D307     		lsls	r3, r2, #31
 1942 003e 29D5     		bpl	.L193
 589:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {    
 590:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 1943              		.loc 1 590 5 is_stmt 1 view .LVU615
 591:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 592:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* HSE is selected as System Clock Source */
 593:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1944              		.loc 1 593 5 view .LVU616
 594:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 595:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Check the HSE ready flag */  
 596:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 1945              		.loc 1 596 10 is_stmt 0 view .LVU617
 1946 0040 494D     		ldr	r5, .L241+4
 593:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 1947              		.loc 1 593 25 view .LVU618
 1948 0042 4368     		ldr	r3, [r0, #4]
 1949              		.loc 1 596 10 view .LVU619
 1950 0044 2C68     		ldr	r4, [r5]
 593:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 1951              		.loc 1 593 7 view .LVU620
 1952 0046 012B     		cmp	r3, #1
 1953 0048 68D0     		beq	.L239
 597:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 598:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_ERROR;
 599:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 600:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 601:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* PLL is selected as System Clock Source */
 602:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 1954              		.loc 1 602 10 is_stmt 1 view .LVU621
 1955              		.loc 1 602 12 is_stmt 0 view .LVU622
 1956 004a 022B     		cmp	r3, #2
 1957 004c 42D0     		beq	.L240
 603:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 604:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Check the PLL ready flag */  
 605:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 606:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 607:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_ERROR;
 608:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 609:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 610:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined(RCC_CFGR_SWS_HSI48)
 611:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* HSI48 is selected as System Clock Source */
 612:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 613:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 614:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Check the HSI48 ready flag */
 615:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 616:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 617:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_ERROR;
 618:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 619:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 620:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* RCC_CFGR_SWS_HSI48 */
 621:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* HSI is selected as System Clock Source */
 622:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 623:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 624:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Check the HSI ready flag */  
 625:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 1958              		.loc 1 625 7 is_stmt 1 view .LVU623
 1959              		.loc 1 625 9 is_stmt 0 view .LVU624
 1960 004e A407     		lsls	r4, r4, #30
 1961 0050 E8D5     		bpl	.L195
 626:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 627:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_ERROR;
 628:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 629:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 630:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 1962              		.loc 1 630 5 is_stmt 1 view .LVU625
 1963 0052 0326     		movs	r6, #3
 1964 0054 6C68     		ldr	r4, [r5, #4]
 1965 0056 B443     		bics	r4, r6
 1966 0058 2343     		orrs	r3, r4
 1967 005a 6B60     		str	r3, [r5, #4]
 631:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 632:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Get Start Tick */
 633:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     tickstart = HAL_GetTick();
 1968              		.loc 1 633 5 view .LVU626
 1969              	.LBB247:
 1970              	.LBI247:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 1971              		.loc 1 48 10 view .LVU627
 1972              	.LBB248:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 1973              		.loc 1 50 2 view .LVU628
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1974              		.loc 1 51 2 view .LVU629
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1975              		.loc 1 51 13 is_stmt 0 view .LVU630
 1976 005c 434B     		ldr	r3, .L241+8
 1977 005e 9946     		mov	r9, r3
 1978 0060 4C46     		mov	r4, r9
 1979 0062 1F68     		ldr	r7, [r3]
 1980 0064 7B1C     		adds	r3, r7, #1
 1981 0066 2360     		str	r3, [r4]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1982              		.loc 1 51 16 is_stmt 1 view .LVU631
 1983              	.LVL59:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1984              		.loc 1 51 16 is_stmt 0 view .LVU632
 1985              	.LBE248:
 1986              	.LBE247:
 634:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 635:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 1987              		.loc 1 635 5 is_stmt 1 view .LVU633
 636:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 637:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 638:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 639:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 640:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 641:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 642:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 643:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 644:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 645:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 1988              		.loc 1 645 10 view .LVU634
 1989 0068 414C     		ldr	r4, .L241+12
 1990 006a A446     		mov	ip, r4
 1991              	.LBB254:
 1992              	.LBB249:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 1993              		.loc 1 51 13 is_stmt 0 view .LVU635
 1994 006c 0024     		movs	r4, #0
 1995 006e A046     		mov	r8, r4
 1996              	.LBE249:
 1997              	.LBE254:
 646:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 647:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 648:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 649:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 650:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 651:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 652:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 653:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 654:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 655:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined(RCC_CFGR_SWS_HSI48)
 656:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 657:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 658:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI48)
 659:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 660:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 661:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 662:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 663:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 664:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 665:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 666:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* RCC_CFGR_SWS_HSI48 */
 667:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     else
 668:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 669:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 1998              		.loc 1 669 14 view .LVU636
 1999 0070 0C34     		adds	r4, r4, #12
 2000 0072 6744     		add	r7, r7, ip
 2001              	.LVL60:
 2002              		.loc 1 669 14 view .LVU637
 2003 0074 A446     		mov	ip, r4
 2004 0076 04E0     		b	.L205
 2005              	.L206:
 670:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 671:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 2006              		.loc 1 671 9 is_stmt 1 view .LVU638
 2007              	.LBB255:
 2008              	.LBI255:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2009              		.loc 1 48 10 view .LVU639
 2010              	.LBB256:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2011              		.loc 1 50 2 view .LVU640
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2012              		.loc 1 51 2 view .LVU641
 2013 0078 0124     		movs	r4, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2014              		.loc 1 51 13 is_stmt 0 view .LVU642
 2015 007a 0133     		adds	r3, r3, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2016              		.loc 1 51 16 is_stmt 1 view .LVU643
 2017 007c A046     		mov	r8, r4
 2018              	.LBE256:
 2019              	.LBE255:
 2020              		.loc 1 671 11 is_stmt 0 view .LVU644
 2021 007e 9F42     		cmp	r7, r3
 2022 0080 6CD0     		beq	.L238
 2023              	.L205:
 669:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2024              		.loc 1 669 13 is_stmt 1 view .LVU645
 2025 0082 6646     		mov	r6, ip
 669:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2026              		.loc 1 669 14 is_stmt 0 view .LVU646
 2027 0084 6C68     		ldr	r4, [r5, #4]
 669:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2028              		.loc 1 669 13 view .LVU647
 2029 0086 2642     		tst	r6, r4
 2030 0088 F6D1     		bne	.L206
 2031 008a 4446     		mov	r4, r8
 2032 008c 002C     		cmp	r4, #0
 2033 008e 01D0     		beq	.L193
 2034 0090 4C46     		mov	r4, r9
 2035 0092 2360     		str	r3, [r4]
 2036              	.LVL61:
 2037              	.L193:
 672:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 673:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 674:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 675:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 676:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }      
 677:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }    
 678:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 679:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 2038              		.loc 1 679 3 is_stmt 1 view .LVU648
 2039              		.loc 1 679 29 is_stmt 0 view .LVU649
 2040 0094 0125     		movs	r5, #1
 2041              		.loc 1 679 23 view .LVU650
 2042 0096 334C     		ldr	r4, .L241
 2043 0098 2368     		ldr	r3, [r4]
 2044              		.loc 1 679 29 view .LVU651
 2045 009a 2B40     		ands	r3, r5
 2046              		.loc 1 679 5 view .LVU652
 2047 009c 8B42     		cmp	r3, r1
 2048 009e 11D8     		bhi	.L207
 2049              	.L210:
 680:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {    
 681:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 682:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 683:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 684:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 685:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     memory by reading the FLASH_ACR register */
 686:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 687:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 688:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       return HAL_ERROR;
 689:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 690:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }    
 691:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 692:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 693:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 2050              		.loc 1 693 3 is_stmt 1 view .LVU653
 2051              		.loc 1 693 5 is_stmt 0 view .LVU654
 2052 00a0 5307     		lsls	r3, r2, #29
 2053 00a2 06D5     		bpl	.L209
 694:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 695:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 2054              		.loc 1 695 5 is_stmt 1 view .LVU655
 696:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 2055              		.loc 1 696 5 view .LVU656
 2056 00a4 304A     		ldr	r2, .L241+4
 2057 00a6 3349     		ldr	r1, .L241+16
 2058              	.LVL62:
 2059              		.loc 1 696 5 is_stmt 0 view .LVU657
 2060 00a8 5368     		ldr	r3, [r2, #4]
 2061 00aa 0B40     		ands	r3, r1
 2062 00ac C168     		ldr	r1, [r0, #12]
 2063 00ae 0B43     		orrs	r3, r1
 2064 00b0 5360     		str	r3, [r2, #4]
 2065              	.L209:
 697:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 698:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 699:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Update the SystemCoreClock global variable */
 700:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_
 701:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   SystemCoreClock = 7372800;
 2066              		.loc 1 701 3 is_stmt 1 view .LVU658
 2067              		.loc 1 701 19 is_stmt 0 view .LVU659
 2068 00b2 E122     		movs	r2, #225
 702:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 703:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Configure the source of time base considering new system clocks settings*/
 704:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   //HAL_InitTick (TICK_INT_PRIORITY);
 705:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 706:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return HAL_OK;
 2069              		.loc 1 706 10 view .LVU660
 2070 00b4 0020     		movs	r0, #0
 2071              	.LVL63:
 701:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2072              		.loc 1 701 19 view .LVU661
 2073 00b6 304B     		ldr	r3, .L241+20
 2074 00b8 D203     		lsls	r2, r2, #15
 2075 00ba 1A60     		str	r2, [r3]
 2076              		.loc 1 706 3 is_stmt 1 view .LVU662
 2077              	.L232:
 707:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2078              		.loc 1 707 1 is_stmt 0 view .LVU663
 2079              		@ sp needed
 2080 00bc C0BC     		pop	{r6, r7}
 2081 00be B946     		mov	r9, r7
 2082 00c0 B046     		mov	r8, r6
 2083 00c2 F0BD     		pop	{r4, r5, r6, r7, pc}
 2084              	.LVL64:
 2085              	.L207:
 682:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2086              		.loc 1 682 5 is_stmt 1 view .LVU664
 2087 00c4 2368     		ldr	r3, [r4]
 2088 00c6 AB43     		bics	r3, r5
 2089 00c8 2360     		str	r3, [r4]
 686:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2090              		.loc 1 686 5 view .LVU665
 686:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2091              		.loc 1 686 14 is_stmt 0 view .LVU666
 2092 00ca 2368     		ldr	r3, [r4]
 686:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2093              		.loc 1 686 7 view .LVU667
 2094 00cc 1D42     		tst	r5, r3
 2095 00ce E7D0     		beq	.L210
 576:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 2096              		.loc 1 576 14 view .LVU668
 2097 00d0 0120     		movs	r0, #1
 2098              	.LVL65:
 576:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 2099              		.loc 1 576 14 view .LVU669
 2100 00d2 F3E7     		b	.L232
 2101              	.LVL66:
 2102              	.L240:
 605:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2103              		.loc 1 605 7 is_stmt 1 view .LVU670
 605:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2104              		.loc 1 605 9 is_stmt 0 view .LVU671
 2105 00d4 A401     		lsls	r4, r4, #6
 2106 00d6 A5D5     		bpl	.L195
 630:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2107              		.loc 1 630 5 is_stmt 1 view .LVU672
 2108 00d8 0326     		movs	r6, #3
 2109 00da 6C68     		ldr	r4, [r5, #4]
 2110 00dc B443     		bics	r4, r6
 2111 00de 2343     		orrs	r3, r4
 2112 00e0 6B60     		str	r3, [r5, #4]
 633:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2113              		.loc 1 633 5 view .LVU673
 2114              	.LBB257:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2115              		.loc 1 48 10 view .LVU674
 2116              	.LBB250:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2117              		.loc 1 50 2 view .LVU675
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2118              		.loc 1 51 2 view .LVU676
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2119              		.loc 1 51 13 is_stmt 0 view .LVU677
 2120 00e2 224B     		ldr	r3, .L241+8
 2121 00e4 1F68     		ldr	r7, [r3]
 2122 00e6 9946     		mov	r9, r3
 2123 00e8 7C1C     		adds	r4, r7, #1
 2124 00ea 1C60     		str	r4, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2125              		.loc 1 51 16 is_stmt 1 view .LVU678
 2126              	.LVL67:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2127              		.loc 1 51 16 is_stmt 0 view .LVU679
 2128              	.LBE250:
 2129              	.LBE257:
 635:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2130              		.loc 1 635 5 is_stmt 1 view .LVU680
 645:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2131              		.loc 1 645 10 view .LVU681
 2132 00ec 204B     		ldr	r3, .L241+12
 2133 00ee 9C46     		mov	ip, r3
 2134              	.LBB258:
 2135              	.LBB251:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2136              		.loc 1 51 13 is_stmt 0 view .LVU682
 2137 00f0 0023     		movs	r3, #0
 2138 00f2 9846     		mov	r8, r3
 2139              	.LBE251:
 2140              	.LBE258:
 647:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2141              		.loc 1 647 14 view .LVU683
 2142 00f4 0C33     		adds	r3, r3, #12
 2143 00f6 6744     		add	r7, r7, ip
 2144              	.LVL68:
 647:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2145              		.loc 1 647 14 view .LVU684
 2146 00f8 9C46     		mov	ip, r3
 2147 00fa 04E0     		b	.L203
 2148              	.L204:
 649:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2149              		.loc 1 649 9 is_stmt 1 view .LVU685
 2150              	.LBB259:
 2151              	.LBI259:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2152              		.loc 1 48 10 view .LVU686
 2153              	.LBB260:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2154              		.loc 1 50 2 view .LVU687
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2155              		.loc 1 51 2 view .LVU688
 2156 00fc 0123     		movs	r3, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2157              		.loc 1 51 13 is_stmt 0 view .LVU689
 2158 00fe 0134     		adds	r4, r4, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2159              		.loc 1 51 16 is_stmt 1 view .LVU690
 2160 0100 9846     		mov	r8, r3
 2161              	.LBE260:
 2162              	.LBE259:
 649:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2163              		.loc 1 649 11 is_stmt 0 view .LVU691
 2164 0102 A742     		cmp	r7, r4
 2165 0104 2AD0     		beq	.L238
 2166              	.L203:
 647:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2167              		.loc 1 647 13 is_stmt 1 view .LVU692
 647:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2168              		.loc 1 647 14 is_stmt 0 view .LVU693
 2169 0106 6646     		mov	r6, ip
 2170 0108 6B68     		ldr	r3, [r5, #4]
 2171 010a 3340     		ands	r3, r6
 647:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2172              		.loc 1 647 13 view .LVU694
 2173 010c 082B     		cmp	r3, #8
 2174 010e F5D1     		bne	.L204
 2175              	.LVL69:
 2176              	.L237:
 647:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2177              		.loc 1 647 13 view .LVU695
 2178 0110 4346     		mov	r3, r8
 2179 0112 002B     		cmp	r3, #0
 2180 0114 BED0     		beq	.L193
 2181 0116 4B46     		mov	r3, r9
 2182 0118 1C60     		str	r4, [r3]
 2183 011a BBE7     		b	.L193
 2184              	.LVL70:
 2185              	.L239:
 596:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2186              		.loc 1 596 7 is_stmt 1 view .LVU696
 596:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2187              		.loc 1 596 9 is_stmt 0 view .LVU697
 2188 011c A403     		lsls	r4, r4, #14
 2189 011e 00D4     		bmi	.LCB1936
 2190 0120 80E7     		b	.L195	@long jump
 2191              	.LCB1936:
 630:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2192              		.loc 1 630 5 is_stmt 1 view .LVU698
 2193 0122 0326     		movs	r6, #3
 2194 0124 6C68     		ldr	r4, [r5, #4]
 2195 0126 B443     		bics	r4, r6
 2196 0128 2343     		orrs	r3, r4
 2197 012a 6B60     		str	r3, [r5, #4]
 633:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2198              		.loc 1 633 5 view .LVU699
 2199              	.LBB261:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2200              		.loc 1 48 10 view .LVU700
 2201              	.LBB252:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2202              		.loc 1 50 2 view .LVU701
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2203              		.loc 1 51 2 view .LVU702
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2204              		.loc 1 51 13 is_stmt 0 view .LVU703
 2205 012c 0F4B     		ldr	r3, .L241+8
 2206 012e 1F68     		ldr	r7, [r3]
 2207 0130 9946     		mov	r9, r3
 2208 0132 7C1C     		adds	r4, r7, #1
 2209 0134 1C60     		str	r4, [r3]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2210              		.loc 1 51 16 is_stmt 1 view .LVU704
 2211              	.LVL71:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2212              		.loc 1 51 16 is_stmt 0 view .LVU705
 2213              	.LBE252:
 2214              	.LBE261:
 635:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2215              		.loc 1 635 5 is_stmt 1 view .LVU706
 2216 0136 0E4B     		ldr	r3, .L241+12
 2217 0138 9C46     		mov	ip, r3
 2218              	.LBB262:
 2219              	.LBB253:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2220              		.loc 1 51 13 is_stmt 0 view .LVU707
 2221 013a 0023     		movs	r3, #0
 2222 013c 9846     		mov	r8, r3
 2223              	.LBE253:
 2224              	.LBE262:
 637:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2225              		.loc 1 637 14 view .LVU708
 2226 013e 0C33     		adds	r3, r3, #12
 2227 0140 6744     		add	r7, r7, ip
 2228              	.LVL72:
 637:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2229              		.loc 1 637 14 view .LVU709
 2230 0142 9C46     		mov	ip, r3
 2231 0144 04E0     		b	.L200
 2232              	.L201:
 639:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2233              		.loc 1 639 9 is_stmt 1 view .LVU710
 2234              	.LBB263:
 2235              	.LBI263:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2236              		.loc 1 48 10 view .LVU711
 2237              	.LBB264:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2238              		.loc 1 50 2 view .LVU712
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2239              		.loc 1 51 2 view .LVU713
 2240 0146 0123     		movs	r3, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2241              		.loc 1 51 13 is_stmt 0 view .LVU714
 2242 0148 0134     		adds	r4, r4, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2243              		.loc 1 51 16 is_stmt 1 view .LVU715
 2244 014a 9846     		mov	r8, r3
 2245              	.LBE264:
 2246              	.LBE263:
 639:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2247              		.loc 1 639 11 is_stmt 0 view .LVU716
 2248 014c A742     		cmp	r7, r4
 2249 014e 05D0     		beq	.L238
 2250              	.L200:
 637:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2251              		.loc 1 637 13 is_stmt 1 view .LVU717
 637:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2252              		.loc 1 637 14 is_stmt 0 view .LVU718
 2253 0150 6646     		mov	r6, ip
 2254 0152 6B68     		ldr	r3, [r5, #4]
 2255 0154 3340     		ands	r3, r6
 637:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2256              		.loc 1 637 13 view .LVU719
 2257 0156 042B     		cmp	r3, #4
 2258 0158 F5D1     		bne	.L201
 2259 015a D9E7     		b	.L237
 2260              	.LVL73:
 2261              	.L238:
 637:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2262              		.loc 1 637 13 view .LVU720
 2263 015c 4B46     		mov	r3, r9
 673:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 2264              		.loc 1 673 18 view .LVU721
 2265 015e 0320     		movs	r0, #3
 2266              	.LVL74:
 673:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 2267              		.loc 1 673 18 view .LVU722
 2268 0160 1F60     		str	r7, [r3]
 2269 0162 ABE7     		b	.L232
 2270              	.L242:
 2271              		.align	2
 2272              	.L241:
 2273 0164 00200240 		.word	1073881088
 2274 0168 00100240 		.word	1073876992
 2275 016c 00000000 		.word	.LANCHOR0
 2276 0170 8A130000 		.word	5002
 2277 0174 FFF8FFFF 		.word	-1793
 2278 0178 00000000 		.word	.LANCHOR1
 2279              		.cfi_endproc
 2280              	.LFE42:
 2282              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
 2283              		.align	1
 2284              		.p2align 2,,3
 2285              		.global	HAL_RCCEx_PeriphCLKConfig
 2286              		.syntax unified
 2287              		.code	16
 2288              		.thumb_func
 2289              		.fpu softvfp
 2291              	HAL_RCCEx_PeriphCLKConfig:
 2292              	.LVL75:
 2293              	.LFB43:
 708:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 709:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 710:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2294              		.loc 1 710 1 is_stmt 1 view -0
 2295              		.cfi_startproc
 2296              		@ args = 0, pretend = 0, frame = 8
 2297              		@ frame_needed = 0, uses_anonymous_args = 0
 711:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 2298              		.loc 1 711 3 view .LVU724
 712:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t temp_reg = 0U;
 2299              		.loc 1 712 3 view .LVU725
 713:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 714:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the parameters */
 715:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 2300              		.loc 1 715 3 view .LVU726
 716:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 717:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*---------------------------- RTC configuration -------------------------------*/
 718:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 2301              		.loc 1 718 3 view .LVU727
 710:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 2302              		.loc 1 710 1 is_stmt 0 view .LVU728
 2303 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2304              	.LCFI5:
 2305              		.cfi_def_cfa_offset 20
 2306              		.cfi_offset 4, -20
 2307              		.cfi_offset 5, -16
 2308              		.cfi_offset 6, -12
 2309              		.cfi_offset 7, -8
 2310              		.cfi_offset 14, -4
 2311 0002 D646     		mov	lr, r10
 2312 0004 4F46     		mov	r7, r9
 2313 0006 4646     		mov	r6, r8
 2314 0008 C0B5     		push	{r6, r7, lr}
 2315              	.LCFI6:
 2316              		.cfi_def_cfa_offset 32
 2317              		.cfi_offset 8, -32
 2318              		.cfi_offset 9, -28
 2319              		.cfi_offset 10, -24
 2320              		.loc 1 718 21 view .LVU729
 2321 000a 0468     		ldr	r4, [r0]
 710:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 2322              		.loc 1 710 1 view .LVU730
 2323 000c 0200     		movs	r2, r0
 2324 000e 82B0     		sub	sp, sp, #8
 2325              	.LCFI7:
 2326              		.cfi_def_cfa_offset 40
 2327              		.loc 1 718 5 view .LVU731
 2328 0010 E303     		lsls	r3, r4, #15
 2329 0012 6BD5     		bpl	.L245
 2330              	.LBB265:
 719:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 720:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* check for RTC Parameters used to output RTCCLK */
 721:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 2331              		.loc 1 721 5 is_stmt 1 view .LVU732
 722:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 723:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     FlagStatus       pwrclkchanged = RESET;
 2332              		.loc 1 723 5 view .LVU733
 2333              	.LVL76:
 724:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 725:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* As soon as function is called to change RTC clock source, activation of the 
 726:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        power domain is done. */
 727:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Requires to enable write access to Backup Domain of necessary */
 728:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 2334              		.loc 1 728 5 view .LVU734
 2335              		.loc 1 728 8 is_stmt 0 view .LVU735
 2336 0014 8021     		movs	r1, #128
 723:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2337              		.loc 1 723 22 view .LVU736
 2338 0016 0025     		movs	r5, #0
 2339              		.loc 1 728 8 view .LVU737
 2340 0018 494B     		ldr	r3, .L280
 2341 001a 4905     		lsls	r1, r1, #21
 2342 001c D869     		ldr	r0, [r3, #28]
 2343              	.LVL77:
 723:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2344              		.loc 1 723 22 view .LVU738
 2345 001e AC46     		mov	ip, r5
 2346              		.loc 1 728 7 view .LVU739
 2347 0020 0842     		tst	r0, r1
 2348 0022 08D1     		bne	.L246
 729:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 730:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 2349              		.loc 1 730 5 is_stmt 1 view .LVU740
 2350              	.LBB266:
 2351              		.loc 1 730 5 view .LVU741
 2352              		.loc 1 730 5 view .LVU742
 2353 0024 D869     		ldr	r0, [r3, #28]
 2354 0026 0843     		orrs	r0, r1
 2355 0028 D861     		str	r0, [r3, #28]
 2356              		.loc 1 730 5 view .LVU743
 2357 002a DB69     		ldr	r3, [r3, #28]
 2358 002c 1940     		ands	r1, r3
 2359 002e 0191     		str	r1, [sp, #4]
 2360              		.loc 1 730 5 view .LVU744
 2361 0030 019B     		ldr	r3, [sp, #4]
 2362              	.LBE266:
 2363              		.loc 1 730 5 view .LVU745
 731:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       pwrclkchanged = SET;
 2364              		.loc 1 731 7 view .LVU746
 2365              	.LVL78:
 2366              		.loc 1 731 21 is_stmt 0 view .LVU747
 2367 0032 0123     		movs	r3, #1
 2368 0034 9C46     		mov	ip, r3
 2369              	.LVL79:
 2370              	.L246:
 732:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 733:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 734:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 2371              		.loc 1 734 5 is_stmt 1 view .LVU748
 2372              		.loc 1 734 8 is_stmt 0 view .LVU749
 2373 0036 8025     		movs	r5, #128
 2374 0038 4248     		ldr	r0, .L280+4
 2375 003a 6D00     		lsls	r5, r5, #1
 2376 003c 0368     		ldr	r3, [r0]
 2377              		.loc 1 734 7 view .LVU750
 2378 003e 2B42     		tst	r3, r5
 2379 0040 16D1     		bne	.L248
 735:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 736:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Enable write access to Backup domain */
 737:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 2380              		.loc 1 737 7 is_stmt 1 view .LVU751
 2381 0042 0368     		ldr	r3, [r0]
 738:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 739:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait for Backup domain Write protection disable */
 740:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       tickstart = HAL_GetTick();
 741:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 742:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 2382              		.loc 1 742 12 is_stmt 0 view .LVU752
 2383 0044 0027     		movs	r7, #0
 737:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 2384              		.loc 1 737 7 view .LVU753
 2385 0046 2B43     		orrs	r3, r5
 2386 0048 0360     		str	r3, [r0]
 740:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 2387              		.loc 1 740 7 is_stmt 1 view .LVU754
 2388              	.LBB267:
 2389              	.LBI267:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2390              		.loc 1 48 10 view .LVU755
 2391              	.LBB268:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2392              		.loc 1 50 2 view .LVU756
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2393              		.loc 1 51 2 view .LVU757
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2394              		.loc 1 51 13 is_stmt 0 view .LVU758
 2395 004a 3F4B     		ldr	r3, .L280+8
 2396 004c 9846     		mov	r8, r3
 2397 004e 4146     		mov	r1, r8
 2398 0050 1E68     		ldr	r6, [r3]
 2399 0052 731C     		adds	r3, r6, #1
 2400 0054 0B60     		str	r3, [r1]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2401              		.loc 1 51 16 is_stmt 1 view .LVU759
 2402              	.LVL80:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2403              		.loc 1 51 16 is_stmt 0 view .LVU760
 2404              	.LBE268:
 2405              	.LBE267:
 2406              		.loc 1 742 7 is_stmt 1 view .LVU761
 2407 0056 6636     		adds	r6, r6, #102
 2408              	.LVL81:
 2409              		.loc 1 742 12 is_stmt 0 view .LVU762
 2410 0058 03E0     		b	.L249
 2411              	.L251:
 743:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 744:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 2412              		.loc 1 744 9 is_stmt 1 view .LVU763
 2413              	.LBB269:
 2414              	.LBI269:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2415              		.loc 1 48 10 view .LVU764
 2416              	.LBB270:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2417              		.loc 1 50 2 view .LVU765
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2418              		.loc 1 51 2 view .LVU766
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2419              		.loc 1 51 13 is_stmt 0 view .LVU767
 2420 005a 0133     		adds	r3, r3, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2421              		.loc 1 51 16 is_stmt 1 view .LVU768
 2422 005c 0127     		movs	r7, #1
 2423              	.LBE270:
 2424              	.LBE269:
 2425              		.loc 1 744 11 is_stmt 0 view .LVU769
 2426 005e 9E42     		cmp	r6, r3
 2427 0060 64D0     		beq	.L276
 2428              	.L249:
 742:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2429              		.loc 1 742 12 is_stmt 1 view .LVU770
 742:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2430              		.loc 1 742 13 is_stmt 0 view .LVU771
 2431 0062 0168     		ldr	r1, [r0]
 742:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2432              		.loc 1 742 12 view .LVU772
 2433 0064 2942     		tst	r1, r5
 2434 0066 F8D0     		beq	.L251
 2435 0068 002F     		cmp	r7, #0
 2436 006a 01D0     		beq	.L248
 2437 006c 4146     		mov	r1, r8
 2438 006e 0B60     		str	r3, [r1]
 2439              	.LVL82:
 2440              	.L248:
 745:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 746:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           return HAL_TIMEOUT;
 747:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 748:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 749:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 750:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 751:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
 752:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 2441              		.loc 1 752 5 is_stmt 1 view .LVU773
 2442              		.loc 1 752 20 is_stmt 0 view .LVU774
 2443 0070 3349     		ldr	r1, .L280
 2444              		.loc 1 752 14 view .LVU775
 2445 0072 C020     		movs	r0, #192
 2446              		.loc 1 752 20 view .LVU776
 2447 0074 0B6A     		ldr	r3, [r1, #32]
 2448              		.loc 1 752 14 view .LVU777
 2449 0076 8000     		lsls	r0, r0, #2
 2450 0078 1D00     		movs	r5, r3
 753:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSE
 2451              		.loc 1 753 64 view .LVU778
 2452 007a 5668     		ldr	r6, [r2, #4]
 752:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSE
 2453              		.loc 1 752 14 view .LVU779
 2454 007c 0540     		ands	r5, r0
 2455              	.LVL83:
 2456              		.loc 1 753 5 is_stmt 1 view .LVU780
 2457              		.loc 1 753 7 is_stmt 0 view .LVU781
 2458 007e 0342     		tst	r3, r0
 2459 0080 2BD0     		beq	.L254
 2460              		.loc 1 753 84 discriminator 1 view .LVU782
 2461 0082 3040     		ands	r0, r6
 2462              		.loc 1 753 34 discriminator 1 view .LVU783
 2463 0084 A842     		cmp	r0, r5
 2464 0086 28D0     		beq	.L254
 754:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 755:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Store the content of BDCR register before the reset of Backup Domain */
 756:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 2465              		.loc 1 756 7 is_stmt 1 view .LVU784
 757:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 758:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_BACKUPRESET_FORCE();
 2466              		.loc 1 758 7 is_stmt 0 view .LVU785
 2467 0088 8020     		movs	r0, #128
 756:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 2468              		.loc 1 756 22 view .LVU786
 2469 008a 0D6A     		ldr	r5, [r1, #32]
 2470              	.LVL84:
 2471              		.loc 1 758 7 view .LVU787
 2472 008c 0F6A     		ldr	r7, [r1, #32]
 2473 008e 4002     		lsls	r0, r0, #9
 2474 0090 3843     		orrs	r0, r7
 2475 0092 0862     		str	r0, [r1, #32]
 759:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_BACKUPRESET_RELEASE();
 2476              		.loc 1 759 7 view .LVU788
 2477 0094 086A     		ldr	r0, [r1, #32]
 756:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 2478              		.loc 1 756 16 view .LVU789
 2479 0096 2D4B     		ldr	r3, .L280+12
 2480              	.LVL85:
 2481              		.loc 1 759 7 view .LVU790
 2482 0098 2D4F     		ldr	r7, .L280+16
 756:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 2483              		.loc 1 756 16 view .LVU791
 2484 009a 2B40     		ands	r3, r5
 2485              	.LVL86:
 758:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_BACKUPRESET_RELEASE();
 2486              		.loc 1 758 7 is_stmt 1 view .LVU792
 2487              		.loc 1 759 7 view .LVU793
 2488 009c 3840     		ands	r0, r7
 2489 009e 0862     		str	r0, [r1, #32]
 760:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Restore the Content of BDCR register */
 761:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       RCC->BDCR = temp_reg;
 2490              		.loc 1 761 7 view .LVU794
 2491              		.loc 1 761 17 is_stmt 0 view .LVU795
 2492 00a0 0B62     		str	r3, [r1, #32]
 762:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       
 763:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait for LSERDY if LSE was enabled */
 764:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 2493              		.loc 1 764 7 is_stmt 1 view .LVU796
 2494              		.loc 1 764 10 is_stmt 0 view .LVU797
 2495 00a2 EB07     		lsls	r3, r5, #31
 2496 00a4 19D5     		bpl	.L254
 2497              	.LVL87:
 765:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 766:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Get Start Tick */
 767:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tickstart = HAL_GetTick();
 2498              		.loc 1 767 9 is_stmt 1 view .LVU798
 2499              	.LBB271:
 2500              	.LBI271:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2501              		.loc 1 48 10 view .LVU799
 2502              	.LBB272:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2503              		.loc 1 50 2 view .LVU800
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2504              		.loc 1 51 2 view .LVU801
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2505              		.loc 1 51 13 is_stmt 0 view .LVU802
 2506 00a6 284B     		ldr	r3, .L280+8
 2507              	.LBE272:
 2508              	.LBE271:
 768:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 769:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Wait till LSE is ready */  
 770:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 2509              		.loc 1 770 14 view .LVU803
 2510 00a8 0027     		movs	r7, #0
 2511              	.LBB274:
 2512              	.LBB273:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2513              		.loc 1 51 13 view .LVU804
 2514 00aa 9846     		mov	r8, r3
 2515 00ac 4546     		mov	r5, r8
 2516 00ae 1B68     		ldr	r3, [r3]
 2517 00b0 581C     		adds	r0, r3, #1
 2518 00b2 2860     		str	r0, [r5]
 2519              	.LVL88:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2520              		.loc 1 51 16 is_stmt 1 view .LVU805
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2521              		.loc 1 51 16 is_stmt 0 view .LVU806
 2522              	.LBE273:
 2523              	.LBE274:
 2524              		.loc 1 770 9 is_stmt 1 view .LVU807
 2525 00b4 274D     		ldr	r5, .L280+20
 2526 00b6 A946     		mov	r9, r5
 2527 00b8 4B44     		add	r3, r3, r9
 2528              	.LVL89:
 2529              		.loc 1 770 9 is_stmt 0 view .LVU808
 2530 00ba 9A46     		mov	r10, r3
 2531              		.loc 1 770 15 view .LVU809
 2532 00bc 0223     		movs	r3, #2
 2533              	.LVL90:
 2534              		.loc 1 770 15 view .LVU810
 2535 00be 9946     		mov	r9, r3
 2536              		.loc 1 770 14 view .LVU811
 2537 00c0 03E0     		b	.L255
 2538              	.L256:
 771:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 772:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 2539              		.loc 1 772 11 is_stmt 1 view .LVU812
 2540              	.LBB275:
 2541              	.LBI275:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 2542              		.loc 1 48 10 view .LVU813
 2543              	.LBB276:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 2544              		.loc 1 50 2 view .LVU814
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2545              		.loc 1 51 2 view .LVU815
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2546              		.loc 1 51 13 is_stmt 0 view .LVU816
 2547 00c2 0130     		adds	r0, r0, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2548              		.loc 1 51 16 is_stmt 1 view .LVU817
 2549 00c4 0127     		movs	r7, #1
 2550              	.LBE276:
 2551              	.LBE275:
 2552              		.loc 1 772 13 is_stmt 0 view .LVU818
 2553 00c6 8245     		cmp	r10, r0
 2554 00c8 34D0     		beq	.L277
 2555              	.L255:
 770:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2556              		.loc 1 770 14 is_stmt 1 view .LVU819
 2557 00ca 4B46     		mov	r3, r9
 770:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2558              		.loc 1 770 15 is_stmt 0 view .LVU820
 2559 00cc 0D6A     		ldr	r5, [r1, #32]
 770:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 2560              		.loc 1 770 14 view .LVU821
 2561 00ce 2B42     		tst	r3, r5
 2562 00d0 F7D0     		beq	.L256
 2563 00d2 002F     		cmp	r7, #0
 2564 00d4 01D0     		beq	.L254
 2565 00d6 4346     		mov	r3, r8
 2566 00d8 1860     		str	r0, [r3]
 2567              	.LVL91:
 2568              	.L254:
 773:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           {
 774:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****             return HAL_TIMEOUT;
 775:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 776:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 777:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 778:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 779:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 2569              		.loc 1 779 5 is_stmt 1 view .LVU822
 2570 00da 1949     		ldr	r1, .L280
 2571 00dc 1B48     		ldr	r0, .L280+12
 2572 00de 0B6A     		ldr	r3, [r1, #32]
 2573 00e0 0340     		ands	r3, r0
 2574 00e2 3343     		orrs	r3, r6
 2575 00e4 0B62     		str	r3, [r1, #32]
 780:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 781:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Require to disable power clock if necessary */
 782:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(pwrclkchanged == SET)
 2576              		.loc 1 782 5 view .LVU823
 2577              		.loc 1 782 7 is_stmt 0 view .LVU824
 2578 00e6 6346     		mov	r3, ip
 2579 00e8 012B     		cmp	r3, #1
 2580 00ea 18D0     		beq	.L278
 2581              	.LVL92:
 2582              	.L245:
 2583              		.loc 1 782 7 view .LVU825
 2584              	.LBE265:
 783:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 784:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 785:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 786:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 787:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 788:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------------- USART1 Configuration ------------------------*/ 
 789:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 2585              		.loc 1 789 3 is_stmt 1 view .LVU826
 2586              		.loc 1 789 5 is_stmt 0 view .LVU827
 2587 00ec E307     		lsls	r3, r4, #31
 2588 00ee 06D5     		bpl	.L258
 2589              	.L279:
 790:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 791:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 792:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 2590              		.loc 1 792 5 is_stmt 1 view .LVU828
 793:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 794:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Configure the USART1 clock source */
 795:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 2591              		.loc 1 795 5 view .LVU829
 2592 00f0 0320     		movs	r0, #3
 2593 00f2 1349     		ldr	r1, .L280
 2594 00f4 0B6B     		ldr	r3, [r1, #48]
 2595 00f6 8343     		bics	r3, r0
 2596 00f8 9068     		ldr	r0, [r2, #8]
 2597 00fa 0343     		orrs	r3, r0
 2598 00fc 0B63     		str	r3, [r1, #48]
 2599              	.L258:
 796:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 797:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 798:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 799:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****  || defined(STM32F091xC) || defined(STM32F098xx)
 800:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*----------------------------- USART2 Configuration --------------------------*/ 
 801:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 802:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 803:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 804:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 805:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 806:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Configure the USART2 clock source */
 807:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 808:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 809:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
 810:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        /* STM32F091xC || STM32F098xx */
 811:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 812:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined(STM32F091xC) || defined(STM32F098xx)
 813:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*----------------------------- USART3 Configuration --------------------------*/ 
 814:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 815:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 816:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 817:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 818:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 819:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Configure the USART3 clock source */
 820:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 821:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 822:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* STM32F091xC || STM32F098xx */  
 823:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 824:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------------ I2C1 Configuration ------------------------*/ 
 825:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 2600              		.loc 1 825 3 view .LVU830
 826:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 827:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 828:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 829:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 830:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Configure the I2C1 clock source */
 831:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 832:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 833:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 834:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) ||
 835:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------------ USB Configuration ------------------------*/ 
 836:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 837:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 838:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 839:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 840:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 841:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Configure the USB clock source */
 842:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 843:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 844:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F072xB || STM32F078xx || STM32F070xB || STM32F070x6 */
 845:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 846:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined(STM32F042x6) || defined(STM32F048xx)\
 847:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****  || defined(STM32F051x8) || defined(STM32F058xx)\
 848:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****  || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 849:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****  || defined(STM32F091xC) || defined(STM32F098xx)
 850:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*------------------------------ CEC clock Configuration -------------------*/ 
 851:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 852:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 853:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
 854:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 855:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 856:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Configure the CEC clock source */
 857:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 858:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 859:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* STM32F042x6 || STM32F048xx ||                */
 860:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        /* STM32F051x8 || STM32F058xx ||                */
 861:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        /* STM32F071xB || STM32F072xB || STM32F078xx || */
 862:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        /* STM32F091xC || STM32F098xx */
 863:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 864:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return HAL_OK;
 2601              		.loc 1 864 10 is_stmt 0 view .LVU831
 2602 00fe 0020     		movs	r0, #0
 825:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 2603              		.loc 1 825 5 view .LVU832
 2604 0100 A306     		lsls	r3, r4, #26
 2605 0102 06D5     		bpl	.L250
 828:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2606              		.loc 1 828 5 is_stmt 1 view .LVU833
 831:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 2607              		.loc 1 831 5 view .LVU834
 2608 0104 1024     		movs	r4, #16
 2609 0106 0E49     		ldr	r1, .L280
 2610 0108 D268     		ldr	r2, [r2, #12]
 2611              	.LVL93:
 831:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 2612              		.loc 1 831 5 is_stmt 0 view .LVU835
 2613 010a 0B6B     		ldr	r3, [r1, #48]
 2614 010c A343     		bics	r3, r4
 2615 010e 1343     		orrs	r3, r2
 2616 0110 0B63     		str	r3, [r1, #48]
 2617              	.L250:
 865:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 2618              		.loc 1 865 1 view .LVU836
 2619 0112 02B0     		add	sp, sp, #8
 2620              		@ sp needed
 2621 0114 E0BC     		pop	{r5, r6, r7}
 2622 0116 BA46     		mov	r10, r7
 2623 0118 B146     		mov	r9, r6
 2624 011a A846     		mov	r8, r5
 2625 011c F0BD     		pop	{r4, r5, r6, r7, pc}
 2626              	.LVL94:
 2627              	.L278:
 2628              	.LBB277:
 784:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 2629              		.loc 1 784 7 is_stmt 1 view .LVU837
 2630 011e CB69     		ldr	r3, [r1, #28]
 2631 0120 0D48     		ldr	r0, .L280+24
 2632 0122 0340     		ands	r3, r0
 2633 0124 CB61     		str	r3, [r1, #28]
 2634              	.LBE277:
 789:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 2635              		.loc 1 789 3 view .LVU838
 789:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 2636              		.loc 1 789 5 is_stmt 0 view .LVU839
 2637 0126 E307     		lsls	r3, r4, #31
 2638 0128 E9D5     		bpl	.L258
 2639 012a E1E7     		b	.L279
 2640              	.LVL95:
 2641              	.L276:
 789:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 2642              		.loc 1 789 5 view .LVU840
 2643 012c 4346     		mov	r3, r8
 2644              	.LBB278:
 746:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 2645              		.loc 1 746 18 view .LVU841
 2646 012e 0320     		movs	r0, #3
 2647 0130 1E60     		str	r6, [r3]
 2648 0132 EEE7     		b	.L250
 2649              	.LVL96:
 2650              	.L277:
 746:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 2651              		.loc 1 746 18 view .LVU842
 2652 0134 4346     		mov	r3, r8
 2653 0136 5246     		mov	r2, r10
 2654              	.LVL97:
 774:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           }
 2655              		.loc 1 774 20 view .LVU843
 2656 0138 0320     		movs	r0, #3
 2657 013a 1A60     		str	r2, [r3]
 2658 013c E9E7     		b	.L250
 2659              	.L281:
 2660 013e C046     		.align	2
 2661              	.L280:
 2662 0140 00100240 		.word	1073876992
 2663 0144 00700040 		.word	1073770496
 2664 0148 00000000 		.word	.LANCHOR0
 2665 014c FFFCFFFF 		.word	-769
 2666 0150 FFFFFEFF 		.word	-65537
 2667 0154 8A130000 		.word	5002
 2668 0158 FFFFFFEF 		.word	-268435457
 2669              	.LBE278:
 2670              		.cfi_endproc
 2671              	.LFE43:
 2673              		.section	.text.HAL_GPIO_Init,"ax",%progbits
 2674              		.align	1
 2675              		.p2align 2,,3
 2676              		.global	HAL_GPIO_Init
 2677              		.syntax unified
 2678              		.code	16
 2679              		.thumb_func
 2680              		.fpu softvfp
 2682              	HAL_GPIO_Init:
 2683              	.LVL98:
 2684              	.LFB44:
 866:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 867:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 868:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 869:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define GPIO_MODE             (0x00000003U)
 870:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define EXTI_MODE             (0x10000000U)
 871:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define GPIO_MODE_IT          (0x00010000U)
 872:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define GPIO_MODE_EVT         (0x00020000U)
 873:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define RISING_EDGE           (0x00100000U)
 874:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define FALLING_EDGE          (0x00200000U)
 875:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define GPIO_OUTPUT_TYPE      (0x00000010U)
 876:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 877:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define GPIO_NUMBER           (16U)
 878:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 879:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \
 880:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         __IO uint32_t tmpreg; \
 881:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         SET_BIT(RCC->AHBENR, RCC_AHBENR_GPIOAEN);\
 882:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         /* Delay after an RCC peripheral clock enabling */\
 883:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         tmpreg = READ_BIT(RCC->AHBENR, RCC_AHBENR_GPIOAEN);\
 884:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         UNUSED(tmpreg); \
 885:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                       } while(0)
 886:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #define __HAL_RCC_USART1_CLK_ENABLE()   do { \
 887:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         __IO uint32_t tmpreg; \
 888:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\
 889:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         /* Delay after an RCC peripheral clock enabling */\
 890:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\
 891:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                         UNUSED(tmpreg); \
 892:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                                       } while(0)
 893:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 894:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
 895:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief  Initialize the GPIOx peripheral according to the specified parameters in the GPIO_Init.
 896:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  GPIOx: where x can be (A..F) to select the GPIO peripheral for STM32F0 family
 897:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 898:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         the configuration information for the specified GPIO peripheral.
 899:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval None
 900:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
 901:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
 902:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** { 
 2685              		.loc 1 902 1 is_stmt 1 view -0
 2686              		.cfi_startproc
 2687              		@ args = 0, pretend = 0, frame = 16
 2688              		@ frame_needed = 0, uses_anonymous_args = 0
 903:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t position = 0x00U;
 2689              		.loc 1 903 3 view .LVU845
 904:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t iocurrent = 0x00U;
 2690              		.loc 1 904 3 view .LVU846
 905:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t temp = 0x00U;
 2691              		.loc 1 905 3 view .LVU847
 906:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 907:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the parameters */
 908:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 2692              		.loc 1 908 3 view .LVU848
 909:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 2693              		.loc 1 909 3 view .LVU849
 910:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 2694              		.loc 1 910 3 view .LVU850
 911:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 
 2695              		.loc 1 911 3 view .LVU851
 912:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 913:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Configure the port pins */
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   while (((GPIO_Init->Pin) >> position) != RESET)
 2696              		.loc 1 914 3 view .LVU852
 2697              		.loc 1 914 9 view .LVU853
 902:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t position = 0x00U;
 2698              		.loc 1 902 1 is_stmt 0 view .LVU854
 2699 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2700              	.LCFI8:
 2701              		.cfi_def_cfa_offset 20
 2702              		.cfi_offset 4, -20
 2703              		.cfi_offset 5, -16
 2704              		.cfi_offset 6, -12
 2705              		.cfi_offset 7, -8
 2706              		.cfi_offset 14, -4
 2707 0002 4546     		mov	r5, r8
 2708 0004 DE46     		mov	lr, fp
 2709 0006 5746     		mov	r7, r10
 2710 0008 4E46     		mov	r6, r9
 2711 000a E0B5     		push	{r5, r6, r7, lr}
 2712              	.LCFI9:
 2713              		.cfi_def_cfa_offset 36
 2714              		.cfi_offset 8, -36
 2715              		.cfi_offset 9, -32
 2716              		.cfi_offset 10, -28
 2717              		.cfi_offset 11, -24
 2718              		.loc 1 914 21 view .LVU855
 2719 000c 0D68     		ldr	r5, [r1]
 903:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t iocurrent = 0x00U;
 2720              		.loc 1 903 12 view .LVU856
 2721 000e 0023     		movs	r3, #0
 902:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t position = 0x00U;
 2722              		.loc 1 902 1 view .LVU857
 2723 0010 85B0     		sub	sp, sp, #20
 2724              	.LCFI10:
 2725              		.cfi_def_cfa_offset 56
 2726              		.loc 1 914 9 view .LVU858
 2727 0012 002D     		cmp	r5, #0
 2728 0014 00D1     		bne	.LCB2425
 2729 0016 81E0     		b	.L282	@long jump
 2730              	.LCB2425:
 915:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 916:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Get current io position */
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     iocurrent = (GPIO_Init->Pin) & (1U << position);
 2731              		.loc 1 917 40 view .LVU859
 2732 0018 0122     		movs	r2, #1
 2733 001a 9346     		mov	fp, r2
 2734              	.LBB279:
 918:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 919:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(iocurrent)
 920:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 921:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /*--------------------- GPIO Mode Configuration ------------------------*/
 922:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* In case of Alternate function mode selection */
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 924:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 925:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Check the Alternate function parameters */
 926:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 927:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 928:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 929:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Configure Alternate function mapped with the current IO */ 
 930:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = GPIOx->AFR[position >> 3];
 931:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 932:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));    
 933:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->AFR[position >> 3U] = temp;
 934:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 935:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 936:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       temp = GPIOx->MODER;
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 940:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 941:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 942:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* In case of Output or Alternate function mode selection */
 943:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 944:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 945:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 946:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Check the Speed parameter */
 947:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 948:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Configure the IO Speed */
 949:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = GPIOx->OSPEEDR; 
 950:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 951:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 952:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 953:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 954:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Configure the IO Output Type */
 955:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = GPIOx->OTYPER;
 956:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 957:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 958:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 959:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 960:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 961:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Activate the Pull-up or Pull down resistor for the current IO */
 962:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       temp = GPIOx->PUPDR;
 963:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 965:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 966:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 967:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /*--------------------- EXTI Mode Configuration ------------------------*/
 968:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Configure the External Interrupt or event for the current IO */
 969:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 970:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 971:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Enable SYSCFG Clock */
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_RCC_SYSCFG_CLK_ENABLE();
 2735              		.loc 1 972 9 view .LVU860
 2736 001c 6D4A     		ldr	r2, .L316
 2737              	.LBE279:
 973:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 974:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = SYSCFG->EXTICR[position >> 2];
 975:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 977:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 978:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                   
 979:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Clear EXTI line configuration */
 980:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = EXTI->IMR;
 2738              		.loc 1 980 14 view .LVU861
 2739 001e AA46     		mov	r10, r5
 2740              	.LBB280:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2741              		.loc 1 972 9 view .LVU862
 2742 0020 9146     		mov	r9, r2
 2743              	.LBE280:
 2744              		.loc 1 980 14 view .LVU863
 2745 0022 8846     		mov	r8, r1
 2746              	.LVL99:
 2747              	.L283:
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2748              		.loc 1 917 5 is_stmt 1 view .LVU864
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2749              		.loc 1 917 40 is_stmt 0 view .LVU865
 2750 0024 5C46     		mov	r4, fp
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2751              		.loc 1 917 15 view .LVU866
 2752 0026 5246     		mov	r2, r10
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2753              		.loc 1 917 40 view .LVU867
 2754 0028 9C40     		lsls	r4, r4, r3
 917:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
 2755              		.loc 1 917 15 view .LVU868
 2756 002a 2240     		ands	r2, r4
 2757 002c 0092     		str	r2, [sp]
 2758              	.LVL100:
 919:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2759              		.loc 1 919 5 is_stmt 1 view .LVU869
 919:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2760              		.loc 1 919 7 is_stmt 0 view .LVU870
 2761 002e 5246     		mov	r2, r10
 2762              	.LVL101:
 919:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 2763              		.loc 1 919 7 view .LVU871
 2764 0030 2242     		tst	r2, r4
 2765 0032 6FD0     		beq	.L285
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2766              		.loc 1 923 7 is_stmt 1 view .LVU872
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2767              		.loc 1 923 20 is_stmt 0 view .LVU873
 2768 0034 4246     		mov	r2, r8
 2769 0036 5268     		ldr	r2, [r2, #4]
 923:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2770              		.loc 1 923 9 view .LVU874
 2771 0038 1025     		movs	r5, #16
 2772 003a 1100     		movs	r1, r2
 2773 003c A943     		bics	r1, r5
 2774 003e 0191     		str	r1, [sp, #4]
 2775 0040 0229     		cmp	r1, #2
 2776 0042 00D1     		bne	.LCB2469
 2777 0044 71E0     		b	.L309	@long jump
 2778              	.LCB2469:
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 2779              		.loc 1 937 7 is_stmt 1 view .LVU875
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2780              		.loc 1 938 7 is_stmt 0 view .LVU876
 2781 0046 0326     		movs	r6, #3
 2782 0048 5D00     		lsls	r5, r3, #1
 2783 004a AE40     		lsls	r6, r6, r5
 2784 004c B446     		mov	ip, r6
 2785 004e 6146     		mov	r1, ip
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 2786              		.loc 1 937 12 view .LVU877
 2787 0050 0768     		ldr	r7, [r0]
 2788              	.LVL102:
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2789              		.loc 1 938 7 is_stmt 1 view .LVU878
 2790 0052 F643     		mvns	r6, r6
 2791 0054 8F43     		bics	r7, r1
 2792              	.LVL103:
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 2793              		.loc 1 938 7 is_stmt 0 view .LVU879
 2794 0056 3900     		movs	r1, r7
 2795              	.LVL104:
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2796              		.loc 1 939 7 is_stmt 1 view .LVU880
 2797 0058 0327     		movs	r7, #3
 2798 005a 1740     		ands	r7, r2
 2799 005c AF40     		lsls	r7, r7, r5
 2800 005e BC46     		mov	ip, r7
 2801 0060 0F00     		movs	r7, r1
 2802 0062 6146     		mov	r1, ip
 2803              	.LVL105:
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 2804              		.loc 1 939 7 is_stmt 0 view .LVU881
 2805 0064 0F43     		orrs	r7, r1
 2806              	.LVL106:
 940:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2807              		.loc 1 940 7 is_stmt 1 view .LVU882
 943:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 2808              		.loc 1 943 10 is_stmt 0 view .LVU883
 2809 0066 0199     		ldr	r1, [sp, #4]
 940:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2810              		.loc 1 940 20 view .LVU884
 2811 0068 0760     		str	r7, [r0]
 943:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 2812              		.loc 1 943 7 is_stmt 1 view .LVU885
 943:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 2813              		.loc 1 943 10 is_stmt 0 view .LVU886
 2814 006a 0139     		subs	r1, r1, #1
 2815 006c 0129     		cmp	r1, #1
 2816 006e 00D8     		bhi	.LCB2503
 2817 0070 77E0     		b	.L287	@long jump
 2818              	.LCB2503:
 2819              	.LVL107:
 2820              	.L288:
 962:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 2821              		.loc 1 962 7 is_stmt 1 view .LVU887
 962:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 2822              		.loc 1 962 12 is_stmt 0 view .LVU888
 2823 0072 C168     		ldr	r1, [r0, #12]
 2824              	.LVL108:
 963:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 2825              		.loc 1 963 7 is_stmt 1 view .LVU889
 2826 0074 0E40     		ands	r6, r1
 2827              	.LVL109:
 964:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->PUPDR = temp;
 2828              		.loc 1 964 7 view .LVU890
 2829 0076 4146     		mov	r1, r8
 2830 0078 8968     		ldr	r1, [r1, #8]
 2831 007a A940     		lsls	r1, r1, r5
 2832 007c 0E43     		orrs	r6, r1
 2833              	.LVL110:
 965:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2834              		.loc 1 965 7 view .LVU891
 969:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2835              		.loc 1 969 9 is_stmt 0 view .LVU892
 2836 007e 8021     		movs	r1, #128
 2837 0080 4905     		lsls	r1, r1, #21
 965:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 2838              		.loc 1 965 20 view .LVU893
 2839 0082 C660     		str	r6, [r0, #12]
 969:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2840              		.loc 1 969 7 is_stmt 1 view .LVU894
 969:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 2841              		.loc 1 969 9 is_stmt 0 view .LVU895
 2842 0084 0A42     		tst	r2, r1
 2843 0086 45D0     		beq	.L285
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2844              		.loc 1 972 9 is_stmt 1 view .LVU896
 2845              	.LBB281:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2846              		.loc 1 972 9 view .LVU897
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2847              		.loc 1 972 9 view .LVU898
 2848 0088 4946     		mov	r1, r9
 2849 008a 5C46     		mov	r4, fp
 2850 008c 8969     		ldr	r1, [r1, #24]
 2851              	.LBE281:
 975:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 2852              		.loc 1 975 9 is_stmt 0 view .LVU899
 2853 008e 0325     		movs	r5, #3
 2854              	.LBB282:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2855              		.loc 1 972 9 view .LVU900
 2856 0090 2143     		orrs	r1, r4
 2857 0092 4C46     		mov	r4, r9
 2858 0094 A161     		str	r1, [r4, #24]
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2859              		.loc 1 972 9 is_stmt 1 view .LVU901
 2860 0096 A169     		ldr	r1, [r4, #24]
 2861 0098 5C46     		mov	r4, fp
 2862              	.LBE282:
 975:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 2863              		.loc 1 975 9 is_stmt 0 view .LVU902
 2864 009a 0F26     		movs	r6, #15
 2865              	.LVL111:
 2866              	.LBB283:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2867              		.loc 1 972 9 view .LVU903
 2868 009c 2140     		ands	r1, r4
 2869 009e 4E4C     		ldr	r4, .L316+4
 2870              	.LBE283:
 975:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 2871              		.loc 1 975 9 view .LVU904
 2872 00a0 1D40     		ands	r5, r3
 2873 00a2 A446     		mov	ip, r4
 2874 00a4 AD00     		lsls	r5, r5, #2
 2875 00a6 AE40     		lsls	r6, r6, r5
 2876              	.LBB284:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2877              		.loc 1 972 9 view .LVU905
 2878 00a8 0391     		str	r1, [sp, #12]
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2879              		.loc 1 972 9 is_stmt 1 view .LVU906
 2880 00aa 0399     		ldr	r1, [sp, #12]
 2881              	.LBE284:
 972:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 2882              		.loc 1 972 9 view .LVU907
 974:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 2883              		.loc 1 974 9 view .LVU908
 974:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 2884              		.loc 1 974 40 is_stmt 0 view .LVU909
 2885 00ac 9908     		lsrs	r1, r3, #2
 2886 00ae 8900     		lsls	r1, r1, #2
 2887 00b0 6144     		add	r1, r1, ip
 974:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 2888              		.loc 1 974 14 view .LVU910
 2889 00b2 8C68     		ldr	r4, [r1, #8]
 2890              	.LVL112:
 975:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 2891              		.loc 1 975 9 is_stmt 1 view .LVU911
 2892 00b4 B443     		bics	r4, r6
 2893              	.LVL113:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2894              		.loc 1 976 9 view .LVU912
 2895 00b6 9026     		movs	r6, #144
 2896 00b8 F605     		lsls	r6, r6, #23
 2897 00ba B042     		cmp	r0, r6
 2898 00bc 0ED0     		beq	.L290
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2899              		.loc 1 976 9 is_stmt 0 discriminator 1 view .LVU913
 2900 00be 474E     		ldr	r6, .L316+8
 2901 00c0 B042     		cmp	r0, r6
 2902 00c2 00D1     		bne	.LCB2581
 2903 00c4 7DE0     		b	.L310	@long jump
 2904              	.LCB2581:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2905              		.loc 1 976 9 discriminator 3 view .LVU914
 2906 00c6 464E     		ldr	r6, .L316+12
 2907 00c8 B042     		cmp	r0, r6
 2908 00ca 00D1     		bne	.LCB2584
 2909 00cc 7DE0     		b	.L311	@long jump
 2910              	.LCB2584:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2911              		.loc 1 976 9 discriminator 5 view .LVU915
 2912 00ce 454E     		ldr	r6, .L316+16
 2913 00d0 B042     		cmp	r0, r6
 2914 00d2 00D1     		bne	.LCB2587
 2915 00d4 71E0     		b	.L312	@long jump
 2916              	.LCB2587:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 2917              		.loc 1 976 9 discriminator 8 view .LVU916
 2918 00d6 0526     		movs	r6, #5
 2919 00d8 AE40     		lsls	r6, r6, r5
 2920 00da 3443     		orrs	r4, r6
 2921              	.LVL114:
 2922              	.L290:
 977:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                   
 2923              		.loc 1 977 9 is_stmt 1 discriminator 16 view .LVU917
 977:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****                   
 2924              		.loc 1 977 39 is_stmt 0 discriminator 16 view .LVU918
 2925 00dc 8C60     		str	r4, [r1, #8]
 2926              		.loc 1 980 9 is_stmt 1 discriminator 16 view .LVU919
 2927              		.loc 1 980 14 is_stmt 0 discriminator 16 view .LVU920
 2928 00de 4249     		ldr	r1, .L316+20
 981:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);
 2929              		.loc 1 981 9 discriminator 16 view .LVU921
 2930 00e0 009C     		ldr	r4, [sp]
 980:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);
 2931              		.loc 1 980 14 discriminator 16 view .LVU922
 2932 00e2 0968     		ldr	r1, [r1]
 2933              	.LVL115:
 2934              		.loc 1 981 9 is_stmt 1 discriminator 16 view .LVU923
 2935 00e4 E443     		mvns	r4, r4
 2936              	.LVL116:
 982:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 2937              		.loc 1 982 9 discriminator 16 view .LVU924
 2938              		.loc 1 982 11 is_stmt 0 discriminator 16 view .LVU925
 2939 00e6 D503     		lsls	r5, r2, #15
 2940 00e8 4ED4     		bmi	.L294
 983:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 984:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           SET_BIT(temp, iocurrent); 
 985:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 986:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         EXTI->IMR = temp;
 2941              		.loc 1 986 19 view .LVU926
 2942 00ea 3F4D     		ldr	r5, .L316+20
 981:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 2943              		.loc 1 981 9 view .LVU927
 2944 00ec 2140     		ands	r1, r4
 2945              	.LVL117:
 2946              		.loc 1 986 9 is_stmt 1 view .LVU928
 2947              		.loc 1 986 19 is_stmt 0 view .LVU929
 2948 00ee 2960     		str	r1, [r5]
 987:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 988:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = EXTI->EMR;
 2949              		.loc 1 988 9 is_stmt 1 view .LVU930
 2950              		.loc 1 988 14 is_stmt 0 view .LVU931
 2951 00f0 6968     		ldr	r1, [r5, #4]
 2952              	.LVL118:
 989:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);      
 2953              		.loc 1 989 9 is_stmt 1 view .LVU932
 990:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 2954              		.loc 1 990 9 view .LVU933
 2955              		.loc 1 990 11 is_stmt 0 view .LVU934
 2956 00f2 9503     		lsls	r5, r2, #14
 2957 00f4 4FD4     		bmi	.L296
 2958              	.LVL119:
 2959              	.L313:
 991:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         { 
 992:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           SET_BIT(temp, iocurrent); 
 993:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 994:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         EXTI->EMR = temp;
 2960              		.loc 1 994 19 view .LVU935
 2961 00f6 3C4D     		ldr	r5, .L316+20
 989:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 2962              		.loc 1 989 9 view .LVU936
 2963 00f8 2140     		ands	r1, r4
 2964              	.LVL120:
 2965              		.loc 1 994 9 is_stmt 1 view .LVU937
 2966              		.loc 1 994 19 is_stmt 0 view .LVU938
 2967 00fa 6960     		str	r1, [r5, #4]
 995:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 996:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Clear Rising Falling edge configuration */
 997:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = EXTI->RTSR;
 2968              		.loc 1 997 9 is_stmt 1 view .LVU939
 2969              		.loc 1 997 14 is_stmt 0 view .LVU940
 2970 00fc A968     		ldr	r1, [r5, #8]
 2971              	.LVL121:
 998:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 2972              		.loc 1 998 9 is_stmt 1 view .LVU941
 999:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 2973              		.loc 1 999 9 view .LVU942
 2974              		.loc 1 999 11 is_stmt 0 view .LVU943
 2975 00fe D502     		lsls	r5, r2, #11
 2976 0100 50D4     		bmi	.L298
 2977              	.LVL122:
 2978              	.L314:
1000:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
1001:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           SET_BIT(temp, iocurrent); 
1002:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
1003:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         EXTI->RTSR = temp;
 2979              		.loc 1 1003 20 view .LVU944
 2980 0102 394D     		ldr	r5, .L316+20
 998:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 2981              		.loc 1 998 9 view .LVU945
 2982 0104 2140     		ands	r1, r4
 2983              	.LVL123:
 2984              		.loc 1 1003 9 is_stmt 1 view .LVU946
 2985              		.loc 1 1003 20 is_stmt 0 view .LVU947
 2986 0106 A960     		str	r1, [r5, #8]
1004:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1005:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         temp = EXTI->FTSR;
 2987              		.loc 1 1005 9 is_stmt 1 view .LVU948
 2988              		.loc 1 1005 14 is_stmt 0 view .LVU949
 2989 0108 E968     		ldr	r1, [r5, #12]
 2990              	.LVL124:
1006:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 2991              		.loc 1 1006 9 is_stmt 1 view .LVU950
1007:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 2992              		.loc 1 1007 9 view .LVU951
 2993              		.loc 1 1007 11 is_stmt 0 view .LVU952
 2994 010a 9202     		lsls	r2, r2, #10
 2995 010c 51D4     		bmi	.L300
 2996              	.LVL125:
 2997              	.L315:
1006:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 2998              		.loc 1 1006 9 view .LVU953
 2999 010e 2140     		ands	r1, r4
 3000              	.L301:
 3001              	.LVL126:
1008:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
1009:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           SET_BIT(temp, iocurrent); 
1010:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
1011:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         EXTI->FTSR = temp;
 3002              		.loc 1 1011 9 is_stmt 1 view .LVU954
 3003              		.loc 1 1011 20 is_stmt 0 view .LVU955
 3004 0110 354A     		ldr	r2, .L316+20
 3005 0112 D160     		str	r1, [r2, #12]
 3006              	.LVL127:
 3007              	.L285:
1012:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1013:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1014:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     
1015:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     position++;
 3008              		.loc 1 1015 5 is_stmt 1 view .LVU956
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3009              		.loc 1 914 28 is_stmt 0 view .LVU957
 3010 0114 5246     		mov	r2, r10
 3011              		.loc 1 1015 13 view .LVU958
 3012 0116 0133     		adds	r3, r3, #1
 3013              	.LVL128:
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3014              		.loc 1 914 9 is_stmt 1 view .LVU959
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3015              		.loc 1 914 28 is_stmt 0 view .LVU960
 3016 0118 DA40     		lsrs	r2, r2, r3
 914:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3017              		.loc 1 914 9 view .LVU961
 3018 011a 83D1     		bne	.L283
 3019              	.LVL129:
 3020              	.L282:
1016:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   } 
1017:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3021              		.loc 1 1017 1 view .LVU962
 3022 011c 05B0     		add	sp, sp, #20
 3023              		@ sp needed
 3024 011e F0BC     		pop	{r4, r5, r6, r7}
 3025 0120 BB46     		mov	fp, r7
 3026 0122 B246     		mov	r10, r6
 3027 0124 A946     		mov	r9, r5
 3028 0126 A046     		mov	r8, r4
 3029 0128 F0BD     		pop	{r4, r5, r6, r7, pc}
 3030              	.LVL130:
 3031              	.L309:
 926:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 3032              		.loc 1 926 9 is_stmt 1 view .LVU963
 927:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         
 3033              		.loc 1 927 9 view .LVU964
 930:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 3034              		.loc 1 930 9 view .LVU965
 931:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));    
 3035              		.loc 1 931 9 is_stmt 0 view .LVU966
 3036 012a 0F27     		movs	r7, #15
 3037 012c 093D     		subs	r5, r5, #9
 3038 012e 1D40     		ands	r5, r3
 3039 0130 AD00     		lsls	r5, r5, #2
 3040 0132 AF40     		lsls	r7, r7, r5
 930:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 3041              		.loc 1 930 36 view .LVU967
 3042 0134 D908     		lsrs	r1, r3, #3
 3043 0136 8900     		lsls	r1, r1, #2
 3044 0138 4118     		adds	r1, r0, r1
 930:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 3045              		.loc 1 930 14 view .LVU968
 3046 013a 0E6A     		ldr	r6, [r1, #32]
 3047              	.LVL131:
 931:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));    
 3048              		.loc 1 931 9 is_stmt 1 view .LVU969
 3049 013c BE43     		bics	r6, r7
 3050              	.LVL132:
 932:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->AFR[position >> 3U] = temp;
 3051              		.loc 1 932 9 view .LVU970
 3052 013e 4746     		mov	r7, r8
 3053 0140 3F69     		ldr	r7, [r7, #16]
 3054 0142 AF40     		lsls	r7, r7, r5
 3055 0144 3E43     		orrs	r6, r7
 3056              	.LVL133:
 933:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3057              		.loc 1 933 9 view .LVU971
 933:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3058              		.loc 1 933 36 is_stmt 0 view .LVU972
 3059 0146 0E62     		str	r6, [r1, #32]
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 3060              		.loc 1 937 7 is_stmt 1 view .LVU973
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 3061              		.loc 1 937 12 is_stmt 0 view .LVU974
 3062 0148 0168     		ldr	r1, [r0]
 3063              	.LVL134:
 937:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 3064              		.loc 1 937 12 view .LVU975
 3065 014a 5D00     		lsls	r5, r3, #1
 3066 014c 8C46     		mov	ip, r1
 3067              	.LVL135:
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 3068              		.loc 1 938 7 is_stmt 1 view .LVU976
 3069 014e 0321     		movs	r1, #3
 3070              	.LVL136:
 938:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 3071              		.loc 1 938 7 is_stmt 0 view .LVU977
 3072 0150 6746     		mov	r7, ip
 3073 0152 A940     		lsls	r1, r1, r5
 3074 0154 8F43     		bics	r7, r1
 3075 0156 CE43     		mvns	r6, r1
 939:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       GPIOx->MODER = temp;
 3076              		.loc 1 939 7 is_stmt 1 view .LVU978
 3077 0158 0321     		movs	r1, #3
 3078 015a 1140     		ands	r1, r2
 3079 015c A940     		lsls	r1, r1, r5
 3080 015e 3943     		orrs	r1, r7
 3081              	.LVL137:
 940:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3082              		.loc 1 940 7 view .LVU979
 940:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3083              		.loc 1 940 20 is_stmt 0 view .LVU980
 3084 0160 0160     		str	r1, [r0]
 943:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****           (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 3085              		.loc 1 943 7 is_stmt 1 view .LVU981
 3086              	.LVL138:
 3087              	.L287:
 947:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Configure the IO Speed */
 3088              		.loc 1 947 9 view .LVU982
 949:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 3089              		.loc 1 949 9 view .LVU983
 949:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 3090              		.loc 1 949 14 is_stmt 0 view .LVU984
 3091 0162 8168     		ldr	r1, [r0, #8]
 3092              	.LVL139:
 950:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 3093              		.loc 1 950 9 is_stmt 1 view .LVU985
 3094 0164 3140     		ands	r1, r6
 3095              	.LVL140:
 950:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 3096              		.loc 1 950 9 is_stmt 0 view .LVU986
 3097 0166 8C46     		mov	ip, r1
 3098              	.LVL141:
 951:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 3099              		.loc 1 951 9 is_stmt 1 view .LVU987
 3100 0168 4146     		mov	r1, r8
 3101              	.LVL142:
 951:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OSPEEDR = temp;
 3102              		.loc 1 951 9 is_stmt 0 view .LVU988
 3103 016a C968     		ldr	r1, [r1, #12]
 3104 016c 6746     		mov	r7, ip
 3105 016e A940     		lsls	r1, r1, r5
 3106 0170 3943     		orrs	r1, r7
 3107              	.LVL143:
 952:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3108              		.loc 1 952 9 is_stmt 1 view .LVU989
 957:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 3109              		.loc 1 957 9 is_stmt 0 view .LVU990
 3110 0172 5F46     		mov	r7, fp
 952:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3111              		.loc 1 952 24 view .LVU991
 3112 0174 8160     		str	r1, [r0, #8]
 955:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 3113              		.loc 1 955 9 is_stmt 1 view .LVU992
 955:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 3114              		.loc 1 955 14 is_stmt 0 view .LVU993
 3115 0176 4168     		ldr	r1, [r0, #4]
 3116              	.LVL144:
 956:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 3117              		.loc 1 956 9 is_stmt 1 view .LVU994
 3118 0178 A143     		bics	r1, r4
 3119              	.LVL145:
 956:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 3120              		.loc 1 956 9 is_stmt 0 view .LVU995
 3121 017a 0C00     		movs	r4, r1
 3122              	.LVL146:
 957:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 3123              		.loc 1 957 9 is_stmt 1 view .LVU996
 3124 017c 1109     		lsrs	r1, r2, #4
 3125              	.LVL147:
 957:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         GPIOx->OTYPER = temp;
 3126              		.loc 1 957 9 is_stmt 0 view .LVU997
 3127 017e 3940     		ands	r1, r7
 3128 0180 9940     		lsls	r1, r1, r3
 3129 0182 2143     		orrs	r1, r4
 3130              	.LVL148:
 958:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3131              		.loc 1 958 9 is_stmt 1 view .LVU998
 958:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3132              		.loc 1 958 23 is_stmt 0 view .LVU999
 3133 0184 4160     		str	r1, [r0, #4]
 3134 0186 74E7     		b	.L288
 3135              	.LVL149:
 3136              	.L294:
 984:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3137              		.loc 1 984 11 is_stmt 1 view .LVU1000
 3138 0188 009D     		ldr	r5, [sp]
 3139 018a 2943     		orrs	r1, r5
 3140              	.LVL150:
 986:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3141              		.loc 1 986 9 view .LVU1001
 986:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3142              		.loc 1 986 19 is_stmt 0 view .LVU1002
 3143 018c 164D     		ldr	r5, .L316+20
 3144 018e 2960     		str	r1, [r5]
 988:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);      
 3145              		.loc 1 988 9 is_stmt 1 view .LVU1003
 988:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent);      
 3146              		.loc 1 988 14 is_stmt 0 view .LVU1004
 3147 0190 6968     		ldr	r1, [r5, #4]
 3148              	.LVL151:
 989:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 3149              		.loc 1 989 9 is_stmt 1 view .LVU1005
 990:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         { 
 3150              		.loc 1 990 9 view .LVU1006
 990:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         { 
 3151              		.loc 1 990 11 is_stmt 0 view .LVU1007
 3152 0192 9503     		lsls	r5, r2, #14
 3153 0194 AFD5     		bpl	.L313
 3154              	.LVL152:
 3155              	.L296:
 992:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3156              		.loc 1 992 11 is_stmt 1 view .LVU1008
 3157 0196 009D     		ldr	r5, [sp]
 3158 0198 2943     		orrs	r1, r5
 3159              	.LVL153:
 994:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3160              		.loc 1 994 9 view .LVU1009
 994:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3161              		.loc 1 994 19 is_stmt 0 view .LVU1010
 3162 019a 134D     		ldr	r5, .L316+20
 3163 019c 6960     		str	r1, [r5, #4]
 997:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 3164              		.loc 1 997 9 is_stmt 1 view .LVU1011
 997:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 3165              		.loc 1 997 14 is_stmt 0 view .LVU1012
 3166 019e A968     		ldr	r1, [r5, #8]
 3167              	.LVL154:
 998:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 3168              		.loc 1 998 9 is_stmt 1 view .LVU1013
 999:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3169              		.loc 1 999 9 view .LVU1014
 999:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3170              		.loc 1 999 11 is_stmt 0 view .LVU1015
 3171 01a0 D502     		lsls	r5, r2, #11
 3172 01a2 AED5     		bpl	.L314
 3173              	.LVL155:
 3174              	.L298:
1001:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3175              		.loc 1 1001 11 is_stmt 1 view .LVU1016
 3176 01a4 009D     		ldr	r5, [sp]
 3177 01a6 2943     		orrs	r1, r5
 3178              	.LVL156:
1003:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3179              		.loc 1 1003 9 view .LVU1017
1003:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3180              		.loc 1 1003 20 is_stmt 0 view .LVU1018
 3181 01a8 0F4D     		ldr	r5, .L316+20
 3182 01aa A960     		str	r1, [r5, #8]
1005:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 3183              		.loc 1 1005 9 is_stmt 1 view .LVU1019
1005:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(temp, (uint32_t)iocurrent); 
 3184              		.loc 1 1005 14 is_stmt 0 view .LVU1020
 3185 01ac E968     		ldr	r1, [r5, #12]
 3186              	.LVL157:
1006:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 3187              		.loc 1 1006 9 is_stmt 1 view .LVU1021
1007:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3188              		.loc 1 1007 9 view .LVU1022
1007:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         {
 3189              		.loc 1 1007 11 is_stmt 0 view .LVU1023
 3190 01ae 9202     		lsls	r2, r2, #10
 3191 01b0 ADD5     		bpl	.L315
 3192              	.LVL158:
 3193              	.L300:
1009:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3194              		.loc 1 1009 11 is_stmt 1 view .LVU1024
 3195 01b2 009A     		ldr	r2, [sp]
 3196 01b4 0A43     		orrs	r2, r1
 3197 01b6 1100     		movs	r1, r2
 3198              	.LVL159:
1009:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         }
 3199              		.loc 1 1009 11 is_stmt 0 view .LVU1025
 3200 01b8 AAE7     		b	.L301
 3201              	.LVL160:
 3202              	.L312:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 3203              		.loc 1 976 9 view .LVU1026
 3204 01ba 0326     		movs	r6, #3
 3205 01bc AE40     		lsls	r6, r6, r5
 3206 01be 3443     		orrs	r4, r6
 3207              	.LVL161:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 3208              		.loc 1 976 9 view .LVU1027
 3209 01c0 8CE7     		b	.L290
 3210              	.LVL162:
 3211              	.L310:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 3212              		.loc 1 976 9 view .LVU1028
 3213 01c2 5E46     		mov	r6, fp
 3214 01c4 AE40     		lsls	r6, r6, r5
 3215 01c6 3443     		orrs	r4, r6
 3216              	.LVL163:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 3217              		.loc 1 976 9 view .LVU1029
 3218 01c8 88E7     		b	.L290
 3219              	.LVL164:
 3220              	.L311:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 3221              		.loc 1 976 9 view .LVU1030
 3222 01ca 0226     		movs	r6, #2
 3223 01cc AE40     		lsls	r6, r6, r5
 3224 01ce 3443     		orrs	r4, r6
 3225              	.LVL165:
 976:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         SYSCFG->EXTICR[position >> 2] = temp;
 3226              		.loc 1 976 9 view .LVU1031
 3227 01d0 84E7     		b	.L290
 3228              	.L317:
 3229 01d2 C046     		.align	2
 3230              	.L316:
 3231 01d4 00100240 		.word	1073876992
 3232 01d8 00000140 		.word	1073807360
 3233 01dc 00040048 		.word	1207960576
 3234 01e0 00080048 		.word	1207961600
 3235 01e4 000C0048 		.word	1207962624
 3236 01e8 00040140 		.word	1073808384
 3237              		.cfi_endproc
 3238              	.LFE44:
 3240              		.section	.text.HAL_GPIO_WritePin,"ax",%progbits
 3241              		.align	1
 3242              		.p2align 2,,3
 3243              		.global	HAL_GPIO_WritePin
 3244              		.syntax unified
 3245              		.code	16
 3246              		.thumb_func
 3247              		.fpu softvfp
 3249              	HAL_GPIO_WritePin:
 3250              	.LVL166:
 3251              	.LFB45:
1018:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1019:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
1020:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief  Set or clear the selected data port bit.
1021:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   This function uses GPIOx_BSRR and GPIOx_BRR registers to allow atomic read/modify
1022:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         accesses. In this way, there is no risk of an IRQ occurring between
1023:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         the read and the modify access.
1024:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *
1025:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  GPIOx: where x can be (A..H) to select the GPIO peripheral for STM32F0 family
1026:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  GPIO_Pin: specifies the port bit to be written.
1027:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
1028:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  PinState: specifies the value to be written to the selected bit.
1029:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *          This parameter can be one of the GPIO_PinState enum values:
1030:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *            @arg GPIO_PIN_RESET: to clear the port pin
1031:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *            @arg GPIO_PIN_SET: to set the port pin
1032:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval None
1033:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
1034:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
1035:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 3252              		.loc 1 1035 1 is_stmt 1 view -0
 3253              		.cfi_startproc
 3254              		@ args = 0, pretend = 0, frame = 0
 3255              		@ frame_needed = 0, uses_anonymous_args = 0
 3256              		@ link register save eliminated.
1036:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the parameters */
1037:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_GPIO_PIN(GPIO_Pin));
 3257              		.loc 1 1037 3 view .LVU1033
1038:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_GPIO_PIN_ACTION(PinState));
 3258              		.loc 1 1038 3 view .LVU1034
1039:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1040:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if (PinState != GPIO_PIN_RESET)
 3259              		.loc 1 1040 3 view .LVU1035
 3260              		.loc 1 1040 6 is_stmt 0 view .LVU1036
 3261 0000 002A     		cmp	r2, #0
 3262 0002 01D0     		beq	.L319
1041:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1042:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     GPIOx->BSRR = (uint32_t)GPIO_Pin;
 3263              		.loc 1 1042 5 is_stmt 1 view .LVU1037
 3264              		.loc 1 1042 17 is_stmt 0 view .LVU1038
 3265 0004 8161     		str	r1, [r0, #24]
 3266              	.L318:
1043:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1044:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   else
1045:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1046:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     GPIOx->BRR = (uint32_t)GPIO_Pin;
1047:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1048:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }										  
 3267              		.loc 1 1048 1 view .LVU1039
 3268              		@ sp needed
 3269 0006 7047     		bx	lr
 3270              	.L319:
1046:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 3271              		.loc 1 1046 5 is_stmt 1 view .LVU1040
1046:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 3272              		.loc 1 1046 16 is_stmt 0 view .LVU1041
 3273 0008 8162     		str	r1, [r0, #40]
 3274              		.loc 1 1048 1 view .LVU1042
 3275 000a FCE7     		b	.L318
 3276              		.cfi_endproc
 3277              	.LFE45:
 3279              		.section	.text.UART_WaitOnFlagUntilTimeout,"ax",%progbits
 3280              		.align	1
 3281              		.p2align 2,,3
 3282              		.global	UART_WaitOnFlagUntilTimeout
 3283              		.syntax unified
 3284              		.code	16
 3285              		.thumb_func
 3286              		.fpu softvfp
 3288              	UART_WaitOnFlagUntilTimeout:
 3289              	.LVL167:
 3290              	.LFB46:
1049:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1050:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
1051:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief  Handle UART Communication Timeout.
1052:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  huart UART handle.
1053:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  Flag Specifies the UART flag to check
1054:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  Status Flag status (SET or RESET)
1055:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  Tickstart Tick start value
1056:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param  Timeout Timeout duration
1057:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval HAL status
1058:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
1059:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus 
1060:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 3291              		.loc 1 1060 1 is_stmt 1 view -0
 3292              		.cfi_startproc
 3293              		@ args = 4, pretend = 0, frame = 0
 3294              		@ frame_needed = 0, uses_anonymous_args = 0
1061:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Wait until flag is set */
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 3295              		.loc 1 1062 3 view .LVU1044
1060:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Wait until flag is set */
 3296              		.loc 1 1060 1 is_stmt 0 view .LVU1045
 3297 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3298              	.LCFI11:
 3299              		.cfi_def_cfa_offset 20
 3300              		.cfi_offset 4, -20
 3301              		.cfi_offset 5, -16
 3302              		.cfi_offset 6, -12
 3303              		.cfi_offset 7, -8
 3304              		.cfi_offset 14, -4
1063:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1064:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check for the Timeout */
1065:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(Timeout != HAL_MAX_DELAY)
1066:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 3305              		.loc 1 1067 26 view .LVU1046
 3306 0002 DB43     		mvns	r3, r3
 3307              	.LVL168:
1060:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Wait until flag is set */
 3308              		.loc 1 1060 1 view .LVU1047
 3309 0004 4646     		mov	r6, r8
 3310 0006 D646     		mov	lr, r10
 3311 0008 4F46     		mov	r7, r9
 3312 000a 8246     		mov	r10, r0
 3313 000c C0B5     		push	{r6, r7, lr}
 3314              	.LCFI12:
 3315              		.cfi_def_cfa_offset 32
 3316              		.cfi_offset 8, -32
 3317              		.cfi_offset 9, -28
 3318              		.cfi_offset 10, -24
 3319              		.loc 1 1067 26 view .LVU1048
 3320 000e 9846     		mov	r8, r3
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3321              		.loc 1 1062 8 view .LVU1049
 3322 0010 0027     		movs	r7, #0
 3323 0012 204C     		ldr	r4, .L341
1060:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Wait until flag is set */
 3324              		.loc 1 1060 1 view .LVU1050
 3325 0014 089D     		ldr	r5, [sp, #32]
 3326 0016 A446     		mov	ip, r4
 3327 0018 2668     		ldr	r6, [r4]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3328              		.loc 1 1062 10 view .LVU1051
 3329 001a 0468     		ldr	r4, [r0]
 3330              	.LVL169:
 3331              	.L322:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3332              		.loc 1 1062 10 view .LVU1052
 3333 001c 6B1C     		adds	r3, r5, #1
 3334 001e 10D1     		bne	.L326
 3335              	.L327:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3336              		.loc 1 1062 8 is_stmt 1 view .LVU1053
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3337              		.loc 1 1062 10 is_stmt 0 view .LVU1054
 3338 0020 E369     		ldr	r3, [r4, #28]
 3339 0022 0B40     		ands	r3, r1
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3340              		.loc 1 1062 49 view .LVU1055
 3341 0024 5B1A     		subs	r3, r3, r1
 3342 0026 5842     		rsbs	r0, r3, #0
 3343 0028 4341     		adcs	r3, r3, r0
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3344              		.loc 1 1062 8 view .LVU1056
 3345 002a 9342     		cmp	r3, r2
 3346 002c F8D0     		beq	.L327
 3347              	.L328:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3348              		.loc 1 1062 8 view .LVU1057
 3349 002e 002F     		cmp	r7, #0
 3350 0030 01D0     		beq	.L330
 3351 0032 6346     		mov	r3, ip
 3352 0034 1E60     		str	r6, [r3]
 3353              	.L330:
1068:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1069:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for t
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
1071:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
1072:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->gState  = HAL_UART_STATE_READY;
1074:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
1075:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1076:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Process Unlocked */
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         __HAL_UNLOCK(huart);
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
1079:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1080:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1081:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1082:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return HAL_OK;
 3354              		.loc 1 1082 10 view .LVU1058
 3355 0036 0020     		movs	r0, #0
 3356              	.LVL170:
 3357              	.L325:
1083:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3358              		.loc 1 1083 1 view .LVU1059
 3359              		@ sp needed
 3360              	.LVL171:
 3361              	.LVL172:
 3362              		.loc 1 1083 1 view .LVU1060
 3363 0038 E0BC     		pop	{r5, r6, r7}
 3364 003a BA46     		mov	r10, r7
 3365 003c B146     		mov	r9, r6
 3366 003e A846     		mov	r8, r5
 3367 0040 F0BD     		pop	{r4, r5, r6, r7, pc}
 3368              	.LVL173:
 3369              	.L326:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3370              		.loc 1 1062 8 is_stmt 1 view .LVU1061
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3371              		.loc 1 1062 10 is_stmt 0 view .LVU1062
 3372 0042 E369     		ldr	r3, [r4, #28]
 3373 0044 0B40     		ands	r3, r1
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3374              		.loc 1 1062 49 view .LVU1063
 3375 0046 5B1A     		subs	r3, r3, r1
 3376 0048 1800     		movs	r0, r3
 3377 004a 4342     		rsbs	r3, r0, #0
 3378 004c 4341     		adcs	r3, r3, r0
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3379              		.loc 1 1062 8 view .LVU1064
 3380 004e 9342     		cmp	r3, r2
 3381 0050 EDD1     		bne	.L328
1065:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 3382              		.loc 1 1065 5 is_stmt 1 view .LVU1065
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3383              		.loc 1 1067 7 view .LVU1066
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3384              		.loc 1 1067 9 is_stmt 0 view .LVU1067
 3385 0052 002D     		cmp	r5, #0
 3386 0054 1BD0     		beq	.L340
 3387              	.LBB287:
 3388              	.LBI287:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 3389              		.loc 1 48 10 is_stmt 1 view .LVU1068
 3390              	.LBB288:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 3391              		.loc 1 50 2 view .LVU1069
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3392              		.loc 1 51 2 view .LVU1070
 3393              	.LBE288:
 3394              	.LBE287:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3395              		.loc 1 1067 26 is_stmt 0 view .LVU1071
 3396 0056 4346     		mov	r3, r8
 3397              	.LBB290:
 3398              	.LBB289:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3399              		.loc 1 51 13 view .LVU1072
 3400 0058 0136     		adds	r6, r6, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3401              		.loc 1 51 16 is_stmt 1 view .LVU1073
 3402              	.LBE289:
 3403              	.LBE290:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 3404              		.loc 1 1067 26 is_stmt 0 view .LVU1074
 3405 005a 9B19     		adds	r3, r3, r6
 3406 005c 0127     		movs	r7, #1
 3407 005e 9D42     		cmp	r5, r3
 3408 0060 DCD2     		bcs	.L322
 3409              	.L339:
 3410 0062 6346     		mov	r3, ip
 3411 0064 1E60     		str	r6, [r3]
 3412              	.L324:
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 3413              		.loc 1 1070 9 is_stmt 1 view .LVU1075
 3414 0066 2368     		ldr	r3, [r4]
 3415 0068 0B4A     		ldr	r2, .L341+4
 3416              	.LVL174:
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 3417              		.loc 1 1073 24 is_stmt 0 view .LVU1076
 3418 006a 5146     		mov	r1, r10
 3419              	.LVL175:
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 3420              		.loc 1 1070 9 view .LVU1077
 3421 006c 1340     		ands	r3, r2
 3422 006e 2360     		str	r3, [r4]
1071:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3423              		.loc 1 1071 9 is_stmt 1 view .LVU1078
 3424 0070 A368     		ldr	r3, [r4, #8]
 3425 0072 A332     		adds	r2, r2, #163
 3426 0074 FF32     		adds	r2, r2, #255
 3427 0076 9343     		bics	r3, r2
 3428 0078 A360     		str	r3, [r4, #8]
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 3429              		.loc 1 1073 9 view .LVU1079
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 3430              		.loc 1 1073 24 is_stmt 0 view .LVU1080
 3431 007a 2023     		movs	r3, #32
 3432 007c 6832     		adds	r2, r2, #104
 3433 007e 8B54     		strb	r3, [r1, r2]
1074:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3434              		.loc 1 1074 9 is_stmt 1 view .LVU1081
1074:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3435              		.loc 1 1074 24 is_stmt 0 view .LVU1082
 3436 0080 0132     		adds	r2, r2, #1
 3437 0082 8B54     		strb	r3, [r1, r2]
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3438              		.loc 1 1077 9 is_stmt 1 view .LVU1083
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3439              		.loc 1 1077 9 view .LVU1084
 3440 0084 0022     		movs	r2, #0
 3441 0086 4833     		adds	r3, r3, #72
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3442              		.loc 1 1078 16 is_stmt 0 view .LVU1085
 3443 0088 0320     		movs	r0, #3
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3444              		.loc 1 1077 9 view .LVU1086
 3445 008a CA54     		strb	r2, [r1, r3]
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 3446              		.loc 1 1077 9 is_stmt 1 view .LVU1087
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3447              		.loc 1 1078 9 view .LVU1088
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3448              		.loc 1 1078 16 is_stmt 0 view .LVU1089
 3449 008c D4E7     		b	.L325
 3450              	.LVL176:
 3451              	.L340:
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 3452              		.loc 1 1078 16 view .LVU1090
 3453 008e 002F     		cmp	r7, #0
 3454 0090 E7D1     		bne	.L339
 3455 0092 E8E7     		b	.L324
 3456              	.L342:
 3457              		.align	2
 3458              	.L341:
 3459 0094 00000000 		.word	.LANCHOR0
 3460 0098 5FFEFFFF 		.word	-417
 3461              		.cfi_endproc
 3462              	.LFE46:
 3464              		.section	.text.UART_CheckIdleState,"ax",%progbits
 3465              		.align	1
 3466              		.p2align 2,,3
 3467              		.global	UART_CheckIdleState
 3468              		.syntax unified
 3469              		.code	16
 3470              		.thumb_func
 3471              		.fpu softvfp
 3473              	UART_CheckIdleState:
 3474              	.LVL177:
 3475              	.LFB47:
1084:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1085:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
1086:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief Check the UART Idle State.
1087:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param huart UART handle.
1088:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval HAL status
1089:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
1090:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
1091:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 3476              		.loc 1 1091 1 is_stmt 1 view -0
 3477              		.cfi_startproc
 3478              		@ args = 0, pretend = 0, frame = 0
 3479              		@ frame_needed = 0, uses_anonymous_args = 0
 3480              		@ link register save eliminated.
1092:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&
1093:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
1094:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F0
1095:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1096:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Initialize the UART ErrorCode */
1097:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->ErrorCode = HAL_UART_ERROR_NONE;
 3481              		.loc 1 1097 3 view .LVU1092
 3482              		.loc 1 1097 20 is_stmt 0 view .LVU1093
 3483 0000 0023     		movs	r3, #0
1098:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1099:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F070x6)&
1100:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Init tickstart for timeout managment*/
1101:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   tickstart = HAL_GetTick();
1102:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1103:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* TEACK and REACK bits in ISR are checked only when available (not available on all F0 devices).
1104:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****      Bits are defined for some specific devices, and are available only for UART instances supporti
1105:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
1106:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if (IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance))
1107:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1108:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check if the Transmitter is enabled */
1109:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
1110:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1111:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait until TEACK flag is set */
1112:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VAL
1113:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1114:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Timeout occurred */
1115:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
1116:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1117:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1118:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1119:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check if the Receiver is enabled */
1120:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
1121:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1122:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       /* Wait until REACK flag is set */
1123:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VAL
1124:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1125:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         /* Timeout occurred */
1126:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
1127:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1128:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1129:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1130:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif /* !defined(STM32F030x6) && !defined(STM32F030x8)&& !defined(STM32F070xB)&& !defined(STM32F0
1131:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1132:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Initialize the UART State */
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->gState  = HAL_UART_STATE_READY;
1134:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
1135:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1136:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Process Unlocked */
1137:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   __HAL_UNLOCK(huart);
1138:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1139:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return HAL_OK;
1140:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3484              		.loc 1 1140 1 view .LVU1094
 3485              		@ sp needed
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 3486              		.loc 1 1133 18 view .LVU1095
 3487 0002 2022     		movs	r2, #32
 3488 0004 6921     		movs	r1, #105
1097:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3489              		.loc 1 1097 20 view .LVU1096
 3490 0006 C366     		str	r3, [r0, #108]
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 3491              		.loc 1 1133 3 is_stmt 1 view .LVU1097
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 3492              		.loc 1 1133 18 is_stmt 0 view .LVU1098
 3493 0008 4254     		strb	r2, [r0, r1]
1134:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3494              		.loc 1 1134 3 is_stmt 1 view .LVU1099
1134:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3495              		.loc 1 1134 18 is_stmt 0 view .LVU1100
 3496 000a 0131     		adds	r1, r1, #1
 3497 000c 4254     		strb	r2, [r0, r1]
1137:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3498              		.loc 1 1137 3 is_stmt 1 view .LVU1101
1137:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3499              		.loc 1 1137 3 view .LVU1102
 3500 000e 4832     		adds	r2, r2, #72
 3501 0010 8354     		strb	r3, [r0, r2]
1137:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3502              		.loc 1 1137 3 view .LVU1103
1139:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3503              		.loc 1 1139 3 view .LVU1104
 3504              		.loc 1 1140 1 is_stmt 0 view .LVU1105
 3505 0012 0020     		movs	r0, #0
 3506              	.LVL178:
 3507              		.loc 1 1140 1 view .LVU1106
 3508 0014 7047     		bx	lr
 3509              		.cfi_endproc
 3510              	.LFE47:
 3512              		.global	__aeabi_uidiv
 3513 0016 C046     		.section	.text.UART_SetConfig,"ax",%progbits
 3514              		.align	1
 3515              		.p2align 2,,3
 3516              		.global	UART_SetConfig
 3517              		.syntax unified
 3518              		.code	16
 3519              		.thumb_func
 3520              		.fpu softvfp
 3522              	UART_SetConfig:
 3523              	.LVL179:
 3524              	.LFB48:
1141:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1142:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
1143:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 3525              		.loc 1 1143 1 is_stmt 1 view -0
 3526              		.cfi_startproc
 3527              		@ args = 0, pretend = 0, frame = 0
 3528              		@ frame_needed = 0, uses_anonymous_args = 0
1144:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tmpreg                     = 0x00000000U;
 3529              		.loc 1 1144 3 view .LVU1108
1145:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 3530              		.loc 1 1145 3 view .LVU1109
1146:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t brrtemp                    = 0x0000U;
 3531              		.loc 1 1146 3 view .LVU1110
1147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t usartdiv                   = 0x0000U;
 3532              		.loc 1 1147 3 view .LVU1111
1148:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   HAL_StatusTypeDef ret               = HAL_OK;
 3533              		.loc 1 1148 3 view .LVU1112
1149:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1150:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the parameters */
1151:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 3534              		.loc 1 1151 3 view .LVU1113
1152:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 3535              		.loc 1 1152 3 view .LVU1114
1153:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 3536              		.loc 1 1153 3 view .LVU1115
1154:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_PARITY(huart->Init.Parity));
 3537              		.loc 1 1154 3 view .LVU1116
1155:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_MODE(huart->Init.Mode));
 3538              		.loc 1 1155 3 view .LVU1117
1156:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 3539              		.loc 1 1156 3 view .LVU1118
1157:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 3540              		.loc 1 1157 3 view .LVU1119
1158:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 3541              		.loc 1 1158 3 view .LVU1120
1159:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1160:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1161:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*-------------------------- USART CR1 Configuration -----------------------*/
1162:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Clear M, PCE, PS, TE, RE and OVER8 bits and configure
1163:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    *  the UART Word Length, Parity, Mode and oversampling:
1164:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    *  set the M bits according to huart->Init.WordLength value
1165:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    *  set PCE and PS bits according to huart->Init.Parity value
1166:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    *  set TE and RE bits according to huart->Init.Mode value
1167:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    *  set OVER8 bit according to huart->Init.OverSampling value */
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.O
 3542              		.loc 1 1168 3 view .LVU1121
1143:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tmpreg                     = 0x00000000U;
 3543              		.loc 1 1143 1 is_stmt 0 view .LVU1122
 3544 0000 70B5     		push	{r4, r5, r6, lr}
 3545              	.LCFI13:
 3546              		.cfi_def_cfa_offset 16
 3547              		.cfi_offset 4, -16
 3548              		.cfi_offset 5, -12
 3549              		.cfi_offset 6, -8
 3550              		.cfi_offset 14, -4
 3551              		.loc 1 1168 45 view .LVU1123
 3552 0002 8368     		ldr	r3, [r0, #8]
 3553 0004 0569     		ldr	r5, [r0, #16]
1169:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3554              		.loc 1 1169 3 view .LVU1124
 3555 0006 0468     		ldr	r4, [r0]
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3556              		.loc 1 1168 45 view .LVU1125
 3557 0008 2B43     		orrs	r3, r5
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3558              		.loc 1 1168 66 view .LVU1126
 3559 000a 4569     		ldr	r5, [r0, #20]
 3560              		.loc 1 1169 3 view .LVU1127
 3561 000c 2168     		ldr	r1, [r4]
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3562              		.loc 1 1168 98 view .LVU1128
 3563 000e C269     		ldr	r2, [r0, #28]
 3564              	.LVL180:
 3565              		.loc 1 1169 3 is_stmt 1 view .LVU1129
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3566              		.loc 1 1168 66 is_stmt 0 view .LVU1130
 3567 0010 2B43     		orrs	r3, r5
 3568              		.loc 1 1169 3 view .LVU1131
 3569 0012 364D     		ldr	r5, .L370
 3570              	.LVL181:
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3571              		.loc 1 1168 10 view .LVU1132
 3572 0014 1343     		orrs	r3, r2
 3573              		.loc 1 1169 3 view .LVU1133
 3574 0016 2940     		ands	r1, r5
 3575 0018 0B43     		orrs	r3, r1
 3576 001a 2360     		str	r3, [r4]
1170:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1171:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*-------------------------- USART CR2 Configuration -----------------------*/
1172:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Configure the UART Stop Bits: Set STOP[13:12] bits according
1173:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    * to huart->Init.StopBits value */
1174:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 3577              		.loc 1 1174 3 is_stmt 1 view .LVU1134
 3578 001c 6368     		ldr	r3, [r4, #4]
 3579 001e 3449     		ldr	r1, .L370+4
1175:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1176:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*-------------------------- USART CR3 Configuration -----------------------*/
1177:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Configure
1178:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    * - UART HardWare Flow Control: set CTSE and RTSE bits according
1179:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    *   to huart->Init.HwFlowCtl value
1180:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    * - one-bit sampling method versus three samples' majority rule according
1181:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****    *   to huart->Init.OneBitSampling */
1182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 3580              		.loc 1 1182 10 is_stmt 0 view .LVU1135
 3581 0020 056A     		ldr	r5, [r0, #32]
1174:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3582              		.loc 1 1174 3 view .LVU1136
 3583 0022 0B40     		ands	r3, r1
 3584 0024 C168     		ldr	r1, [r0, #12]
 3585 0026 0B43     		orrs	r3, r1
 3586 0028 6360     		str	r3, [r4, #4]
 3587              		.loc 1 1182 3 is_stmt 1 view .LVU1137
 3588              	.LVL182:
1183:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 3589              		.loc 1 1183 3 view .LVU1138
1182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 3590              		.loc 1 1182 10 is_stmt 0 view .LVU1139
 3591 002a 8369     		ldr	r3, [r0, #24]
 3592              		.loc 1 1183 3 view .LVU1140
 3593 002c A168     		ldr	r1, [r4, #8]
1182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 3594              		.loc 1 1182 10 view .LVU1141
 3595 002e 2B43     		orrs	r3, r5
 3596              		.loc 1 1183 3 view .LVU1142
 3597 0030 304D     		ldr	r5, .L370+8
 3598 0032 2940     		ands	r1, r5
 3599 0034 0B43     		orrs	r3, r1
 3600 0036 A360     		str	r3, [r4, #8]
1184:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1185:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /*-------------------------- USART BRR Configuration -----------------------*/
1186:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   UART_GETCLOCKSOURCE(huart, clocksource);
 3601              		.loc 1 1186 3 is_stmt 1 view .LVU1143
 3602              		.loc 1 1186 3 view .LVU1144
 3603 0038 2F4B     		ldr	r3, .L370+12
 3604 003a 196B     		ldr	r1, [r3, #48]
 3605 003c 0323     		movs	r3, #3
 3606 003e 0B40     		ands	r3, r1
 3607 0040 013B     		subs	r3, r3, #1
 3608 0042 022B     		cmp	r3, #2
 3609 0044 10D9     		bls	.L345
 3610              	.LVL183:
 3611              		.loc 1 1186 3 view .LVU1145
1187:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
1188:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check UART Over Sampling to set Baud Rate Register */
1189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 3612              		.loc 1 1189 3 view .LVU1146
 3613              		.loc 1 1189 6 is_stmt 0 view .LVU1147
 3614 0046 8023     		movs	r3, #128
 3615 0048 1B02     		lsls	r3, r3, #8
 3616 004a 9A42     		cmp	r2, r3
 3617 004c 24D0     		beq	.L349
 3618              	.LVL184:
 3619              	.L355:
1190:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     switch (clocksource)
1192:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1193:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_PCLK1:
1194:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
1195:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1196:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_HSI:
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
1198:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1199:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_SYSCLK:
1200:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
1201:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1202:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_LSE:
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
1204:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1205:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
1206:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       default:
1207:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         ret = HAL_ERROR;
1208:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1209:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1210:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp = usartdiv & 0xFFF0U;
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
1214:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1215:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   else
1216:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     switch (clocksource)
1218:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1219:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_PCLK1:
1220:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.B
1221:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1222:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_HSI:
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
1224:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1225:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_SYSCLK:
1226:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Ini
 3620              		.loc 1 1226 9 is_stmt 1 view .LVU1148
  62:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3621              		.loc 1 62 2 view .LVU1149
 3622              		.loc 1 1226 43 is_stmt 0 view .LVU1150
 3623 004e E123     		movs	r3, #225
 3624 0050 4168     		ldr	r1, [r0, #4]
 3625 0052 DB03     		lsls	r3, r3, #15
 3626 0054 4808     		lsrs	r0, r1, #1
 3627              	.LVL185:
 3628              	.L368:
1227:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1228:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_LSE:
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 3629              		.loc 1 1229 43 view .LVU1151
 3630 0056 9C46     		mov	ip, r3
 3631 0058 6044     		add	r0, r0, ip
 3632 005a FFF7FEFF 		bl	__aeabi_uidiv
 3633              	.LVL186:
 3634              		.loc 1 1229 43 view .LVU1152
 3635 005e 0004     		lsls	r0, r0, #16
 3636 0060 000C     		lsrs	r0, r0, #16
 3637              		.loc 1 1229 30 view .LVU1153
 3638 0062 E060     		str	r0, [r4, #12]
1230:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3639              		.loc 1 1230 9 is_stmt 1 view .LVU1154
1148:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3640              		.loc 1 1148 21 is_stmt 0 view .LVU1155
 3641 0064 0020     		movs	r0, #0
 3642              	.LVL187:
 3643              	.L354:
1231:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
1232:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       default:
1233:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         ret = HAL_ERROR;
1234:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
1235:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1236:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1237:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1238:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return ret;
 3644              		.loc 1 1238 3 is_stmt 1 view .LVU1156
1239:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1240:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3645              		.loc 1 1240 1 is_stmt 0 view .LVU1157
 3646              		@ sp needed
 3647 0066 70BD     		pop	{r4, r5, r6, pc}
 3648              	.LVL188:
 3649              	.L345:
 3650              		.loc 1 1240 1 view .LVU1158
 3651 0068 2449     		ldr	r1, .L370+16
 3652 006a CB5C     		ldrb	r3, [r1, r3]
 3653              	.LVL189:
1186:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3654              		.loc 1 1186 3 is_stmt 1 view .LVU1159
1189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3655              		.loc 1 1189 3 view .LVU1160
1189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3656              		.loc 1 1189 6 is_stmt 0 view .LVU1161
 3657 006c 8021     		movs	r1, #128
 3658 006e 0902     		lsls	r1, r1, #8
 3659 0070 8A42     		cmp	r2, r1
 3660 0072 22D0     		beq	.L369
1217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 3661              		.loc 1 1217 5 is_stmt 1 view .LVU1162
 3662 0074 042B     		cmp	r3, #4
 3663 0076 EAD0     		beq	.L355
 3664 0078 07D8     		bhi	.L356
 3665 007a 002B     		cmp	r3, #0
 3666 007c E7D0     		beq	.L355
 3667 007e 022B     		cmp	r3, #2
 3668 0080 2DD1     		bne	.L367
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3669              		.loc 1 1223 9 view .LVU1163
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3670              		.loc 1 1223 43 is_stmt 0 view .LVU1164
 3671 0082 4168     		ldr	r1, [r0, #4]
 3672 0084 1E4B     		ldr	r3, .L370+20
 3673              	.LVL190:
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3674              		.loc 1 1223 43 view .LVU1165
 3675 0086 4808     		lsrs	r0, r1, #1
 3676              	.LVL191:
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3677              		.loc 1 1223 43 view .LVU1166
 3678 0088 E5E7     		b	.L368
 3679              	.LVL192:
 3680              	.L356:
1217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 3681              		.loc 1 1217 5 view .LVU1167
 3682 008a 082B     		cmp	r3, #8
 3683 008c 27D1     		bne	.L367
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3684              		.loc 1 1229 9 is_stmt 1 view .LVU1168
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3685              		.loc 1 1229 43 is_stmt 0 view .LVU1169
 3686 008e 8023     		movs	r3, #128
 3687              	.LVL193:
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3688              		.loc 1 1229 43 view .LVU1170
 3689 0090 4168     		ldr	r1, [r0, #4]
 3690 0092 1B02     		lsls	r3, r3, #8
 3691 0094 4808     		lsrs	r0, r1, #1
 3692              	.LVL194:
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3693              		.loc 1 1229 43 view .LVU1171
 3694 0096 DEE7     		b	.L368
 3695              	.LVL195:
 3696              	.L349:
1200:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3697              		.loc 1 1200 9 is_stmt 1 view .LVU1172
  62:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3698              		.loc 1 62 2 view .LVU1173
1200:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3699              		.loc 1 1200 31 is_stmt 0 view .LVU1174
 3700 0098 E123     		movs	r3, #225
 3701 009a 4168     		ldr	r1, [r0, #4]
 3702 009c 1B04     		lsls	r3, r3, #16
 3703 009e 4808     		lsrs	r0, r1, #1
 3704              	.LVL196:
 3705              	.L365:
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3706              		.loc 1 1203 31 view .LVU1175
 3707 00a0 9C46     		mov	ip, r3
 3708 00a2 6044     		add	r0, r0, ip
 3709 00a4 FFF7FEFF 		bl	__aeabi_uidiv
 3710              	.LVL197:
1204:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 3711              		.loc 1 1204 9 is_stmt 1 view .LVU1176
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 3712              		.loc 1 1211 13 is_stmt 0 view .LVU1177
 3713 00a8 0F22     		movs	r2, #15
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 3714              		.loc 1 1212 16 view .LVU1178
 3715 00aa 0307     		lsls	r3, r0, #28
 3716 00ac 5B0F     		lsrs	r3, r3, #29
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 3717              		.loc 1 1211 13 view .LVU1179
 3718 00ae 9043     		bics	r0, r2
 3719              	.LVL198:
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 3720              		.loc 1 1212 13 view .LVU1180
 3721 00b0 0343     		orrs	r3, r0
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 3722              		.loc 1 1213 26 view .LVU1181
 3723 00b2 9BB2     		uxth	r3, r3
1148:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3724              		.loc 1 1148 21 view .LVU1182
 3725 00b4 0020     		movs	r0, #0
 3726              	.LVL199:
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 3727              		.loc 1 1211 5 is_stmt 1 view .LVU1183
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 3728              		.loc 1 1212 5 view .LVU1184
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 3729              		.loc 1 1213 5 view .LVU1185
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 3730              		.loc 1 1213 26 is_stmt 0 view .LVU1186
 3731 00b6 E360     		str	r3, [r4, #12]
 3732 00b8 D5E7     		b	.L354
 3733              	.LVL200:
 3734              	.L369:
1191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 3735              		.loc 1 1191 5 is_stmt 1 view .LVU1187
 3736 00ba 042B     		cmp	r3, #4
 3737 00bc ECD0     		beq	.L349
 3738 00be 07D8     		bhi	.L350
 3739 00c0 002B     		cmp	r3, #0
 3740 00c2 E9D0     		beq	.L349
 3741 00c4 022B     		cmp	r3, #2
 3742 00c6 0CD1     		bne	.L366
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3743              		.loc 1 1197 9 view .LVU1188
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3744              		.loc 1 1197 31 is_stmt 0 view .LVU1189
 3745 00c8 4168     		ldr	r1, [r0, #4]
 3746 00ca 0E4B     		ldr	r3, .L370+24
 3747              	.LVL201:
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3748              		.loc 1 1197 31 view .LVU1190
 3749 00cc 4808     		lsrs	r0, r1, #1
 3750              	.LVL202:
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3751              		.loc 1 1197 31 view .LVU1191
 3752 00ce E7E7     		b	.L365
 3753              	.LVL203:
 3754              	.L350:
1191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 3755              		.loc 1 1191 5 view .LVU1192
 3756 00d0 082B     		cmp	r3, #8
 3757 00d2 06D1     		bne	.L366
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3758              		.loc 1 1203 9 is_stmt 1 view .LVU1193
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3759              		.loc 1 1203 31 is_stmt 0 view .LVU1194
 3760 00d4 8023     		movs	r3, #128
 3761              	.LVL204:
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3762              		.loc 1 1203 31 view .LVU1195
 3763 00d6 4168     		ldr	r1, [r0, #4]
 3764 00d8 5B02     		lsls	r3, r3, #9
 3765 00da 4808     		lsrs	r0, r1, #1
 3766              	.LVL205:
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3767              		.loc 1 1203 31 view .LVU1196
 3768 00dc E0E7     		b	.L365
 3769              	.LVL206:
 3770              	.L367:
1217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 3771              		.loc 1 1217 5 view .LVU1197
 3772 00de 0120     		movs	r0, #1
 3773              	.LVL207:
1217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 3774              		.loc 1 1217 5 view .LVU1198
 3775 00e0 C1E7     		b	.L354
 3776              	.LVL208:
 3777              	.L366:
1191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 3778              		.loc 1 1191 5 view .LVU1199
 3779 00e2 0023     		movs	r3, #0
 3780              	.LVL209:
1191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 3781              		.loc 1 1191 5 view .LVU1200
 3782 00e4 0120     		movs	r0, #1
 3783              	.LVL210:
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 3784              		.loc 1 1211 5 is_stmt 1 view .LVU1201
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 3785              		.loc 1 1212 5 view .LVU1202
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 3786              		.loc 1 1213 5 view .LVU1203
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 3787              		.loc 1 1213 26 is_stmt 0 view .LVU1204
 3788 00e6 E360     		str	r3, [r4, #12]
 3789 00e8 BDE7     		b	.L354
 3790              	.L371:
 3791 00ea C046     		.align	2
 3792              	.L370:
 3793 00ec F369FFFF 		.word	-38413
 3794 00f0 FFCFFFFF 		.word	-12289
 3795 00f4 FFF4FFFF 		.word	-2817
 3796 00f8 00100240 		.word	1073876992
 3797 00fc 00000000 		.word	.LANCHOR2
 3798 0100 0024F400 		.word	16000000
 3799 0104 0048E801 		.word	32000000
 3800              		.cfi_endproc
 3801              	.LFE48:
 3803              		.section	.text.HAL_UART_Init,"ax",%progbits
 3804              		.align	1
 3805              		.p2align 2,,3
 3806              		.global	HAL_UART_Init
 3807              		.syntax unified
 3808              		.code	16
 3809              		.thumb_func
 3810              		.fpu softvfp
 3812              	HAL_UART_Init:
 3813              	.LVL211:
 3814              	.LFB49:
1241:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1242:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
1243:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief Initialize the UART mode according to the specified
1244:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *        parameters in the UART_InitTypeDef and initialize the associated handle.
1245:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param huart: UART handle.
1246:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval HAL status
1247:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
1248:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
1249:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 3815              		.loc 1 1249 1 is_stmt 1 view -0
 3816              		.cfi_startproc
 3817              		@ args = 0, pretend = 0, frame = 0
 3818              		@ frame_needed = 0, uses_anonymous_args = 0
1250:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the UART handle allocation */
1251:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(huart == NULL)
 3819              		.loc 1 1251 3 view .LVU1206
1249:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the UART handle allocation */
 3820              		.loc 1 1249 1 is_stmt 0 view .LVU1207
 3821 0000 70B5     		push	{r4, r5, r6, lr}
 3822              	.LCFI14:
 3823              		.cfi_def_cfa_offset 16
 3824              		.cfi_offset 4, -16
 3825              		.cfi_offset 5, -12
 3826              		.cfi_offset 6, -8
 3827              		.cfi_offset 14, -4
1249:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check the UART handle allocation */
 3828              		.loc 1 1249 1 view .LVU1208
 3829 0002 041E     		subs	r4, r0, #0
 3830              		.loc 1 1251 5 view .LVU1209
 3831 0004 00D1     		bne	.LCB3472
 3832 0006 6EE0     		b	.L389	@long jump
 3833              	.LCB3472:
1252:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1253:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     return HAL_ERROR;
1254:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1255:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1256:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 3834              		.loc 1 1256 3 is_stmt 1 view .LVU1210
1257:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1258:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
1259:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
1260:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1261:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   else
1262:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1263:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Check the parameters */
1264:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     assert_param(IS_UART_INSTANCE(huart->Instance));
 3835              		.loc 1 1264 5 view .LVU1211
1265:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1266:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1267:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(huart->gState == HAL_UART_STATE_RESET)
 3836              		.loc 1 1267 3 view .LVU1212
 3837              		.loc 1 1267 11 is_stmt 0 view .LVU1213
 3838 0008 6923     		movs	r3, #105
 3839 000a C35C     		ldrb	r3, [r0, r3]
 3840 000c DAB2     		uxtb	r2, r3
 3841              		.loc 1 1267 5 view .LVU1214
 3842 000e 002B     		cmp	r3, #0
 3843 0010 01D1     		bne	.L374
1268:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1269:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Allocate lock resource and initialize it */
1270:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Lock = HAL_UNLOCKED;
 3844              		.loc 1 1270 5 is_stmt 1 view .LVU1215
 3845              		.loc 1 1270 17 is_stmt 0 view .LVU1216
 3846 0012 6833     		adds	r3, r3, #104
 3847 0014 C254     		strb	r2, [r0, r3]
 3848              	.L374:
1271:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1272:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Init the low level hardware : GPIO, CLOCK */
1273:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     //HAL_UART_MspInit(huart);
1274:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1275:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1276:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->gState = HAL_UART_STATE_BUSY;
 3849              		.loc 1 1276 3 is_stmt 1 view .LVU1217
 3850              		.loc 1 1276 17 is_stmt 0 view .LVU1218
 3851 0016 6923     		movs	r3, #105
 3852 0018 2422     		movs	r2, #36
 3853 001a E254     		strb	r2, [r4, r3]
1277:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1278:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Disable the Peripheral */
1279:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   __HAL_UART_DISABLE(huart);
 3854              		.loc 1 1279 3 is_stmt 1 view .LVU1219
 3855 001c 2568     		ldr	r5, [r4]
 3856 001e 233A     		subs	r2, r2, #35
 3857 0020 2B68     		ldr	r3, [r5]
 3858              	.LBB295:
 3859              	.LBB296:
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3860              		.loc 1 1168 45 is_stmt 0 view .LVU1220
 3861 0022 2069     		ldr	r0, [r4, #16]
 3862              	.LVL212:
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3863              		.loc 1 1168 45 view .LVU1221
 3864              	.LBE296:
 3865              	.LBE295:
 3866              		.loc 1 1279 3 view .LVU1222
 3867 0024 9343     		bics	r3, r2
 3868 0026 2B60     		str	r3, [r5]
1280:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1281:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Set the UART Communication parameters */
1282:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if (UART_SetConfig(huart) == HAL_ERROR)
 3869              		.loc 1 1282 3 is_stmt 1 view .LVU1223
 3870              	.LVL213:
 3871              	.LBB303:
 3872              	.LBI295:
1142:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 3873              		.loc 1 1142 19 view .LVU1224
 3874              	.LBB297:
1144:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 3875              		.loc 1 1144 3 view .LVU1225
1145:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t brrtemp                    = 0x0000U;
 3876              		.loc 1 1145 3 view .LVU1226
1146:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t usartdiv                   = 0x0000U;
 3877              		.loc 1 1146 3 view .LVU1227
1147:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   HAL_StatusTypeDef ret               = HAL_OK;
 3878              		.loc 1 1147 3 view .LVU1228
1148:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3879              		.loc 1 1148 3 view .LVU1229
1151:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 3880              		.loc 1 1151 3 view .LVU1230
1152:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 3881              		.loc 1 1152 3 view .LVU1231
1153:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_PARITY(huart->Init.Parity));
 3882              		.loc 1 1153 3 view .LVU1232
1154:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_MODE(huart->Init.Mode));
 3883              		.loc 1 1154 3 view .LVU1233
1155:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 3884              		.loc 1 1155 3 view .LVU1234
1156:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 3885              		.loc 1 1156 3 view .LVU1235
1157:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 3886              		.loc 1 1157 3 view .LVU1236
1158:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3887              		.loc 1 1158 3 view .LVU1237
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3888              		.loc 1 1168 3 view .LVU1238
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3889              		.loc 1 1168 45 is_stmt 0 view .LVU1239
 3890 0028 A368     		ldr	r3, [r4, #8]
1169:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3891              		.loc 1 1169 3 view .LVU1240
 3892 002a 2968     		ldr	r1, [r5]
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3893              		.loc 1 1168 45 view .LVU1241
 3894 002c 0343     		orrs	r3, r0
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3895              		.loc 1 1168 66 view .LVU1242
 3896 002e 6069     		ldr	r0, [r4, #20]
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3897              		.loc 1 1168 98 view .LVU1243
 3898 0030 E269     		ldr	r2, [r4, #28]
 3899              	.LVL214:
1169:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3900              		.loc 1 1169 3 is_stmt 1 view .LVU1244
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3901              		.loc 1 1168 66 is_stmt 0 view .LVU1245
 3902 0032 0343     		orrs	r3, r0
1169:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3903              		.loc 1 1169 3 view .LVU1246
 3904 0034 4048     		ldr	r0, .L399
 3905              	.LVL215:
1168:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 3906              		.loc 1 1168 10 view .LVU1247
 3907 0036 1343     		orrs	r3, r2
1169:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3908              		.loc 1 1169 3 view .LVU1248
 3909 0038 0140     		ands	r1, r0
 3910 003a 0B43     		orrs	r3, r1
 3911 003c 2B60     		str	r3, [r5]
1174:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3912              		.loc 1 1174 3 is_stmt 1 view .LVU1249
 3913 003e 6B68     		ldr	r3, [r5, #4]
 3914 0040 3E49     		ldr	r1, .L399+4
1182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 3915              		.loc 1 1182 10 is_stmt 0 view .LVU1250
 3916 0042 206A     		ldr	r0, [r4, #32]
1174:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3917              		.loc 1 1174 3 view .LVU1251
 3918 0044 0B40     		ands	r3, r1
 3919 0046 E168     		ldr	r1, [r4, #12]
 3920 0048 0B43     		orrs	r3, r1
 3921 004a 6B60     		str	r3, [r5, #4]
1182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 3922              		.loc 1 1182 3 is_stmt 1 view .LVU1252
 3923              	.LVL216:
1183:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3924              		.loc 1 1183 3 view .LVU1253
1182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 3925              		.loc 1 1182 10 is_stmt 0 view .LVU1254
 3926 004c A369     		ldr	r3, [r4, #24]
1183:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3927              		.loc 1 1183 3 view .LVU1255
 3928 004e A968     		ldr	r1, [r5, #8]
1182:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 3929              		.loc 1 1182 10 view .LVU1256
 3930 0050 0343     		orrs	r3, r0
1183:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3931              		.loc 1 1183 3 view .LVU1257
 3932 0052 3B48     		ldr	r0, .L399+8
 3933 0054 0140     		ands	r1, r0
 3934 0056 0B43     		orrs	r3, r1
 3935 0058 AB60     		str	r3, [r5, #8]
1186:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3936              		.loc 1 1186 3 is_stmt 1 view .LVU1258
1186:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3937              		.loc 1 1186 3 view .LVU1259
 3938 005a 3A4B     		ldr	r3, .L399+12
 3939 005c 196B     		ldr	r1, [r3, #48]
 3940 005e 0323     		movs	r3, #3
 3941 0060 0B40     		ands	r3, r1
 3942 0062 013B     		subs	r3, r3, #1
 3943 0064 022B     		cmp	r3, #2
 3944 0066 26D9     		bls	.L375
 3945              	.LVL217:
1186:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 3946              		.loc 1 1186 3 view .LVU1260
1189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3947              		.loc 1 1189 3 view .LVU1261
1189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 3948              		.loc 1 1189 6 is_stmt 0 view .LVU1262
 3949 0068 8023     		movs	r3, #128
 3950 006a 1B02     		lsls	r3, r3, #8
 3951 006c 9A42     		cmp	r2, r3
 3952 006e 59D0     		beq	.L379
 3953              	.LVL218:
 3954              	.L385:
1226:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3955              		.loc 1 1226 9 is_stmt 1 view .LVU1263
 3956              	.LBE297:
 3957              	.LBE303:
  62:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 3958              		.loc 1 62 2 view .LVU1264
 3959              	.LBB304:
 3960              	.LBB298:
1226:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3961              		.loc 1 1226 43 is_stmt 0 view .LVU1265
 3962 0070 6368     		ldr	r3, [r4, #4]
 3963 0072 5808     		lsrs	r0, r3, #1
 3964 0074 E123     		movs	r3, #225
 3965 0076 DB03     		lsls	r3, r3, #15
 3966              	.L397:
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3967              		.loc 1 1229 43 view .LVU1266
 3968 0078 9C46     		mov	ip, r3
 3969 007a 6168     		ldr	r1, [r4, #4]
 3970 007c 6044     		add	r0, r0, ip
 3971 007e FFF7FEFF 		bl	__aeabi_uidiv
 3972              	.LVL219:
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3973              		.loc 1 1229 43 view .LVU1267
 3974 0082 0004     		lsls	r0, r0, #16
 3975 0084 000C     		lsrs	r0, r0, #16
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 3976              		.loc 1 1229 30 view .LVU1268
 3977 0086 E860     		str	r0, [r5, #12]
1230:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 3978              		.loc 1 1230 9 is_stmt 1 view .LVU1269
1238:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3979              		.loc 1 1238 3 view .LVU1270
 3980              	.LVL220:
 3981              	.L384:
1238:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 3982              		.loc 1 1238 3 is_stmt 0 view .LVU1271
 3983              	.LBE298:
 3984              	.LBE304:
1283:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1284:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     return HAL_ERROR;
1285:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1286:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1287:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 3985              		.loc 1 1287 3 is_stmt 1 view .LVU1272
1288:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1289:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     //UART_AdvFeatureConfig(huart);
1290:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 3986              		.loc 1 1290 3 view .LVU1273
1291:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1292:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* In asynchronous mode, the following bits must be kept cleared:
1293:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
1294:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 
1295:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined (USART_CR2_LINEN)
1296:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
1297:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #else
1298:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 3987              		.loc 1 1298 3 view .LVU1274
 3988 0088 6B68     		ldr	r3, [r5, #4]
 3989 008a 2F4A     		ldr	r2, .L399+16
 3990              	.LBB305:
 3991              	.LBB306:
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 3992              		.loc 1 1133 18 is_stmt 0 view .LVU1275
 3993 008c 6921     		movs	r1, #105
 3994              	.LBE306:
 3995              	.LBE305:
 3996              		.loc 1 1298 3 view .LVU1276
 3997 008e 1340     		ands	r3, r2
1299:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif
1300:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined (USART_CR3_SCEN)
1301:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined (USART_CR3_IREN)
1302:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
1303:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #else
1304:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
1305:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif
1306:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #else
1307:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #if defined (USART_CR3_IREN)
1308:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
1309:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #else
1310:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 3998              		.loc 1 1310 3 view .LVU1277
 3999 0090 0822     		movs	r2, #8
1298:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif
 4000              		.loc 1 1298 3 view .LVU1278
 4001 0092 6B60     		str	r3, [r5, #4]
 4002              		.loc 1 1310 3 is_stmt 1 view .LVU1279
 4003 0094 AB68     		ldr	r3, [r5, #8]
1311:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif
1312:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif
1313:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1314:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Enable the Peripheral */
1315:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   __HAL_UART_ENABLE(huart);
1316:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1317:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
1318:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   return (UART_CheckIdleState(huart));
 4004              		.loc 1 1318 11 is_stmt 0 view .LVU1280
 4005 0096 0020     		movs	r0, #0
1310:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** #endif
 4006              		.loc 1 1310 3 view .LVU1281
 4007 0098 9343     		bics	r3, r2
 4008 009a AB60     		str	r3, [r5, #8]
1315:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4009              		.loc 1 1315 3 is_stmt 1 view .LVU1282
 4010 009c 2B68     		ldr	r3, [r5]
 4011 009e 073A     		subs	r2, r2, #7
 4012 00a0 1343     		orrs	r3, r2
 4013 00a2 2B60     		str	r3, [r5]
 4014              		.loc 1 1318 3 view .LVU1283
 4015              	.LVL221:
 4016              	.LBB308:
 4017              	.LBI305:
1090:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4018              		.loc 1 1090 19 view .LVU1284
 4019              	.LBB307:
1097:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4020              		.loc 1 1097 3 view .LVU1285
1097:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4021              		.loc 1 1097 20 is_stmt 0 view .LVU1286
 4022 00a4 0023     		movs	r3, #0
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 4023              		.loc 1 1133 18 view .LVU1287
 4024 00a6 1F32     		adds	r2, r2, #31
1097:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4025              		.loc 1 1097 20 view .LVU1288
 4026 00a8 E366     		str	r3, [r4, #108]
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 4027              		.loc 1 1133 3 is_stmt 1 view .LVU1289
1133:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   huart->RxState = HAL_UART_STATE_READY;
 4028              		.loc 1 1133 18 is_stmt 0 view .LVU1290
 4029 00aa 6254     		strb	r2, [r4, r1]
1134:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4030              		.loc 1 1134 3 is_stmt 1 view .LVU1291
1134:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4031              		.loc 1 1134 18 is_stmt 0 view .LVU1292
 4032 00ac 0131     		adds	r1, r1, #1
 4033 00ae 6254     		strb	r2, [r4, r1]
1137:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4034              		.loc 1 1137 3 is_stmt 1 view .LVU1293
1137:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4035              		.loc 1 1137 3 view .LVU1294
 4036 00b0 4832     		adds	r2, r2, #72
 4037 00b2 A354     		strb	r3, [r4, r2]
1137:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4038              		.loc 1 1137 3 view .LVU1295
1139:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4039              		.loc 1 1139 3 view .LVU1296
 4040              	.LVL222:
 4041              	.L373:
1139:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4042              		.loc 1 1139 3 is_stmt 0 view .LVU1297
 4043              	.LBE307:
 4044              	.LBE308:
1319:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4045              		.loc 1 1319 1 view .LVU1298
 4046              		@ sp needed
 4047              	.LVL223:
 4048              		.loc 1 1319 1 view .LVU1299
 4049 00b4 70BD     		pop	{r4, r5, r6, pc}
 4050              	.LVL224:
 4051              	.L375:
 4052              		.loc 1 1319 1 view .LVU1300
 4053 00b6 2549     		ldr	r1, .L399+20
 4054 00b8 CB5C     		ldrb	r3, [r1, r3]
 4055              	.LVL225:
 4056              	.LBB309:
 4057              	.LBB299:
1186:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   
 4058              		.loc 1 1186 3 is_stmt 1 view .LVU1301
1189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4059              		.loc 1 1189 3 view .LVU1302
1189:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4060              		.loc 1 1189 6 is_stmt 0 view .LVU1303
 4061 00ba 8021     		movs	r1, #128
 4062 00bc 0902     		lsls	r1, r1, #8
 4063 00be 8A42     		cmp	r2, r1
 4064 00c0 13D0     		beq	.L398
1217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4065              		.loc 1 1217 5 is_stmt 1 view .LVU1304
 4066 00c2 042B     		cmp	r3, #4
 4067 00c4 D4D0     		beq	.L385
 4068 00c6 07D8     		bhi	.L386
 4069 00c8 002B     		cmp	r3, #0
 4070 00ca D1D0     		beq	.L385
 4071 00cc 022B     		cmp	r3, #2
 4072 00ce 0AD1     		bne	.L389
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4073              		.loc 1 1223 9 view .LVU1305
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4074              		.loc 1 1223 43 is_stmt 0 view .LVU1306
 4075 00d0 6368     		ldr	r3, [r4, #4]
 4076              	.LVL226:
1223:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4077              		.loc 1 1223 43 view .LVU1307
 4078 00d2 5808     		lsrs	r0, r3, #1
 4079 00d4 1E4B     		ldr	r3, .L399+24
 4080 00d6 CFE7     		b	.L397
 4081              	.LVL227:
 4082              	.L386:
1217:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4083              		.loc 1 1217 5 view .LVU1308
 4084 00d8 082B     		cmp	r3, #8
 4085 00da 04D1     		bne	.L389
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4086              		.loc 1 1229 9 is_stmt 1 view .LVU1309
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4087              		.loc 1 1229 43 is_stmt 0 view .LVU1310
 4088 00dc 6368     		ldr	r3, [r4, #4]
 4089              	.LVL228:
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4090              		.loc 1 1229 43 view .LVU1311
 4091 00de 5808     		lsrs	r0, r3, #1
 4092 00e0 8023     		movs	r3, #128
 4093 00e2 1B02     		lsls	r3, r3, #8
 4094 00e4 C8E7     		b	.L397
 4095              	.LVL229:
 4096              	.L389:
1229:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4097              		.loc 1 1229 43 view .LVU1312
 4098              	.LBE299:
 4099              	.LBE309:
1253:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4100              		.loc 1 1253 12 view .LVU1313
 4101 00e6 0120     		movs	r0, #1
 4102 00e8 E4E7     		b	.L373
 4103              	.LVL230:
 4104              	.L398:
 4105              	.LBB310:
 4106              	.LBB300:
1191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4107              		.loc 1 1191 5 is_stmt 1 view .LVU1314
 4108 00ea 042B     		cmp	r3, #4
 4109 00ec 1AD0     		beq	.L379
 4110 00ee 12D8     		bhi	.L380
 4111 00f0 002B     		cmp	r3, #0
 4112 00f2 17D0     		beq	.L379
 4113 00f4 022B     		cmp	r3, #2
 4114 00f6 1AD1     		bne	.L382
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4115              		.loc 1 1197 9 view .LVU1315
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4116              		.loc 1 1197 31 is_stmt 0 view .LVU1316
 4117 00f8 6368     		ldr	r3, [r4, #4]
 4118              	.LVL231:
1197:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4119              		.loc 1 1197 31 view .LVU1317
 4120 00fa 5808     		lsrs	r0, r3, #1
 4121 00fc 154B     		ldr	r3, .L399+28
 4122              	.L396:
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4123              		.loc 1 1203 31 view .LVU1318
 4124 00fe 9C46     		mov	ip, r3
 4125 0100 6168     		ldr	r1, [r4, #4]
 4126 0102 6044     		add	r0, r0, ip
 4127 0104 FFF7FEFF 		bl	__aeabi_uidiv
 4128              	.LVL232:
1204:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       case UART_CLOCKSOURCE_UNDEFINED:
 4129              		.loc 1 1204 9 is_stmt 1 view .LVU1319
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 4130              		.loc 1 1211 5 view .LVU1320
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 4131              		.loc 1 1211 13 is_stmt 0 view .LVU1321
 4132 0108 134B     		ldr	r3, .L399+32
 4133 010a 0340     		ands	r3, r0
 4134              	.LVL233:
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 4135              		.loc 1 1212 5 is_stmt 1 view .LVU1322
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4136              		.loc 1 1213 5 view .LVU1323
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 4137              		.loc 1 1212 16 is_stmt 0 view .LVU1324
 4138 010c 0007     		lsls	r0, r0, #28
 4139              	.LVL234:
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 4140              		.loc 1 1212 16 view .LVU1325
 4141 010e 400F     		lsrs	r0, r0, #29
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4142              		.loc 1 1213 26 view .LVU1326
 4143 0110 1843     		orrs	r0, r3
 4144 0112 E860     		str	r0, [r5, #12]
1238:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4145              		.loc 1 1238 3 is_stmt 1 view .LVU1327
 4146              	.LVL235:
1238:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4147              		.loc 1 1238 3 is_stmt 0 view .LVU1328
 4148 0114 B8E7     		b	.L384
 4149              	.LVL236:
 4150              	.L380:
1191:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4151              		.loc 1 1191 5 view .LVU1329
 4152 0116 082B     		cmp	r3, #8
 4153 0118 09D1     		bne	.L382
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4154              		.loc 1 1203 9 is_stmt 1 view .LVU1330
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4155              		.loc 1 1203 31 is_stmt 0 view .LVU1331
 4156 011a 6368     		ldr	r3, [r4, #4]
 4157              	.LVL237:
1203:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4158              		.loc 1 1203 31 view .LVU1332
 4159 011c 5808     		lsrs	r0, r3, #1
 4160 011e 8023     		movs	r3, #128
 4161 0120 5B02     		lsls	r3, r3, #9
 4162 0122 ECE7     		b	.L396
 4163              	.L379:
1200:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4164              		.loc 1 1200 9 is_stmt 1 view .LVU1333
 4165              	.LBE300:
 4166              	.LBE310:
  62:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4167              		.loc 1 62 2 view .LVU1334
 4168              	.LBB311:
 4169              	.LBB301:
1200:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         break;
 4170              		.loc 1 1200 31 is_stmt 0 view .LVU1335
 4171 0124 6368     		ldr	r3, [r4, #4]
 4172 0126 5808     		lsrs	r0, r3, #1
 4173 0128 E123     		movs	r3, #225
 4174 012a 1B04     		lsls	r3, r3, #16
 4175 012c E7E7     		b	.L396
 4176              	.LVL238:
 4177              	.L382:
1211:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 4178              		.loc 1 1211 5 is_stmt 1 view .LVU1336
1212:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->Instance->BRR = brrtemp;
 4179              		.loc 1 1212 5 view .LVU1337
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4180              		.loc 1 1213 5 view .LVU1338
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4181              		.loc 1 1213 26 is_stmt 0 view .LVU1339
 4182 012e 0023     		movs	r3, #0
 4183              	.LVL239:
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4184              		.loc 1 1213 26 view .LVU1340
 4185              	.LBE301:
 4186              	.LBE311:
1284:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4187              		.loc 1 1284 12 view .LVU1341
 4188 0130 0120     		movs	r0, #1
 4189              	.LBB312:
 4190              	.LBB302:
1213:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4191              		.loc 1 1213 26 view .LVU1342
 4192 0132 EB60     		str	r3, [r5, #12]
1238:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4193              		.loc 1 1238 3 is_stmt 1 view .LVU1343
 4194              	.LVL240:
1238:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4195              		.loc 1 1238 3 is_stmt 0 view .LVU1344
 4196 0134 BEE7     		b	.L373
 4197              	.L400:
 4198 0136 C046     		.align	2
 4199              	.L399:
 4200 0138 F369FFFF 		.word	-38413
 4201 013c FFCFFFFF 		.word	-12289
 4202 0140 FFF4FFFF 		.word	-2817
 4203 0144 00100240 		.word	1073876992
 4204 0148 FFF7FFFF 		.word	-2049
 4205 014c 00000000 		.word	.LANCHOR2
 4206 0150 0024F400 		.word	16000000
 4207 0154 0048E801 		.word	32000000
 4208 0158 F0FF0000 		.word	65520
 4209              	.LBE302:
 4210              	.LBE312:
 4211              		.cfi_endproc
 4212              	.LFE49:
 4214              		.section	.text.HAL_UART_Receive,"ax",%progbits
 4215              		.align	1
 4216              		.p2align 2,,3
 4217              		.global	HAL_UART_Receive
 4218              		.syntax unified
 4219              		.code	16
 4220              		.thumb_func
 4221              		.fpu softvfp
 4223              	HAL_UART_Receive:
 4224              	.LVL241:
 4225              	.LFB50:
1320:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1321:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
1322:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief Receive an amount of data in blocking mode.
1323:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param huart: UART handle.
1324:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param pData: pointer to data buffer.
1325:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param Size: amount of data to be received.
1326:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param Timeout: Timeout duration.
1327:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-
1328:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         address of user data buffer for storing data to be received, should be aligned on a hal
1329:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         (as received data will be handled using u16 pointer cast). Depending on compilation cha
1330:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         use of specific alignment compilation directives or pragmas might be required to ensure
1331:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval HAL status
1332:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
1333:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32
1334:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4226              		.loc 1 1334 1 is_stmt 1 view -0
 4227              		.cfi_startproc
 4228              		@ args = 0, pretend = 0, frame = 0
 4229              		@ frame_needed = 0, uses_anonymous_args = 0
1335:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 4230              		.loc 1 1335 3 view .LVU1346
1336:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t uhMask;
 4231              		.loc 1 1336 3 view .LVU1347
1337:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0;
 4232              		.loc 1 1337 3 view .LVU1348
1338:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1339:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check that a Rx process is not already ongoing */
1340:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(huart->RxState == HAL_UART_STATE_READY)
 4233              		.loc 1 1340 3 view .LVU1349
1334:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 4234              		.loc 1 1334 1 is_stmt 0 view .LVU1350
 4235 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4236              	.LCFI15:
 4237              		.cfi_def_cfa_offset 20
 4238              		.cfi_offset 4, -20
 4239              		.cfi_offset 5, -16
 4240              		.cfi_offset 6, -12
 4241              		.cfi_offset 7, -8
 4242              		.cfi_offset 14, -4
 4243 0002 4546     		mov	r5, r8
 4244 0004 DE46     		mov	lr, fp
 4245 0006 5746     		mov	r7, r10
 4246 0008 4E46     		mov	r6, r9
 4247              		.loc 1 1340 11 view .LVU1351
 4248 000a 6A24     		movs	r4, #106
1334:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 4249              		.loc 1 1334 1 view .LVU1352
 4250 000c E0B5     		push	{r5, r6, r7, lr}
 4251              	.LCFI16:
 4252              		.cfi_def_cfa_offset 36
 4253              		.cfi_offset 8, -36
 4254              		.cfi_offset 9, -32
 4255              		.cfi_offset 10, -28
 4256              		.cfi_offset 11, -24
 4257              		.loc 1 1340 11 view .LVU1353
 4258 000e 055D     		ldrb	r5, [r0, r4]
 4259              		.loc 1 1340 5 view .LVU1354
 4260 0010 202D     		cmp	r5, #32
 4261 0012 65D1     		bne	.L431
1341:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1342:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((pData == NULL ) || (Size == 0U))
 4262              		.loc 1 1342 5 is_stmt 1 view .LVU1355
 4263              		.loc 1 1342 7 is_stmt 0 view .LVU1356
 4264 0014 0029     		cmp	r1, #0
 4265 0016 58D0     		beq	.L427
 4266              		.loc 1 1342 25 discriminator 1 view .LVU1357
 4267 0018 002A     		cmp	r2, #0
 4268 001a 56D0     		beq	.L427
1343:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1344:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       return  HAL_ERROR;
1345:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1346:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1347:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
1348:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        should be aligned on a u16 frontier, as data to be received from RDR will be 
1349:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        handled through a u16 cast. */
1350:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 4269              		.loc 1 1350 5 is_stmt 1 view .LVU1358
 4270              		.loc 1 1350 8 is_stmt 0 view .LVU1359
 4271 001c 8026     		movs	r6, #128
 4272              		.loc 1 1350 21 view .LVU1360
 4273 001e 8568     		ldr	r5, [r0, #8]
 4274              		.loc 1 1350 8 view .LVU1361
 4275 0020 7601     		lsls	r6, r6, #5
 4276 0022 B542     		cmp	r5, r6
 4277 0024 48D0     		beq	.L449
1351:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1352:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((((uint32_t)pData)&1U) != 0U)
1353:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1354:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return  HAL_ERROR;
1355:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1356:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1357:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1358:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Process Locked */
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_LOCK(huart);
 4278              		.loc 1 1359 5 is_stmt 1 view .LVU1362
 4279              		.loc 1 1359 5 view .LVU1363
 4280 0026 6826     		movs	r6, #104
 4281 0028 875D     		ldrb	r7, [r0, r6]
 4282 002a 012F     		cmp	r7, #1
 4283 002c 58D0     		beq	.L431
 4284              		.loc 1 1359 5 view .LVU1364
 4285 002e 0127     		movs	r7, #1
 4286 0030 8755     		strb	r7, [r0, r6]
 4287              		.loc 1 1359 5 view .LVU1365
1360:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1361:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->ErrorCode = HAL_UART_ERROR_NONE;
 4288              		.loc 1 1361 5 view .LVU1366
 4289              		.loc 1 1361 22 is_stmt 0 view .LVU1367
 4290 0032 0026     		movs	r6, #0
 4291 0034 C666     		str	r6, [r0, #108]
1362:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 4292              		.loc 1 1362 5 is_stmt 1 view .LVU1368
 4293              		.loc 1 1362 20 is_stmt 0 view .LVU1369
 4294 0036 2236     		adds	r6, r6, #34
 4295 0038 0655     		strb	r6, [r0, r4]
1363:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1364:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Init tickstart for timeout managment*/
1365:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     tickstart = HAL_GetTick();
 4296              		.loc 1 1365 5 is_stmt 1 view .LVU1370
 4297              	.LBB319:
 4298              	.LBI319:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4299              		.loc 1 48 10 view .LVU1371
 4300              	.LBB320:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 4301              		.loc 1 50 2 view .LVU1372
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4302              		.loc 1 51 2 view .LVU1373
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4303              		.loc 1 51 13 is_stmt 0 view .LVU1374
 4304 003a 604C     		ldr	r4, .L452
 4305 003c A346     		mov	fp, r4
 4306 003e 5E46     		mov	r6, fp
 4307 0040 2468     		ldr	r4, [r4]
 4308 0042 671C     		adds	r7, r4, #1
 4309 0044 3760     		str	r7, [r6]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4310              		.loc 1 51 16 is_stmt 1 view .LVU1375
 4311              	.LVL242:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4312              		.loc 1 51 16 is_stmt 0 view .LVU1376
 4313              	.LBE320:
 4314              	.LBE319:
1366:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxXferSize = Size;
 4315              		.loc 1 1367 5 is_stmt 1 view .LVU1377
 4316              		.loc 1 1367 23 is_stmt 0 view .LVU1378
 4317 0046 5826     		movs	r6, #88
 4318 0048 8253     		strh	r2, [r0, r6]
1368:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxXferCount = Size;
 4319              		.loc 1 1368 5 is_stmt 1 view .LVU1379
 4320              		.loc 1 1368 24 is_stmt 0 view .LVU1380
 4321 004a 0236     		adds	r6, r6, #2
 4322 004c 8253     		strh	r2, [r0, r6]
1369:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1370:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Computation of UART mask to apply to RDR register */
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     UART_MASK_COMPUTATION(huart);
 4323              		.loc 1 1371 5 is_stmt 1 view .LVU1381
 4324              		.loc 1 1371 5 view .LVU1382
 4325              		.loc 1 1371 5 view .LVU1383
 4326 004e 002D     		cmp	r5, #0
 4327 0050 00D1     		bne	.LCB3992
 4328 0052 71E0     		b	.L420	@long jump
 4329              	.LCB3992:
1372:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4330              		.loc 1 1372 12 is_stmt 0 view .LVU1384
 4331 0054 5C22     		movs	r2, #92
 4332              	.LVL243:
 4333              		.loc 1 1372 12 view .LVU1385
 4334 0056 825A     		ldrh	r2, [r0, r2]
 4335 0058 9046     		mov	r8, r2
 4336              	.LVL244:
 4337              	.L407:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4338              		.loc 1 1371 5 is_stmt 1 discriminator 10 view .LVU1386
 4339              		.loc 1 1372 5 discriminator 10 view .LVU1387
1373:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1374:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* as long as data have to be received */
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     while(huart->RxXferCount > 0U)
 4340              		.loc 1 1375 5 discriminator 10 view .LVU1388
 4341              		.loc 1 1375 10 discriminator 10 view .LVU1389
 4342              		.loc 1 1375 16 is_stmt 0 discriminator 10 view .LVU1390
 4343 005a 5A22     		movs	r2, #90
 4344              		.loc 1 1375 10 discriminator 10 view .LVU1391
 4345 005c 0025     		movs	r5, #0
 4346              		.loc 1 1375 16 discriminator 10 view .LVU1392
 4347 005e 825A     		ldrh	r2, [r0, r2]
 4348              		.loc 1 1375 10 discriminator 10 view .LVU1393
 4349 0060 AA46     		mov	r10, r5
 4350 0062 002A     		cmp	r2, #0
 4351 0064 20D0     		beq	.L409
 4352              	.LBB323:
 4353              	.LBB324:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4354              		.loc 1 1067 26 view .LVU1394
 4355 0066 E243     		mvns	r2, r4
 4356 0068 9446     		mov	ip, r2
 4357              	.LBE324:
 4358              	.LBE323:
1376:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       huart->RxXferCount--;
1378:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
1379:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1380:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
1381:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1382:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE
 4359              		.loc 1 1382 10 view .LVU1395
 4360 006a 8022     		movs	r2, #128
 4361 006c 5201     		lsls	r2, r2, #5
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 4362              		.loc 1 1377 12 view .LVU1396
 4363 006e 5A26     		movs	r6, #90
 4364              		.loc 1 1382 10 view .LVU1397
 4365 0070 9146     		mov	r9, r2
 4366              	.LBB333:
 4367              	.LBB329:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4368              		.loc 1 1062 10 view .LVU1398
 4369 0072 2035     		adds	r5, r5, #32
 4370              	.LVL245:
 4371              	.L408:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4372              		.loc 1 1062 10 view .LVU1399
 4373              	.LBE329:
 4374              	.LBE333:
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 4375              		.loc 1 1377 7 is_stmt 1 view .LVU1400
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 4376              		.loc 1 1377 12 is_stmt 0 view .LVU1401
 4377 0074 825B     		ldrh	r2, [r0, r6]
 4378              	.LBB334:
 4379              	.LBB330:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4380              		.loc 1 1062 10 view .LVU1402
 4381 0076 0468     		ldr	r4, [r0]
 4382              	.LBE330:
 4383              	.LBE334:
1377:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 4384              		.loc 1 1377 25 view .LVU1403
 4385 0078 013A     		subs	r2, r2, #1
 4386 007a 92B2     		uxth	r2, r2
 4387 007c 8253     		strh	r2, [r0, r6]
1378:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4388              		.loc 1 1378 7 is_stmt 1 view .LVU1404
 4389              	.LVL246:
 4390              	.LBB335:
 4391              	.LBI323:
1059:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4392              		.loc 1 1059 19 view .LVU1405
 4393              	.L410:
1059:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4394              		.loc 1 1059 19 is_stmt 0 view .LVU1406
 4395 007e 5A1C     		adds	r2, r3, #1
 4396 0080 30D1     		bne	.L413
 4397              	.L414:
 4398              	.LBB331:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4399              		.loc 1 1062 8 is_stmt 1 view .LVU1407
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4400              		.loc 1 1062 10 is_stmt 0 view .LVU1408
 4401 0082 E269     		ldr	r2, [r4, #28]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4402              		.loc 1 1062 8 view .LVU1409
 4403 0084 1542     		tst	r5, r2
 4404 0086 FCD0     		beq	.L414
 4405              	.L415:
 4406              	.LVL247:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4407              		.loc 1 1062 8 view .LVU1410
 4408              	.LBE331:
 4409              	.LBE335:
 4410              		.loc 1 1382 7 is_stmt 1 view .LVU1411
 4411              		.loc 1 1382 10 is_stmt 0 view .LVU1412
 4412 0088 8268     		ldr	r2, [r0, #8]
 4413 008a 4A45     		cmp	r2, r9
 4414 008c 4BD0     		beq	.L450
 4415              	.L417:
1383:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1384:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tmp = (uint16_t*) pData ;
1385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
1386:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData +=2U;
1387:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1388:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       else
1389:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1390:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 4416              		.loc 1 1390 9 is_stmt 1 view .LVU1413
 4417              	.LVL248:
 4418              		.loc 1 1390 45 is_stmt 0 view .LVU1414
 4419 008e A28C     		ldrh	r2, [r4, #36]
 4420              		.loc 1 1390 20 view .LVU1415
 4421 0090 4446     		mov	r4, r8
 4422 0092 2240     		ands	r2, r4
 4423              		.loc 1 1390 18 view .LVU1416
 4424 0094 0A70     		strb	r2, [r1]
 4425              		.loc 1 1390 15 view .LVU1417
 4426 0096 0131     		adds	r1, r1, #1
 4427              	.LVL249:
 4428              	.L418:
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4429              		.loc 1 1375 10 is_stmt 1 view .LVU1418
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4430              		.loc 1 1375 16 is_stmt 0 view .LVU1419
 4431 0098 825B     		ldrh	r2, [r0, r6]
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4432              		.loc 1 1375 10 view .LVU1420
 4433 009a 002A     		cmp	r2, #0
 4434 009c EAD1     		bne	.L408
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4435              		.loc 1 1375 10 view .LVU1421
 4436 009e 5346     		mov	r3, r10
 4437              	.LVL250:
1375:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4438              		.loc 1 1375 10 view .LVU1422
 4439 00a0 002B     		cmp	r3, #0
 4440 00a2 01D0     		beq	.L409
 4441 00a4 5B46     		mov	r3, fp
 4442 00a6 1F60     		str	r7, [r3]
 4443              	.LVL251:
 4444              	.L409:
1391:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1392:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1393:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1394:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* At end of Rx process, restore huart->RxState to Ready */
1395:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_READY;
 4445              		.loc 1 1395 5 is_stmt 1 view .LVU1423
 4446              		.loc 1 1395 20 is_stmt 0 view .LVU1424
 4447 00a8 6A23     		movs	r3, #106
 4448 00aa 2022     		movs	r2, #32
 4449 00ac C254     		strb	r2, [r0, r3]
1396:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1397:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Process Unlocked */
1398:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_UNLOCK(huart);
 4450              		.loc 1 1398 5 is_stmt 1 view .LVU1425
 4451              		.loc 1 1398 5 view .LVU1426
 4452 00ae 0022     		movs	r2, #0
 4453 00b0 023B     		subs	r3, r3, #2
 4454 00b2 C254     		strb	r2, [r0, r3]
 4455              		.loc 1 1398 5 view .LVU1427
1399:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1400:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     return HAL_OK;
 4456              		.loc 1 1400 5 view .LVU1428
 4457              		.loc 1 1400 12 is_stmt 0 view .LVU1429
 4458 00b4 0020     		movs	r0, #0
 4459              	.LVL252:
 4460              		.loc 1 1400 12 view .LVU1430
 4461 00b6 09E0     		b	.L444
 4462              	.LVL253:
 4463              	.L449:
1350:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4464              		.loc 1 1350 56 discriminator 1 view .LVU1431
 4465 00b8 0569     		ldr	r5, [r0, #16]
 4466 00ba 002D     		cmp	r5, #0
 4467 00bc 0CD1     		bne	.L404
1352:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4468              		.loc 1 1352 7 is_stmt 1 view .LVU1432
1352:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4469              		.loc 1 1352 28 is_stmt 0 view .LVU1433
 4470 00be 0135     		adds	r5, r5, #1
 4471 00c0 2E00     		movs	r6, r5
 4472 00c2 0E40     		ands	r6, r1
 4473 00c4 B446     		mov	ip, r6
1352:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4474              		.loc 1 1352 9 view .LVU1434
 4475 00c6 2942     		tst	r1, r5
 4476 00c8 5FD0     		beq	.L443
 4477              	.L427:
1344:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 4478              		.loc 1 1344 15 view .LVU1435
 4479 00ca 0120     		movs	r0, #1
 4480              	.LVL254:
 4481              	.L444:
1401:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1402:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   else
1403:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1404:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     return HAL_BUSY;
1405:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1406:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4482              		.loc 1 1406 1 view .LVU1436
 4483              		@ sp needed
 4484 00cc F0BC     		pop	{r4, r5, r6, r7}
 4485 00ce BB46     		mov	fp, r7
 4486 00d0 B246     		mov	r10, r6
 4487 00d2 A946     		mov	r9, r5
 4488 00d4 A046     		mov	r8, r4
 4489 00d6 F0BD     		pop	{r4, r5, r6, r7, pc}
 4490              	.LVL255:
 4491              	.L404:
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4492              		.loc 1 1359 5 is_stmt 1 view .LVU1437
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4493              		.loc 1 1359 5 view .LVU1438
 4494 00d8 6825     		movs	r5, #104
 4495 00da 465D     		ldrb	r6, [r0, r5]
 4496 00dc 012E     		cmp	r6, #1
 4497 00de 38D1     		bne	.L447
 4498              	.L431:
1404:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4499              		.loc 1 1404 12 is_stmt 0 view .LVU1439
 4500 00e0 0220     		movs	r0, #2
 4501              	.LVL256:
1404:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 4502              		.loc 1 1404 12 view .LVU1440
 4503 00e2 F3E7     		b	.L444
 4504              	.LVL257:
 4505              	.L413:
 4506              	.LBB336:
 4507              	.LBB332:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4508              		.loc 1 1062 8 is_stmt 1 view .LVU1441
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4509              		.loc 1 1062 10 is_stmt 0 view .LVU1442
 4510 00e4 E269     		ldr	r2, [r4, #28]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4511              		.loc 1 1062 8 view .LVU1443
 4512 00e6 1542     		tst	r5, r2
 4513 00e8 CED1     		bne	.L415
1065:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4514              		.loc 1 1065 5 is_stmt 1 view .LVU1444
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4515              		.loc 1 1067 7 view .LVU1445
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4516              		.loc 1 1067 9 is_stmt 0 view .LVU1446
 4517 00ea 002B     		cmp	r3, #0
 4518 00ec 2DD0     		beq	.L451
 4519              	.LBB325:
 4520              	.LBI325:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4521              		.loc 1 48 10 is_stmt 1 view .LVU1447
 4522              	.LBB326:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 4523              		.loc 1 50 2 view .LVU1448
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4524              		.loc 1 51 2 view .LVU1449
 4525 00ee 0122     		movs	r2, #1
 4526 00f0 9246     		mov	r10, r2
 4527              	.LBE326:
 4528              	.LBE325:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4529              		.loc 1 1067 26 is_stmt 0 view .LVU1450
 4530 00f2 6246     		mov	r2, ip
 4531              	.LBB328:
 4532              	.LBB327:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4533              		.loc 1 51 13 view .LVU1451
 4534 00f4 0137     		adds	r7, r7, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4535              		.loc 1 51 16 is_stmt 1 view .LVU1452
 4536              	.LBE327:
 4537              	.LBE328:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4538              		.loc 1 1067 26 is_stmt 0 view .LVU1453
 4539 00f6 D219     		adds	r2, r2, r7
 4540 00f8 9A42     		cmp	r2, r3
 4541 00fa C0D9     		bls	.L410
 4542              	.LVL258:
 4543              	.L448:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4544              		.loc 1 1067 26 view .LVU1454
 4545 00fc 5B46     		mov	r3, fp
 4546 00fe 1F60     		str	r7, [r3]
 4547              	.L412:
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 4548              		.loc 1 1070 9 is_stmt 1 view .LVU1455
 4549 0100 2368     		ldr	r3, [r4]
 4550 0102 2F4A     		ldr	r2, .L452+4
 4551 0104 1340     		ands	r3, r2
 4552 0106 2360     		str	r3, [r4]
1071:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4553              		.loc 1 1071 9 view .LVU1456
 4554 0108 A368     		ldr	r3, [r4, #8]
 4555 010a A332     		adds	r2, r2, #163
 4556 010c FF32     		adds	r2, r2, #255
 4557 010e 9343     		bics	r3, r2
 4558 0110 A360     		str	r3, [r4, #8]
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 4559              		.loc 1 1073 9 view .LVU1457
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 4560              		.loc 1 1073 24 is_stmt 0 view .LVU1458
 4561 0112 2023     		movs	r3, #32
 4562 0114 6832     		adds	r2, r2, #104
 4563 0116 8354     		strb	r3, [r0, r2]
1074:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4564              		.loc 1 1074 9 is_stmt 1 view .LVU1459
1074:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4565              		.loc 1 1074 24 is_stmt 0 view .LVU1460
 4566 0118 0132     		adds	r2, r2, #1
 4567 011a 8354     		strb	r3, [r0, r2]
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 4568              		.loc 1 1077 9 is_stmt 1 view .LVU1461
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 4569              		.loc 1 1077 9 view .LVU1462
 4570 011c 0022     		movs	r2, #0
 4571 011e 4833     		adds	r3, r3, #72
 4572 0120 C254     		strb	r2, [r0, r3]
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 4573              		.loc 1 1077 9 view .LVU1463
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 4574              		.loc 1 1078 9 view .LVU1464
 4575              	.LVL259:
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 4576              		.loc 1 1078 9 is_stmt 0 view .LVU1465
 4577              	.LBE332:
 4578              	.LBE336:
1380:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 4579              		.loc 1 1380 16 view .LVU1466
 4580 0122 0320     		movs	r0, #3
 4581              	.LVL260:
1380:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 4582              		.loc 1 1380 16 view .LVU1467
 4583 0124 D2E7     		b	.L444
 4584              	.LVL261:
 4585              	.L450:
1382:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4586              		.loc 1 1382 58 discriminator 1 view .LVU1468
 4587 0126 0269     		ldr	r2, [r0, #16]
 4588 0128 002A     		cmp	r2, #0
 4589 012a B0D1     		bne	.L417
1384:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 4590              		.loc 1 1384 9 is_stmt 1 view .LVU1469
 4591              	.LVL262:
1385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData +=2U;
 4592              		.loc 1 1385 9 view .LVU1470
1385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData +=2U;
 4593              		.loc 1 1385 42 is_stmt 0 view .LVU1471
 4594 012c A28C     		ldrh	r2, [r4, #36]
1385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData +=2U;
 4595              		.loc 1 1385 16 view .LVU1472
 4596 012e 4446     		mov	r4, r8
 4597 0130 2240     		ands	r2, r4
1385:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData +=2U;
 4598              		.loc 1 1385 14 view .LVU1473
 4599 0132 0A80     		strh	r2, [r1]
1386:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 4600              		.loc 1 1386 9 is_stmt 1 view .LVU1474
1386:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 4601              		.loc 1 1386 15 is_stmt 0 view .LVU1475
 4602 0134 0231     		adds	r1, r1, #2
 4603              	.LVL263:
1386:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 4604              		.loc 1 1386 15 view .LVU1476
 4605 0136 AFE7     		b	.L418
 4606              	.LVL264:
 4607              	.L420:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4608              		.loc 1 1371 5 is_stmt 1 discriminator 5 view .LVU1477
 4609 0138 0269     		ldr	r2, [r0, #16]
 4610              	.LVL265:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4611              		.loc 1 1371 5 is_stmt 0 discriminator 5 view .LVU1478
 4612 013a 002A     		cmp	r2, #0
 4613 013c 1FD1     		bne	.L406
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4614              		.loc 1 1371 5 is_stmt 1 discriminator 7 view .LVU1479
 4615 013e FF25     		movs	r5, #255
 4616 0140 5C32     		adds	r2, r2, #92
 4617 0142 8552     		strh	r5, [r0, r2]
 4618 0144 A332     		adds	r2, r2, #163
 4619 0146 9046     		mov	r8, r2
 4620 0148 87E7     		b	.L407
 4621              	.LVL266:
 4622              	.L451:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4623              		.loc 1 1371 5 is_stmt 0 discriminator 7 view .LVU1480
 4624 014a 5346     		mov	r3, r10
 4625              	.LVL267:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4626              		.loc 1 1371 5 discriminator 7 view .LVU1481
 4627 014c 002B     		cmp	r3, #0
 4628 014e D5D1     		bne	.L448
 4629 0150 D6E7     		b	.L412
 4630              	.LVL268:
 4631              	.L447:
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4632              		.loc 1 1359 5 is_stmt 1 view .LVU1482
 4633 0152 0126     		movs	r6, #1
 4634 0154 4655     		strb	r6, [r0, r5]
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4635              		.loc 1 1359 5 view .LVU1483
1361:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 4636              		.loc 1 1361 5 view .LVU1484
1361:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 4637              		.loc 1 1361 22 is_stmt 0 view .LVU1485
 4638 0156 0025     		movs	r5, #0
 4639 0158 C566     		str	r5, [r0, #108]
1362:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4640              		.loc 1 1362 5 is_stmt 1 view .LVU1486
1362:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4641              		.loc 1 1362 20 is_stmt 0 view .LVU1487
 4642 015a 2235     		adds	r5, r5, #34
 4643 015c 0555     		strb	r5, [r0, r4]
1365:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4644              		.loc 1 1365 5 is_stmt 1 view .LVU1488
 4645              	.LBB337:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4646              		.loc 1 48 10 view .LVU1489
 4647              	.LBB321:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 4648              		.loc 1 50 2 view .LVU1490
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4649              		.loc 1 51 2 view .LVU1491
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4650              		.loc 1 51 13 is_stmt 0 view .LVU1492
 4651 015e 174C     		ldr	r4, .L452
 4652 0160 A346     		mov	fp, r4
 4653 0162 5D46     		mov	r5, fp
 4654 0164 2468     		ldr	r4, [r4]
 4655 0166 671C     		adds	r7, r4, #1
 4656 0168 2F60     		str	r7, [r5]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4657              		.loc 1 51 16 is_stmt 1 view .LVU1493
 4658              	.LVL269:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4659              		.loc 1 51 16 is_stmt 0 view .LVU1494
 4660              	.LBE321:
 4661              	.LBE337:
1367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxXferCount = Size;
 4662              		.loc 1 1367 5 is_stmt 1 view .LVU1495
1367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxXferCount = Size;
 4663              		.loc 1 1367 23 is_stmt 0 view .LVU1496
 4664 016a 5825     		movs	r5, #88
 4665 016c 4253     		strh	r2, [r0, r5]
1368:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4666              		.loc 1 1368 5 is_stmt 1 view .LVU1497
1368:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4667              		.loc 1 1368 24 is_stmt 0 view .LVU1498
 4668 016e 0235     		adds	r5, r5, #2
 4669 0170 4253     		strh	r2, [r0, r5]
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4670              		.loc 1 1371 5 is_stmt 1 view .LVU1499
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4671              		.loc 1 1371 5 view .LVU1500
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4672              		.loc 1 1371 5 view .LVU1501
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4673              		.loc 1 1371 5 view .LVU1502
 4674 0172 5C22     		movs	r2, #92
 4675              	.LVL270:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4676              		.loc 1 1371 5 is_stmt 0 view .LVU1503
 4677 0174 A535     		adds	r5, r5, #165
 4678 0176 8552     		strh	r5, [r0, r2]
 4679 0178 A332     		adds	r2, r2, #163
 4680 017a 9046     		mov	r8, r2
 4681 017c 6DE7     		b	.L407
 4682              	.L406:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4683              		.loc 1 1371 5 is_stmt 1 discriminator 8 view .LVU1504
 4684 017e 5C22     		movs	r2, #92
 4685 0180 7F25     		movs	r5, #127
 4686 0182 8552     		strh	r5, [r0, r2]
 4687 0184 2332     		adds	r2, r2, #35
 4688 0186 9046     		mov	r8, r2
 4689 0188 67E7     		b	.L407
 4690              	.LVL271:
 4691              	.L443:
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4692              		.loc 1 1359 5 view .LVU1505
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4693              		.loc 1 1359 5 view .LVU1506
 4694 018a 6826     		movs	r6, #104
 4695 018c 875D     		ldrb	r7, [r0, r6]
 4696 018e 012F     		cmp	r7, #1
 4697 0190 A6D0     		beq	.L431
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4698              		.loc 1 1359 5 view .LVU1507
 4699 0192 8555     		strb	r5, [r0, r6]
1359:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4700              		.loc 1 1359 5 view .LVU1508
1361:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 4701              		.loc 1 1361 5 view .LVU1509
1361:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxState = HAL_UART_STATE_BUSY_RX;
 4702              		.loc 1 1361 22 is_stmt 0 view .LVU1510
 4703 0194 6546     		mov	r5, ip
 4704 0196 C566     		str	r5, [r0, #108]
1362:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4705              		.loc 1 1362 5 is_stmt 1 view .LVU1511
1362:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4706              		.loc 1 1362 20 is_stmt 0 view .LVU1512
 4707 0198 2225     		movs	r5, #34
 4708 019a 0555     		strb	r5, [r0, r4]
1365:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4709              		.loc 1 1365 5 is_stmt 1 view .LVU1513
 4710              	.LBB338:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4711              		.loc 1 48 10 view .LVU1514
 4712              	.LBB322:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 4713              		.loc 1 50 2 view .LVU1515
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4714              		.loc 1 51 2 view .LVU1516
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4715              		.loc 1 51 13 is_stmt 0 view .LVU1517
 4716 019c 074C     		ldr	r4, .L452
 4717 019e A346     		mov	fp, r4
 4718 01a0 5D46     		mov	r5, fp
 4719 01a2 2468     		ldr	r4, [r4]
 4720 01a4 671C     		adds	r7, r4, #1
 4721 01a6 2F60     		str	r7, [r5]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4722              		.loc 1 51 16 is_stmt 1 view .LVU1518
 4723              	.LVL272:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4724              		.loc 1 51 16 is_stmt 0 view .LVU1519
 4725              	.LBE322:
 4726              	.LBE338:
1367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxXferCount = Size;
 4727              		.loc 1 1367 5 is_stmt 1 view .LVU1520
1367:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->RxXferCount = Size;
 4728              		.loc 1 1367 23 is_stmt 0 view .LVU1521
 4729 01a8 5825     		movs	r5, #88
 4730 01aa 4253     		strh	r2, [r0, r5]
1368:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4731              		.loc 1 1368 5 is_stmt 1 view .LVU1522
1368:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 4732              		.loc 1 1368 24 is_stmt 0 view .LVU1523
 4733 01ac 0235     		adds	r5, r5, #2
 4734 01ae 4253     		strh	r2, [r0, r5]
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4735              		.loc 1 1371 5 is_stmt 1 view .LVU1524
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4736              		.loc 1 1371 5 view .LVU1525
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4737              		.loc 1 1371 5 view .LVU1526
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4738              		.loc 1 1371 5 view .LVU1527
 4739 01b0 044A     		ldr	r2, .L452+8
 4740              	.LVL273:
1371:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     uhMask = huart->Mask;
 4741              		.loc 1 1371 5 is_stmt 0 view .LVU1528
 4742 01b2 0235     		adds	r5, r5, #2
 4743 01b4 9046     		mov	r8, r2
 4744 01b6 4253     		strh	r2, [r0, r5]
 4745 01b8 4FE7     		b	.L407
 4746              	.L453:
 4747 01ba C046     		.align	2
 4748              	.L452:
 4749 01bc 00000000 		.word	.LANCHOR0
 4750 01c0 5FFEFFFF 		.word	-417
 4751 01c4 FF010000 		.word	511
 4752              		.cfi_endproc
 4753              	.LFE50:
 4755              		.section	.text.HAL_UART_Transmit,"ax",%progbits
 4756              		.align	1
 4757              		.p2align 2,,3
 4758              		.global	HAL_UART_Transmit
 4759              		.syntax unified
 4760              		.code	16
 4761              		.thumb_func
 4762              		.fpu softvfp
 4764              	HAL_UART_Transmit:
 4765              	.LVL274:
 4766              	.LFB51:
1407:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1408:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** /**
1409:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @brief Send an amount of data in blocking mode.
1410:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param huart: UART handle.
1411:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param pData: Pointer to data buffer.
1412:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param Size: Amount of data to be sent.
1413:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @param Timeout: Timeout duration.
1414:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-
1415:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         address of user data buffer containing data to be sent, should be aligned on a half wor
1416:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
1417:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   *         use of specific alignment compilation directives or pragmas might be required to ensure
1418:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   * @retval HAL status
1419:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   */
1420:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint3
1421:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4767              		.loc 1 1421 1 is_stmt 1 view -0
 4768              		.cfi_startproc
 4769              		@ args = 0, pretend = 0, frame = 8
 4770              		@ frame_needed = 0, uses_anonymous_args = 0
1422:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 4771              		.loc 1 1422 3 view .LVU1530
1423:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint32_t tickstart = 0U;
 4772              		.loc 1 1423 3 view .LVU1531
1424:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1425:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   /* Check that a Tx process is not already ongoing */
1426:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   if(huart->gState == HAL_UART_STATE_READY)
 4773              		.loc 1 1426 3 view .LVU1532
1421:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 4774              		.loc 1 1421 1 is_stmt 0 view .LVU1533
 4775 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4776              	.LCFI17:
 4777              		.cfi_def_cfa_offset 20
 4778              		.cfi_offset 4, -20
 4779              		.cfi_offset 5, -16
 4780              		.cfi_offset 6, -12
 4781              		.cfi_offset 7, -8
 4782              		.cfi_offset 14, -4
 4783 0002 DE46     		mov	lr, fp
 4784 0004 5746     		mov	r7, r10
 4785 0006 4E46     		mov	r6, r9
 4786 0008 4546     		mov	r5, r8
 4787              		.loc 1 1426 11 view .LVU1534
 4788 000a 6924     		movs	r4, #105
1421:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 4789              		.loc 1 1421 1 view .LVU1535
 4790 000c E0B5     		push	{r5, r6, r7, lr}
 4791              	.LCFI18:
 4792              		.cfi_def_cfa_offset 36
 4793              		.cfi_offset 8, -36
 4794              		.cfi_offset 9, -32
 4795              		.cfi_offset 10, -28
 4796              		.cfi_offset 11, -24
 4797              		.loc 1 1426 11 view .LVU1536
 4798 000e 045D     		ldrb	r4, [r0, r4]
1421:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   uint16_t* tmp;
 4799              		.loc 1 1421 1 view .LVU1537
 4800 0010 83B0     		sub	sp, sp, #12
 4801              	.LCFI19:
 4802              		.cfi_def_cfa_offset 48
 4803              		.loc 1 1426 5 view .LVU1538
 4804 0012 202C     		cmp	r4, #32
 4805 0014 00D0     		beq	.LCB4521
 4806 0016 95E0     		b	.L482	@long jump
 4807              	.LCB4521:
1427:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1428:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if((pData == NULL ) || (Size == 0U))
 4808              		.loc 1 1428 5 is_stmt 1 view .LVU1539
 4809              		.loc 1 1428 7 is_stmt 0 view .LVU1540
 4810 0018 0029     		cmp	r1, #0
 4811 001a 61D0     		beq	.L481
 4812              		.loc 1 1428 25 discriminator 1 view .LVU1541
 4813 001c 002A     		cmp	r2, #0
 4814 001e 5FD0     		beq	.L481
1429:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1430:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       return  HAL_ERROR;
1431:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1432:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1433:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
1434:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        should be aligned on a u16 frontier, as data to be filled into TDR will be 
1435:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****        handled through a u16 cast. */
1436:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 4815              		.loc 1 1436 5 is_stmt 1 view .LVU1542
 4816              		.loc 1 1436 21 is_stmt 0 view .LVU1543
 4817 0020 8468     		ldr	r4, [r0, #8]
 4818 0022 A446     		mov	ip, r4
 4819              		.loc 1 1436 8 view .LVU1544
 4820 0024 8024     		movs	r4, #128
 4821 0026 6401     		lsls	r4, r4, #5
 4822 0028 A445     		cmp	ip, r4
 4823 002a 54D0     		beq	.L505
 4824              	.L456:
1437:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1438:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if((((uint32_t)pData)&1U) != 0U)
1439:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1440:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return  HAL_ERROR;
1441:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1442:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1443:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1444:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Process Locked */
1445:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_LOCK(huart);
 4825              		.loc 1 1445 5 is_stmt 1 view .LVU1545
 4826              		.loc 1 1445 5 view .LVU1546
 4827 002c 6824     		movs	r4, #104
 4828 002e 055D     		ldrb	r5, [r0, r4]
 4829 0030 012D     		cmp	r5, #1
 4830 0032 00D1     		bne	.LCB4540
 4831 0034 86E0     		b	.L482	@long jump
 4832              	.LCB4540:
 4833              		.loc 1 1445 5 discriminator 2 view .LVU1547
 4834 0036 0125     		movs	r5, #1
 4835 0038 0555     		strb	r5, [r0, r4]
 4836              		.loc 1 1445 5 discriminator 2 view .LVU1548
1446:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1447:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->ErrorCode = HAL_UART_ERROR_NONE;
 4837              		.loc 1 1447 5 discriminator 2 view .LVU1549
 4838              		.loc 1 1447 22 is_stmt 0 discriminator 2 view .LVU1550
 4839 003a 0024     		movs	r4, #0
1448:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->gState = HAL_UART_STATE_BUSY_TX;
 4840              		.loc 1 1448 19 discriminator 2 view .LVU1551
 4841 003c 2035     		adds	r5, r5, #32
1447:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->gState = HAL_UART_STATE_BUSY_TX;
 4842              		.loc 1 1447 22 discriminator 2 view .LVU1552
 4843 003e C466     		str	r4, [r0, #108]
 4844              		.loc 1 1448 5 is_stmt 1 discriminator 2 view .LVU1553
 4845              		.loc 1 1448 19 is_stmt 0 discriminator 2 view .LVU1554
 4846 0040 6934     		adds	r4, r4, #105
 4847 0042 0555     		strb	r5, [r0, r4]
1449:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1450:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Init tickstart for timeout managment*/
1451:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     tickstart = HAL_GetTick();
 4848              		.loc 1 1451 5 is_stmt 1 discriminator 2 view .LVU1555
 4849              	.LBB349:
 4850              	.LBI349:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4851              		.loc 1 48 10 discriminator 2 view .LVU1556
 4852              	.LBB350:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 4853              		.loc 1 50 2 discriminator 2 view .LVU1557
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4854              		.loc 1 51 2 discriminator 2 view .LVU1558
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4855              		.loc 1 51 13 is_stmt 0 discriminator 2 view .LVU1559
 4856 0044 4C4C     		ldr	r4, .L509
 4857 0046 A346     		mov	fp, r4
 4858 0048 5D46     		mov	r5, fp
 4859 004a 2468     		ldr	r4, [r4]
 4860 004c 0194     		str	r4, [sp, #4]
 4861 004e 0134     		adds	r4, r4, #1
 4862 0050 0094     		str	r4, [sp]
 4863 0052 2C60     		str	r4, [r5]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4864              		.loc 1 51 16 is_stmt 1 discriminator 2 view .LVU1560
 4865              	.LVL275:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 4866              		.loc 1 51 16 is_stmt 0 discriminator 2 view .LVU1561
 4867              	.LBE350:
 4868              	.LBE349:
1452:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1453:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->TxXferSize = Size;
 4869              		.loc 1 1453 5 is_stmt 1 discriminator 2 view .LVU1562
 4870              		.loc 1 1453 23 is_stmt 0 discriminator 2 view .LVU1563
 4871 0054 5024     		movs	r4, #80
 4872 0056 0253     		strh	r2, [r0, r4]
1454:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->TxXferCount = Size;
 4873              		.loc 1 1454 5 is_stmt 1 discriminator 2 view .LVU1564
 4874              		.loc 1 1454 24 is_stmt 0 discriminator 2 view .LVU1565
 4875 0058 0234     		adds	r4, r4, #2
 4876 005a 0253     		strh	r2, [r0, r4]
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     while(huart->TxXferCount > 0)
 4877              		.loc 1 1455 5 is_stmt 1 discriminator 2 view .LVU1566
 4878              		.loc 1 1455 10 discriminator 2 view .LVU1567
 4879              		.loc 1 1455 16 is_stmt 0 discriminator 2 view .LVU1568
 4880 005c 025B     		ldrh	r2, [r0, r4]
 4881              	.LVL276:
 4882              	.LBB351:
 4883              	.LBB352:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4884              		.loc 1 1062 10 discriminator 2 view .LVU1569
 4885 005e 0468     		ldr	r4, [r0]
 4886              	.LBE352:
 4887              	.LBE351:
 4888              		.loc 1 1455 10 discriminator 2 view .LVU1570
 4889 0060 002A     		cmp	r2, #0
 4890 0062 21D0     		beq	.L458
 4891              	.LBB363:
 4892              	.LBB357:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4893              		.loc 1 1062 10 view .LVU1571
 4894 0064 0022     		movs	r2, #0
 4895 0066 9146     		mov	r9, r2
 4896              	.LBE357:
 4897              	.LBE363:
 4898              	.LBB364:
 4899              	.LBB365:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4900              		.loc 1 1067 26 view .LVU1572
 4901 0068 019A     		ldr	r2, [sp, #4]
 4902              	.LBE365:
 4903              	.LBE364:
1456:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       huart->TxXferCount--;
 4904              		.loc 1 1457 12 view .LVU1573
 4905 006a 5226     		movs	r6, #82
 4906              	.LBB374:
 4907              	.LBB370:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4908              		.loc 1 1067 26 view .LVU1574
 4909 006c D243     		mvns	r2, r2
 4910 006e 9246     		mov	r10, r2
 4911              	.LBE370:
 4912              	.LBE374:
1458:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
1459:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1460:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
1461:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1462:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE
 4913              		.loc 1 1462 10 view .LVU1575
 4914 0070 8022     		movs	r2, #128
 4915 0072 5201     		lsls	r2, r2, #5
 4916              	.LBB375:
 4917              	.LBB371:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4918              		.loc 1 1062 10 view .LVU1576
 4919 0074 8025     		movs	r5, #128
 4920              	.LBE371:
 4921              	.LBE375:
 4922              		.loc 1 1462 10 view .LVU1577
 4923 0076 9046     		mov	r8, r2
 4924              	.LBB376:
 4925              	.LBB358:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4926              		.loc 1 1062 10 view .LVU1578
 4927 0078 009F     		ldr	r7, [sp]
 4928              	.L468:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4929              		.loc 1 1062 10 view .LVU1579
 4930              	.LBE358:
 4931              	.LBE376:
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 4932              		.loc 1 1457 7 is_stmt 1 view .LVU1580
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 4933              		.loc 1 1457 12 is_stmt 0 view .LVU1581
 4934 007a 825B     		ldrh	r2, [r0, r6]
1457:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 4935              		.loc 1 1457 25 view .LVU1582
 4936 007c 013A     		subs	r2, r2, #1
 4937 007e 92B2     		uxth	r2, r2
 4938 0080 8253     		strh	r2, [r0, r6]
1458:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 4939              		.loc 1 1458 7 is_stmt 1 view .LVU1583
 4940              	.LVL277:
 4941              	.LBB377:
 4942              	.LBI364:
1059:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4943              		.loc 1 1059 19 view .LVU1584
 4944              	.L459:
1059:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 4945              		.loc 1 1059 19 is_stmt 0 view .LVU1585
 4946 0082 5A1C     		adds	r2, r3, #1
 4947 0084 34D1     		bne	.L462
 4948              	.L463:
 4949              	.LBB372:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4950              		.loc 1 1062 8 is_stmt 1 view .LVU1586
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4951              		.loc 1 1062 10 is_stmt 0 view .LVU1587
 4952 0086 E269     		ldr	r2, [r4, #28]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4953              		.loc 1 1062 8 view .LVU1588
 4954 0088 1542     		tst	r5, r2
 4955 008a FCD0     		beq	.L463
 4956              	.L464:
 4957              	.LVL278:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 4958              		.loc 1 1062 8 view .LVU1589
 4959              	.LBE372:
 4960              	.LBE377:
 4961              		.loc 1 1462 7 is_stmt 1 view .LVU1590
 4962              		.loc 1 1462 10 is_stmt 0 view .LVU1591
 4963 008c C445     		cmp	ip, r8
 4964 008e 50D0     		beq	.L506
 4965              	.L466:
1463:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1464:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         tmp = (uint16_t*) pData;
1465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
1466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData += 2;
1467:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1468:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       else
1469:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
1470:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 4966              		.loc 1 1470 9 is_stmt 1 view .LVU1592
 4967              	.LVL279:
 4968              		.loc 1 1470 33 is_stmt 0 view .LVU1593
 4969 0090 0A78     		ldrb	r2, [r1]
 4970              		.loc 1 1470 39 view .LVU1594
 4971 0092 0131     		adds	r1, r1, #1
 4972              	.LVL280:
 4973              		.loc 1 1470 30 view .LVU1595
 4974 0094 2285     		strh	r2, [r4, #40]
 4975              	.L467:
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4976              		.loc 1 1455 10 is_stmt 1 view .LVU1596
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4977              		.loc 1 1455 16 is_stmt 0 view .LVU1597
 4978 0096 825B     		ldrh	r2, [r0, r6]
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4979              		.loc 1 1455 10 view .LVU1598
 4980 0098 002A     		cmp	r2, #0
 4981 009a EED1     		bne	.L468
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4982              		.loc 1 1455 10 view .LVU1599
 4983 009c 4A46     		mov	r2, r9
 4984 009e 002A     		cmp	r2, #0
 4985 00a0 02D0     		beq	.L458
 4986 00a2 5A46     		mov	r2, fp
 4987 00a4 0097     		str	r7, [sp]
 4988 00a6 1760     		str	r7, [r2]
 4989              	.L458:
 4990              	.LBB378:
 4991              	.LBB359:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 4992              		.loc 1 1067 26 view .LVU1600
 4993 00a8 019A     		ldr	r2, [sp, #4]
 4994              	.LBE359:
 4995              	.LBE378:
1455:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 4996              		.loc 1 1455 10 view .LVU1601
 4997 00aa 0021     		movs	r1, #0
 4998              	.LVL281:
 4999              	.LBB379:
 5000              	.LBB360:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5001              		.loc 1 1062 10 view .LVU1602
 5002 00ac 4025     		movs	r5, #64
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5003              		.loc 1 1067 26 view .LVU1603
 5004 00ae D243     		mvns	r2, r2
 5005              	.L472:
 5006 00b0 5E1C     		adds	r6, r3, #1
 5007 00b2 49D1     		bne	.L473
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5008              		.loc 1 1062 10 view .LVU1604
 5009 00b4 4022     		movs	r2, #64
 5010              	.LVL282:
 5011              	.L474:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5012              		.loc 1 1062 8 is_stmt 1 view .LVU1605
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5013              		.loc 1 1062 10 is_stmt 0 view .LVU1606
 5014 00b6 E369     		ldr	r3, [r4, #28]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5015              		.loc 1 1062 8 view .LVU1607
 5016 00b8 1A42     		tst	r2, r3
 5017 00ba FCD0     		beq	.L474
 5018              	.L475:
 5019 00bc 0029     		cmp	r1, #0
 5020 00be 02D0     		beq	.L477
 5021 00c0 5B46     		mov	r3, fp
 5022 00c2 009A     		ldr	r2, [sp]
 5023 00c4 1A60     		str	r2, [r3]
 5024              	.L477:
 5025              	.LBE360:
 5026              	.LBE379:
1471:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
1472:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1473:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
1474:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
1475:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       return HAL_TIMEOUT;
1476:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
1477:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1478:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* At end of Tx process, restore huart->gState to Ready */
1479:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     huart->gState = HAL_UART_STATE_READY;
 5027              		.loc 1 1479 5 is_stmt 1 view .LVU1608
 5028              		.loc 1 1479 19 is_stmt 0 view .LVU1609
 5029 00c6 6923     		movs	r3, #105
 5030 00c8 2022     		movs	r2, #32
 5031 00ca C254     		strb	r2, [r0, r3]
 5032              	.LVL283:
1480:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1481:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     /* Process Unlocked */
1482:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     __HAL_UNLOCK(huart);
 5033              		.loc 1 1482 5 is_stmt 1 view .LVU1610
 5034              		.loc 1 1482 5 view .LVU1611
 5035 00cc 0022     		movs	r2, #0
 5036 00ce 013B     		subs	r3, r3, #1
 5037 00d0 C254     		strb	r2, [r0, r3]
 5038              		.loc 1 1482 5 view .LVU1612
1483:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
1484:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     return HAL_OK;
 5039              		.loc 1 1484 5 view .LVU1613
 5040              		.loc 1 1484 12 is_stmt 0 view .LVU1614
 5041 00d2 0020     		movs	r0, #0
 5042              	.LVL284:
 5043              		.loc 1 1484 12 view .LVU1615
 5044 00d4 05E0     		b	.L455
 5045              	.LVL285:
 5046              	.L505:
1436:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5047              		.loc 1 1436 56 discriminator 1 view .LVU1616
 5048 00d6 0469     		ldr	r4, [r0, #16]
 5049 00d8 002C     		cmp	r4, #0
 5050 00da A7D1     		bne	.L456
1438:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5051              		.loc 1 1438 7 is_stmt 1 view .LVU1617
1438:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5052              		.loc 1 1438 9 is_stmt 0 view .LVU1618
 5053 00dc CC07     		lsls	r4, r1, #31
 5054 00de A5D5     		bpl	.L456
 5055              	.L481:
1430:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 5056              		.loc 1 1430 15 view .LVU1619
 5057 00e0 0120     		movs	r0, #1
 5058              	.LVL286:
 5059              	.L455:
1485:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1486:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   else
1487:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
1488:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     return HAL_BUSY;
1489:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
1490:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5060              		.loc 1 1490 1 view .LVU1620
 5061 00e2 03B0     		add	sp, sp, #12
 5062              		@ sp needed
 5063 00e4 F0BC     		pop	{r4, r5, r6, r7}
 5064 00e6 BB46     		mov	fp, r7
 5065 00e8 B246     		mov	r10, r6
 5066 00ea A946     		mov	r9, r5
 5067 00ec A046     		mov	r8, r4
 5068 00ee F0BD     		pop	{r4, r5, r6, r7, pc}
 5069              	.LVL287:
 5070              	.L462:
 5071              	.LBB380:
 5072              	.LBB373:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5073              		.loc 1 1062 8 is_stmt 1 view .LVU1621
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5074              		.loc 1 1062 10 is_stmt 0 view .LVU1622
 5075 00f0 E269     		ldr	r2, [r4, #28]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5076              		.loc 1 1062 8 view .LVU1623
 5077 00f2 1542     		tst	r5, r2
 5078 00f4 CAD1     		bne	.L464
1065:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5079              		.loc 1 1065 5 is_stmt 1 view .LVU1624
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5080              		.loc 1 1067 7 view .LVU1625
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5081              		.loc 1 1067 9 is_stmt 0 view .LVU1626
 5082 00f6 002B     		cmp	r3, #0
 5083 00f8 37D0     		beq	.L507
 5084              	.LBB366:
 5085              	.LBI366:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 5086              		.loc 1 48 10 is_stmt 1 view .LVU1627
 5087              	.LBB367:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 5088              		.loc 1 50 2 view .LVU1628
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5089              		.loc 1 51 2 view .LVU1629
 5090 00fa 0122     		movs	r2, #1
 5091 00fc 9146     		mov	r9, r2
 5092              	.LBE367:
 5093              	.LBE366:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5094              		.loc 1 1067 26 is_stmt 0 view .LVU1630
 5095 00fe 5246     		mov	r2, r10
 5096              	.LBB369:
 5097              	.LBB368:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5098              		.loc 1 51 13 view .LVU1631
 5099 0100 0137     		adds	r7, r7, #1
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5100              		.loc 1 51 16 is_stmt 1 view .LVU1632
 5101              	.LBE368:
 5102              	.LBE369:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5103              		.loc 1 1067 26 is_stmt 0 view .LVU1633
 5104 0102 D219     		adds	r2, r2, r7
 5105 0104 9342     		cmp	r3, r2
 5106 0106 BCD2     		bcs	.L459
 5107              	.LVL288:
 5108              	.L503:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5109              		.loc 1 1067 26 view .LVU1634
 5110 0108 5B46     		mov	r3, fp
 5111 010a 1F60     		str	r7, [r3]
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 5112              		.loc 1 1070 9 is_stmt 1 view .LVU1635
 5113              	.LVL289:
 5114              	.L471:
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 5115              		.loc 1 1070 9 is_stmt 0 view .LVU1636
 5116              	.LBE373:
 5117              	.LBE380:
 5118              	.LBB381:
 5119              	.LBB361:
1070:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 5120              		.loc 1 1070 9 is_stmt 1 view .LVU1637
 5121 010c 2368     		ldr	r3, [r4]
 5122 010e 1B4A     		ldr	r2, .L509+4
 5123 0110 1340     		ands	r3, r2
 5124 0112 2360     		str	r3, [r4]
1071:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5125              		.loc 1 1071 9 view .LVU1638
 5126 0114 A368     		ldr	r3, [r4, #8]
 5127 0116 A332     		adds	r2, r2, #163
 5128 0118 FF32     		adds	r2, r2, #255
 5129 011a 9343     		bics	r3, r2
 5130 011c A360     		str	r3, [r4, #8]
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 5131              		.loc 1 1073 9 view .LVU1639
1073:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->RxState = HAL_UART_STATE_READY;
 5132              		.loc 1 1073 24 is_stmt 0 view .LVU1640
 5133 011e 2023     		movs	r3, #32
 5134 0120 6832     		adds	r2, r2, #104
 5135 0122 8354     		strb	r3, [r0, r2]
 5136              	.LVL290:
1074:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5137              		.loc 1 1074 9 is_stmt 1 view .LVU1641
1074:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 
 5138              		.loc 1 1074 24 is_stmt 0 view .LVU1642
 5139 0124 0132     		adds	r2, r2, #1
 5140 0126 8354     		strb	r3, [r0, r2]
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 5141              		.loc 1 1077 9 is_stmt 1 view .LVU1643
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 5142              		.loc 1 1077 9 view .LVU1644
 5143 0128 0022     		movs	r2, #0
 5144 012a 4833     		adds	r3, r3, #72
 5145 012c C254     		strb	r2, [r0, r3]
1077:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         return HAL_TIMEOUT;
 5146              		.loc 1 1077 9 view .LVU1645
1078:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5147              		.loc 1 1078 9 view .LVU1646
 5148              	.LBE361:
 5149              	.LBE381:
1475:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 5150              		.loc 1 1475 14 is_stmt 0 view .LVU1647
 5151 012e 0320     		movs	r0, #3
 5152              	.LVL291:
1475:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     }
 5153              		.loc 1 1475 14 view .LVU1648
 5154 0130 D7E7     		b	.L455
 5155              	.LVL292:
 5156              	.L506:
1462:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5157              		.loc 1 1462 58 discriminator 1 view .LVU1649
 5158 0132 0269     		ldr	r2, [r0, #16]
 5159 0134 002A     		cmp	r2, #0
 5160 0136 ABD1     		bne	.L466
1464:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 5161              		.loc 1 1464 9 is_stmt 1 view .LVU1650
 5162              	.LVL293:
1465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData += 2;
 5163              		.loc 1 1465 9 view .LVU1651
1465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData += 2;
 5164              		.loc 1 1465 38 is_stmt 0 view .LVU1652
 5165 0138 0A88     		ldrh	r2, [r1]
1466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5166              		.loc 1 1466 15 view .LVU1653
 5167 013a 0231     		adds	r1, r1, #2
 5168              	.LVL294:
1465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData += 2;
 5169              		.loc 1 1465 38 view .LVU1654
 5170 013c D205     		lsls	r2, r2, #23
 5171 013e D20D     		lsrs	r2, r2, #23
1465:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****         pData += 2;
 5172              		.loc 1 1465 30 view .LVU1655
 5173 0140 2285     		strh	r2, [r4, #40]
1466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5174              		.loc 1 1466 9 is_stmt 1 view .LVU1656
 5175              	.LVL295:
1466:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       }
 5176              		.loc 1 1466 15 is_stmt 0 view .LVU1657
 5177 0142 A8E7     		b	.L467
 5178              	.LVL296:
 5179              	.L482:
1488:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 5180              		.loc 1 1488 12 view .LVU1658
 5181 0144 0220     		movs	r0, #2
 5182              	.LVL297:
1488:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   }
 5183              		.loc 1 1488 12 view .LVU1659
 5184 0146 CCE7     		b	.L455
 5185              	.LVL298:
 5186              	.L473:
 5187              	.LBB382:
 5188              	.LBB362:
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5189              		.loc 1 1062 8 is_stmt 1 view .LVU1660
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5190              		.loc 1 1062 10 is_stmt 0 view .LVU1661
 5191 0148 E669     		ldr	r6, [r4, #28]
1062:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****   {
 5192              		.loc 1 1062 8 view .LVU1662
 5193 014a 3542     		tst	r5, r6
 5194 014c B6D1     		bne	.L475
1065:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****     {
 5195              		.loc 1 1065 5 is_stmt 1 view .LVU1663
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5196              		.loc 1 1067 7 view .LVU1664
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5197              		.loc 1 1067 9 is_stmt 0 view .LVU1665
 5198 014e 002B     		cmp	r3, #0
 5199 0150 0FD0     		beq	.L508
 5200              	.LBB353:
 5201              	.LBI353:
  48:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** {
 5202              		.loc 1 48 10 is_stmt 1 view .LVU1666
 5203              	.LBB354:
  50:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** 	return tick++;;
 5204              		.loc 1 50 2 view .LVU1667
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5205              		.loc 1 51 2 view .LVU1668
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5206              		.loc 1 51 13 is_stmt 0 view .LVU1669
 5207 0152 0099     		ldr	r1, [sp]
 5208 0154 0131     		adds	r1, r1, #1
 5209 0156 0E00     		movs	r6, r1
 5210              	.LBE354:
 5211              	.LBE353:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5212              		.loc 1 1067 26 view .LVU1670
 5213 0158 9619     		adds	r6, r2, r6
 5214              	.LBB356:
 5215              	.LBB355:
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5216              		.loc 1 51 13 view .LVU1671
 5217 015a 0091     		str	r1, [sp]
  51:.././hal/stm32f0/stm32f0_hal_lowlevel.c **** }
 5218              		.loc 1 51 16 is_stmt 1 view .LVU1672
 5219 015c 0121     		movs	r1, #1
 5220              	.LBE355:
 5221              	.LBE356:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5222              		.loc 1 1067 26 is_stmt 0 view .LVU1673
 5223 015e B342     		cmp	r3, r6
 5224 0160 A6D2     		bcs	.L472
 5225              	.L504:
 5226 0162 5B46     		mov	r3, fp
 5227              	.LVL299:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5228              		.loc 1 1067 26 view .LVU1674
 5229 0164 009A     		ldr	r2, [sp]
 5230 0166 1A60     		str	r2, [r3]
 5231 0168 D0E7     		b	.L471
 5232              	.LVL300:
 5233              	.L507:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5234              		.loc 1 1067 26 view .LVU1675
 5235 016a 4B46     		mov	r3, r9
 5236              	.LVL301:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5237              		.loc 1 1067 26 view .LVU1676
 5238 016c 002B     		cmp	r3, #0
 5239 016e CBD1     		bne	.L503
 5240 0170 CCE7     		b	.L471
 5241              	.LVL302:
 5242              	.L508:
1067:.././hal/stm32f0/stm32f0_hal_lowlevel.c ****       {
 5243              		.loc 1 1067 26 view .LVU1677
 5244 0172 0029     		cmp	r1, #0
 5245 0174 F5D1     		bne	.L504
 5246 0176 C9E7     		b	.L471
 5247              	.L510:
 5248              		.align	2
 5249              	.L509:
 5250 0178 00000000 		.word	.LANCHOR0
 5251 017c 5FFEFFFF 		.word	-417
 5252              	.LBE362:
 5253              	.LBE382:
 5254              		.cfi_endproc
 5255              	.LFE51:
 5257              		.global	SystemCoreClock
 5258              		.section	.rodata
 5259              		.align	2
 5260              		.set	.LANCHOR2,. + 0
 5263              	CSWTCH.25:
 5264 0000 04       		.byte	4
 5265 0001 08       		.byte	8
 5266 0002 02       		.byte	2
 5267              		.data
 5268              		.align	2
 5269              		.set	.LANCHOR1,. + 0
 5272              	SystemCoreClock:
 5273 0000 00127A00 		.word	8000000
 5274              		.bss
 5275              		.align	2
 5276              		.set	.LANCHOR0,. + 0
 5279              	tick.0:
 5280 0000 00000000 		.space	4
 5281              		.text
 5282              	.Letext0:
 5283              		.file 2 "c:\\users\\alexb\\chipwh~1\\cw\\home\\portable\\armgcc\\arm-none-eabi\\include\\machine\\
 5284              		.file 3 "c:\\users\\alexb\\chipwh~1\\cw\\home\\portable\\armgcc\\arm-none-eabi\\include\\sys\\_std
 5285              		.file 4 ".././hal/stm32f0/CMSIS/device/stm32f030x6.h"
 5286              		.file 5 ".././hal/stm32f0/CMSIS/device/stm32f0xx.h"
 5287              		.file 6 ".././hal/stm32f0/stm32f0xx_hal_def.h"
 5288              		.file 7 ".././hal/stm32f0/stm32f0xx_hal_rcc.h"
 5289              		.file 8 ".././hal/stm32f0/stm32f0xx_hal_rcc_ex.h"
 5290              		.file 9 ".././hal/stm32f0/stm32f0xx_hal_gpio.h"
 5291              		.file 10 ".././hal/stm32f0/stm32f0xx_hal_dma.h"
 5292              		.file 11 ".././hal/stm32f0/stm32f0xx_hal_uart.h"
 5293              		.file 12 ".././hal/stm32f0/CMSIS/device/system_stm32f0xx.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0_hal_lowlevel.c
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:16     .text.HAL_GetTick:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:25     .text.HAL_GetTick:00000000 HAL_GetTick
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:49     .text.HAL_GetTick:0000000c $d
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:54     .text.HAL_RCC_GetSysClockFreq:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:62     .text.HAL_RCC_GetSysClockFreq:00000000 HAL_RCC_GetSysClockFreq
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:80     .text.HAL_RCC_GetPCLK1Freq:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:88     .text.HAL_RCC_GetPCLK1Freq:00000000 HAL_RCC_GetPCLK1Freq
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:102    .text.HAL_RCC_GetPCLK2Freq:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:110    .text.HAL_RCC_GetPCLK2Freq:00000000 HAL_RCC_GetPCLK2Freq
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:124    .text.HAL_RCC_OscConfig:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:132    .text.HAL_RCC_OscConfig:00000000 HAL_RCC_OscConfig
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:1209   .text.HAL_RCC_OscConfig:00000318 $d
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:1218   .text.HAL_RCC_OscConfig:00000334 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:1841   .text.HAL_RCC_OscConfig:000004f0 $d
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:1853   .text.HAL_RCC_ClockConfig:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:1861   .text.HAL_RCC_ClockConfig:00000000 HAL_RCC_ClockConfig
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:2273   .text.HAL_RCC_ClockConfig:00000164 $d
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:2283   .text.HAL_RCCEx_PeriphCLKConfig:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:2291   .text.HAL_RCCEx_PeriphCLKConfig:00000000 HAL_RCCEx_PeriphCLKConfig
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:2662   .text.HAL_RCCEx_PeriphCLKConfig:00000140 $d
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:2674   .text.HAL_GPIO_Init:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:2682   .text.HAL_GPIO_Init:00000000 HAL_GPIO_Init
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:3231   .text.HAL_GPIO_Init:000001d4 $d
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:3241   .text.HAL_GPIO_WritePin:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:3249   .text.HAL_GPIO_WritePin:00000000 HAL_GPIO_WritePin
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:3280   .text.UART_WaitOnFlagUntilTimeout:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:3288   .text.UART_WaitOnFlagUntilTimeout:00000000 UART_WaitOnFlagUntilTimeout
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:3459   .text.UART_WaitOnFlagUntilTimeout:00000094 $d
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:3465   .text.UART_CheckIdleState:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:3473   .text.UART_CheckIdleState:00000000 UART_CheckIdleState
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:3514   .text.UART_SetConfig:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:3522   .text.UART_SetConfig:00000000 UART_SetConfig
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:3793   .text.UART_SetConfig:000000ec $d
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:3804   .text.HAL_UART_Init:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:3812   .text.HAL_UART_Init:00000000 HAL_UART_Init
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:4200   .text.HAL_UART_Init:00000138 $d
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:4215   .text.HAL_UART_Receive:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:4223   .text.HAL_UART_Receive:00000000 HAL_UART_Receive
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:4749   .text.HAL_UART_Receive:000001bc $d
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:4756   .text.HAL_UART_Transmit:00000000 $t
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:4764   .text.HAL_UART_Transmit:00000000 HAL_UART_Transmit
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:5250   .text.HAL_UART_Transmit:00000178 $d
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:5272   .data:00000000 SystemCoreClock
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:5259   .rodata:00000000 $d
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:5263   .rodata:00000000 CSWTCH.25
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:5268   .data:00000000 $d
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:5275   .bss:00000000 $d
C:\Users\alexb\AppData\Local\Temp\cciNHhAf.s:5279   .bss:00000000 tick.0

UNDEFINED SYMBOLS
__aeabi_uidiv
