SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/cont_adder_top.sv
TOPLEVEL        = continuous_adder
MODULE          = test_cont_adder
PYTHONPATH      = /src
HASH            = 23-enhance-rtl-with-dual-thresholds-weighted-inputs-configurable-modes-and-averaging