{"vcs1":{"timestamp_begin":1747826538.035990054, "rt":11.67, "ut":11.69, "st":0.70}}
{"vcselab":{"timestamp_begin":1747826549.778805431, "rt":0.38, "ut":0.24, "st":0.13}}
{"link":{"timestamp_begin":1747826550.217341098, "rt":0.40, "ut":0.19, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747826537.402693097}
{"VCS_COMP_START_TIME": 1747826537.402693097}
{"VCS_COMP_END_TIME": 1747826550.761955545}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 495208}}
{"vcselab": {"peak_mem": 183888}}
