m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/intelFPGA_lite/verilog
vtest
Z0 !s110 1635778480
!i10b 1
!s100 KPkhodI;3ejlV[_IMkhFz1
I;Ni^2iYC1Cc?KHE9V:Y5]1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/intelFPGA_lite/test
w1635778274
8D:/intelFPGA_lite/test/test.v
FD:/intelFPGA_lite/test/test.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1635778480.000000
!s107 D:/intelFPGA_lite/test/test.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/intelFPGA_lite/test/test.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vtest_
R0
!i10b 1
!s100 >SkGa_7[QW0_W=MB8M]:j2
IbiePR7O6O4D0b?eEEfP_F0
R1
R2
w1635778331
8D:/intelFPGA_lite/test/test_.v
FD:/intelFPGA_lite/test/test_.v
L0 2
R3
r1
!s85 0
31
R4
!s107 D:/intelFPGA_lite/test/test_.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/intelFPGA_lite/test/test_.v|
!i113 1
R5
R6
