Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 27 10:52:33 2025
| Host         : Adibas-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   102 |
| Unused register locations in slices containing registers |   188 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            8 |
|      4 |            2 |
|      6 |            1 |
|      8 |           19 |
|     10 |            3 |
|     12 |            8 |
|     14 |            2 |
|    16+ |           59 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             722 |          131 |
| No           | No                    | Yes                    |              58 |            8 |
| No           | Yes                   | No                     |             866 |          163 |
| Yes          | No                    | No                     |             416 |           54 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |            1624 |          286 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                Enable Signal                                                                                               |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                    |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              2 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                              |                1 |              2 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       |                                                                                                                                                       |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1_n_0                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                            |                                                                                                                                                       |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                          | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                        |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                           | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                1 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/p_3_out                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                        | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2_n_0                                                                                                           | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                              |                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                      | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_1_out                                                                          |                1 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                       |                1 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                    |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[30]                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                      |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                       |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                   | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_hit_reg[0]                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                      |                3 |             10 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                           |                                                                                                                                                       |                3 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                           |                                                                                                                                                       |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                      |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |             12 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                       |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                       | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                        |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                 |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                       |                1 |             16 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                       |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                       |                1 |             16 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                       |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |             16 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                       |                                                                                                                                                       |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                      | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                 |                3 |             16 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                            | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Lcr[7]_i_1_n_0                                                                                                                        | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                  | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/p_92_in                                                                                                                               | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                       |                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                     | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                 |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                              | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                 |                2 |             16 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                       |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                 | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                  |                2 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                 |                2 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                             |                                                                                                                                                       |                2 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                    |                2 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                    | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                 |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                5 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                       | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |                8 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                        | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                 |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                 |                4 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                8 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                4 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/PmodBT2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                      |                7 |             44 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                 |                5 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |                8 |             52 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                5 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                      |                4 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               10 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                 |               10 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |               15 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                8 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                |                                                                                                                                                       |                5 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |               15 |             64 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                       |               12 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                       |                5 |             66 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           |                                                                                                                                                       |               13 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/PmodBT2_0/inst/axi_uart16550_0/U0/bus2ip_reset_int_core                                                                                    |               18 |             94 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                 |               16 |            112 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               23 |            122 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                              |                                                                                                                                                       |               11 |            150 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                            |                                                                                                                                                       |               29 |            160 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[31]                                                                                                                 |                                                                                                                                                       |               16 |            256 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               71 |            296 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               96 |            436 |
|  design_1_i/clk_wiz_0/inst/clk_out1                         |                                                                                                                                                                                                            |                                                                                                                                                       |              107 |            590 |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


