// Seed: 3384827443
module module_0;
  logic [1 'b0 : -1] id_1;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1
);
  always @(*) force id_0 = 1 - id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  input wire id_8;
  or primCall (id_1, id_10, id_5, id_6, id_7, id_8, id_9);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output tri id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  assign id_4 = 1 == -1;
endmodule
