Charles J. Alpert , Anirudh Devgan , Stephen T. Quay, Buffer insertion for noise and delay optimization, Proceedings of the 35th annual Design Automation Conference, p.362-367, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277145]
Murat R. Becer , David Blaauw , Ilan Algor , Rajendran Panda , Chanhee Oh , Vladimir Zolotov , Ibrahim N. Hajj, Post-route gate sizing for crosstalk noise reduction, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776071]
Chung-Ping Chen , C. C.N. Chu , D. F. Wong, Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.7, p.1014-1025, November 2006[doi>10.1109/43.771182]
Thomas H. Cormen , Clifford Stein , Ronald L. Rivest , Charles E. Leiserson, Introduction to Algorithms, McGraw-Hill Higher Education, 2001
Elmore, W. C. 1948. The transient response of damped linear networks with particular regard to wide band amplifiers. J. Appl. Phy. 19, 1, 55--63.
Tong Gao , C. L. Liu, Minimum crosstalk channel routing, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.692-696, November 07-11, 1993, Santa Clara, California, USA
Masanori Hashimoto , Masao Takahashi , Hidetoshi Onodera, Crosstalk noise optimization by post-layout transistor sizing, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA[doi>10.1145/505388.505420]
Frederick S. Hillier , Gerald J. Lieberman, Introduction to operations research, 4th ed., Holden-Day, Inc., San Francisco, CA, 1986
I. H.-R. Jiang , Yao-Wen Chang , Jing-Yang Jou, Crosstalk-driven interconnect optimization by simultaneous gate and wire sizing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.9, p.999-1010, November 2006[doi>10.1109/43.863640]
A. B. Kahng , Y. C. Pati, Subwavelength optical lithography: challenges and impact on physical design, Proceedings of the 1999 international symposium on Physical design, p.112-119, April 12-14, 1999, Monterey, California, USA[doi>10.1145/299996.300035]
Malik, S., Sentovich, E., Brayton, R. K., and Sangiovanni-Vincentelli, A. 1991. Retiming and resynthesis: Optimization of sequential networks with combinational techniques. IEEE Trans. Comput.-Aid. Des. Integ. Circ. Syst. 10, 1 (Jan.), 84--94.
Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Prashant Saxena , C. L. Liu, Crosstalk minimization using wire perturbations, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.100-103, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309887]
Semiconductor Industry Association 1999. National Technology Roadmap for Semiconductors.
D. Sinha , Hai Zhou, Gate sizing for crosstalk reduction under timing constraints by Lagrangian relaxation, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.14-19, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382535]
Debjit Sinha , Hai Zhou , Chris C. N. Chu, Optimal gate sizing for coupling-noise reduction, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981104]
Winston, W. L. 1994. Operations Research: Applications and Algorithms, 3rd Ed. Thomson Publishing.
Tianpei Zhang , Sachin S. Sapatnekar, Simultaneous Shield and Buffer Insertion for Crosstalk Noise Reduction in Global Routing, Proceedings of the IEEE International Conference on Computer Design, p.93-98, October 11-13, 2004
