0.6
2017.4
Dec 15 2017
21:07:18
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/alu_16bit_tb.vhd,1520420517,vhdl,,,,alu_16bit_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/alu_tb.vhd,1520419094,vhdl,,,,alu_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/arithmetic_unit_tb.vhd,1520417233,vhdl,,,,arithmetic_unit_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/datapath_tb.vhd,1520422483,vhdl,,,,datapath_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/decoder_3to8_tb.vhd,1520254325,vhdl,,,,decoder_3to8_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/full_adder_tb.vhd,1520255484,vhdl,,,,full_adder_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/function_unit_tb.vhd,1520415858,vhdl,,,,function_unit_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/logic_unit_ab_tb.vhd,1520368163,vhdl,,,,logic_unit_ab_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/logic_unit_b_tb.vhd,1520369533,vhdl,,,,logic_unit_b_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/logic_unit_tb.vhd,1520417831,vhdl,,,,logic_unit_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/mux2_16bit_tb.vhd,1520251646,vhdl,,,,mux2_16bit_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/mux2_1bit_tb.vhd,1520366862,vhdl,,,,mux2_1bit_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/mux8_16bit_tb.vhd,1520251932,vhdl,,,,mux8_16bit_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/reg16_tb.vhd,1520250799,vhdl,,,,reg16_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/register_file_tb.vhd,1520277706,vhdl,,,,register_file_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/ripple_adder_16bit_tb.vhd,1520284001,vhdl,,,,ripple_adder_16bit_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/shifter_16bit_tb.vhd,1520257312,vhdl,,,,shifter_16bit_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/shifter_tb.vhd,1520257020,vhdl,,,,shifter_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sim_1/new/zero_detect_tb.vhd,1520338331,vhdl,,,,zero_detect_tb,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/16_bit_ripple_adder.vhd,1520339880,vhdl,,,,ripple_adder_16bit,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/alu.vhd,1520416096,vhdl,,,,alu,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/alu_16bit.vhd,1520416227,vhdl,,,,alu_16bit,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/arithmetic_unit.vhd,1520416325,vhdl,,,,arithmetic_unit,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/datapath.vhd,1520415859,vhdl,,,,datapath,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/decoder_3to8.vhd,1520415860,vhdl,,,,decoder_3to8,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/full_adder.vhd,1520415860,vhdl,,,,full_adder,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/function_unit.vhd,1520416407,vhdl,,,,function_unit,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/logic_unit.vhd,1520416364,vhdl,,,,logic_unit,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/logic_unit_ab.vhd,1520364880,vhdl,,,,logic_unit_ab,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/logic_unit_b.vhd,1520371340,vhdl,,,,logic_unit_b,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/mux2_16bit.vhd,1520415860,vhdl,,,,mux2_16bit,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/mux2_1bit.vhd,1520419128,vhdl,,,,mux2_1bit,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/mux8_16bit.vhd,1520415860,vhdl,,,,mux8_16bit,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/reg16.vhd,1520415860,vhdl,,,,reg16,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/register_file.vhd,1520415860,vhdl,,,,register_file,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/shifter.vhd,1520415861,vhdl,,,,shifter,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/shifter_16bit.vhd,1520415861,vhdl,,,,shifter_16bit,,,,,,,,
U:/comp_arch_assignment2/assignment2/vivado_project/vivado_project.srcs/sources_1/new/zero_detect.vhd,1520415861,vhdl,,,,zero_detect,,,,,,,,
