Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 27 23:37:34 2017
| Host         : MANOVELLA4169 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/datadevnull_timing_routed.rpt
| Design       : datadevnull
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.588        0.000                      0                  201        0.136        0.000                      0                  201        1.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.588        0.000                      0                  201        0.136        0.000                      0                  201        1.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 grp_devnull_fu_34/max_V_reg_70_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            ap_reg_grp_devnull_fu_34_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 1.984ns (57.852%)  route 1.445ns (42.148%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 5.536 - 4.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.714     1.714    grp_devnull_fu_34/ap_clk
    SLICE_X4Y54          FDRE                                         r  grp_devnull_fu_34/max_V_reg_70_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.478     2.192 r  grp_devnull_fu_34/max_V_reg_70_reg[5]/Q
                         net (fo=1, routed)           0.971     3.163    grp_devnull_fu_34/max_V_reg_70[5]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.301     3.464 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry_i_3/O
                         net (fo=1, routed)           0.000     3.464    grp_devnull_fu_34/exitcond_fu_54_p2_carry_i_3_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.014 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.014    grp_devnull_fu_34/exitcond_fu_54_p2_carry_n_0
    SLICE_X2Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.128 r  grp_devnull_fu_34/exitcond_fu_54_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.128    grp_devnull_fu_34/exitcond_fu_54_p2_carry__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.356 f  grp_devnull_fu_34/exitcond_fu_54_p2_carry__1/CO[2]
                         net (fo=5, routed)           0.474     4.830    grp_devnull_fu_34/exitcond_fu_54_p2
    SLICE_X4Y57          LUT4 (Prop_lut4_I0_O)        0.313     5.143 r  grp_devnull_fu_34/ap_reg_grp_devnull_fu_34_ap_start_i_1/O
                         net (fo=1, routed)           0.000     5.143    grp_devnull_fu_34_n_1
    SLICE_X4Y57          FDRE                                         r  ap_reg_grp_devnull_fu_34_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=104, unset)          1.536     5.536    ap_clk
    SLICE_X4Y57          FDRE                                         r  ap_reg_grp_devnull_fu_34_ap_start_reg/C
                         clock pessimism              0.152     5.688    
                         clock uncertainty           -0.035     5.653    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.079     5.732    ap_reg_grp_devnull_fu_34_ap_start_reg
  -------------------------------------------------------------------
                         required time                          5.732    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  0.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 grp_devnull_fu_34/counter_V_reg_83_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            grp_devnull_fu_34/t_V_reg_43_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.579     0.579    grp_devnull_fu_34/ap_clk
    SLICE_X3Y58          FDRE                                         r  grp_devnull_fu_34/counter_V_reg_83_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     0.720 r  grp_devnull_fu_34/counter_V_reg_83_reg[26]/Q
                         net (fo=1, routed)           0.058     0.778    grp_devnull_fu_34/params_V_Din_A[26]
    SLICE_X2Y58          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=104, unset)          0.848     0.848    grp_devnull_fu_34/ap_clk
    SLICE_X2Y58          FDRE                                         r  grp_devnull_fu_34/t_V_reg_43_reg[26]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X2Y58          FDRE (Hold_fdre_C_D)         0.047     0.642    grp_devnull_fu_34/t_V_reg_43_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDSE/C   n/a            1.000         4.000       3.000      SLICE_X4Y57  ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.000       1.500      SLICE_X4Y57  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.000       1.500      SLICE_X4Y56  grp_devnull_fu_34/ap_CS_fsm_reg[0]/C



