[connectivity]
sp=sbl_ln_32_opt_accel_1.img_update_0_read_pipe0:DDR[0]
sp=sbl_ln_32_opt_accel_1.sbl_ln_32_update_0_write_pipe0:DDR[1]
