// Seed: 233200316
module module_0 ();
  logic id_1;
  initial begin : LABEL_0
    id_1 <= id_1;
    id_1 <= id_1;
  end
endmodule
module module_1 #(
    parameter id_18 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18
);
  inout wire _id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output reg id_13;
  inout wire id_12;
  input wire id_11;
  output logic [7:0] id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output reg id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_10[id_18] = id_3[-1] ^ -1'h0;
  wire id_19;
  ;
  always @(-1) id_5 = id_8;
  always @(1 or posedge id_15) begin : LABEL_0
    id_13 = id_6;
  end
endmodule
