{
  "processor": "U80701",
  "manufacturer": "VEB Mikroelektronik Erfurt/Frankfurt(Oder) (East Germany/DDR)",
  "year": 1989,
  "schema_version": "1.0",
  "source": "Limited DDR semiconductor documentation; best-effort reconstruction from project specifications",
  "timing_notes": "East German 32-bit microprocessor project, cancelled with German reunification in 1990. Limited documentation survives. Designed as a CISC 32-bit processor with some RISC influences. 10 MHz clock target. Instruction set was reportedly influenced by both Motorola 68020 and the PDP-11 tradition. Timing values are best-effort estimates based on contemporary 32-bit designs and the limited available information.",
  "instruction_count": 40,
  "instructions": [
    {"mnemonic": "MOV.L", "operands": "R,R", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Move 32-bit register to register"},
    {"mnemonic": "MOV.L", "operands": "#imm,R", "bytes": 6, "cycles": 4, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "NZV", "notes": "Move 32-bit immediate to register"},
    {"mnemonic": "MOV.L", "operands": "(R),R", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "NZV", "notes": "Load 32-bit from memory"},
    {"mnemonic": "MOV.L", "operands": "R,(R)", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "", "notes": "Store 32-bit to memory"},
    {"mnemonic": "MOV.L", "operands": "disp(R),R", "bytes": 4, "cycles": 6, "category": "data_transfer", "addressing_mode": "indexed", "flags_affected": "NZV", "notes": "Load with displacement"},
    {"mnemonic": "MOV.W", "operands": "R,R", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Move 16-bit"},
    {"mnemonic": "MOV.B", "operands": "R,R", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Move 8-bit"},
    {"mnemonic": "CLR.L", "operands": "R", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Clear 32-bit register"},
    {"mnemonic": "LEA", "operands": "addr,R", "bytes": 4, "cycles": 4, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "", "notes": "Load effective address"},
    {"mnemonic": "PUSH", "operands": "R", "bytes": 2, "cycles": 4, "category": "stack", "addressing_mode": "register", "flags_affected": "", "notes": "Push to stack"},
    {"mnemonic": "POP", "operands": "R", "bytes": 2, "cycles": 4, "category": "stack", "addressing_mode": "register", "flags_affected": "", "notes": "Pop from stack"},
    {"mnemonic": "ADD.L", "operands": "R,R", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Add 32-bit"},
    {"mnemonic": "ADD.L", "operands": "#imm,R", "bytes": 6, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZVC", "notes": "Add 32-bit immediate"},
    {"mnemonic": "ADD.L", "operands": "(R),R", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "NZVC", "notes": "Add from memory"},
    {"mnemonic": "SUB.L", "operands": "R,R", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Subtract 32-bit"},
    {"mnemonic": "CMP.L", "operands": "R,R", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Compare 32-bit"},
    {"mnemonic": "CMP.L", "operands": "#imm,R", "bytes": 6, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "NZVC", "notes": "Compare 32-bit immediate"},
    {"mnemonic": "AND.L", "operands": "R,R", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Logical AND"},
    {"mnemonic": "OR.L", "operands": "R,R", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Logical OR"},
    {"mnemonic": "XOR.L", "operands": "R,R", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Logical XOR"},
    {"mnemonic": "NOT.L", "operands": "R", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZV", "notes": "Bitwise complement"},
    {"mnemonic": "NEG.L", "operands": "R", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Negate"},
    {"mnemonic": "INC.L", "operands": "R", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Increment"},
    {"mnemonic": "DEC.L", "operands": "R", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Decrement"},
    {"mnemonic": "MUL.L", "operands": "R,R", "bytes": 2, "cycles": 20, "category": "multiply", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "32-bit multiply; est. 20 cycles"},
    {"mnemonic": "DIV.L", "operands": "R,R", "bytes": 2, "cycles": 40, "category": "divide", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "32-bit divide; est. 40 cycles"},
    {"mnemonic": "ASL.L", "operands": "#n,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Arithmetic shift left"},
    {"mnemonic": "ASR.L", "operands": "#n,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZVC", "notes": "Arithmetic shift right"},
    {"mnemonic": "LSR.L", "operands": "#n,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Logical shift right"},
    {"mnemonic": "ROL.L", "operands": "#n,R", "bytes": 2, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "NZC", "notes": "Rotate left"},
    {"mnemonic": "BRA", "operands": "disp", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch always"},
    {"mnemonic": "BEQ", "operands": "disp", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if equal"},
    {"mnemonic": "BNE", "operands": "disp", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if not equal"},
    {"mnemonic": "BGT", "operands": "disp", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if greater"},
    {"mnemonic": "BLT", "operands": "disp", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "", "notes": "Branch if less"},
    {"mnemonic": "JMP", "operands": "addr", "bytes": 6, "cycles": 4, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": "Jump absolute"},
    {"mnemonic": "JSR", "operands": "addr", "bytes": 6, "cycles": 6, "category": "control", "addressing_mode": "direct", "flags_affected": "", "notes": "Jump to subroutine"},
    {"mnemonic": "RTS", "operands": "", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Return from subroutine"},
    {"mnemonic": "TRAP", "operands": "#n", "bytes": 2, "cycles": 10, "category": "control", "addressing_mode": "immediate", "flags_affected": "", "notes": "System trap"},
    {"mnemonic": "NOP", "operands": "", "bytes": 2, "cycles": 2, "category": "nop", "addressing_mode": "implied", "flags_affected": "", "notes": "No operation"},
    {"mnemonic": "HALT", "operands": "", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "", "notes": "Halt processor"}
  ]
}
