<stg><name>compute_connectivity_mask</name>


<trans_list>

<trans id="21" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:3 %call_ln0 = call void @compute_connectivity_mask_Pipeline_1, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:3 %call_ln0 = call void @compute_connectivity_mask_Pipeline_1, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="11" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:4 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, i32 %edge_list, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="12" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:4 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1, i32 %edge_list, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="13" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:5 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="14" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:5 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="15" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:6 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4, i32 %connectivity_mask_final, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="16" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
codeRepl:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
codeRepl:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
codeRepl:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:6 %call_ln0 = call void @compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4, i32 %connectivity_mask_final, i32 %connectivity_mask

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="20" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0">
<![CDATA[
codeRepl:7 %ret_ln442 = ret

]]></Node>
<StgValue><ssdm name="ret_ln442"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="28" name="connectivity_mask" dir="2" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="connectivity_mask"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="29" name="edge_list" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_list"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="30" name="connectivity_mask_final" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="connectivity_mask_final"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="32" from="compute_connectivity_mask_Pipeline_1" to="call_ln0" fromId="31" toId="9">
</dataflow>
<dataflow id="33" from="connectivity_mask" to="call_ln0" fromId="28" toId="9">
</dataflow>
<dataflow id="34" from="compute_connectivity_mask_Pipeline_1" to="call_ln0" fromId="31" toId="10">
</dataflow>
<dataflow id="35" from="connectivity_mask" to="call_ln0" fromId="28" toId="10">
</dataflow>
<dataflow id="37" from="compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1" to="call_ln0" fromId="36" toId="11">
</dataflow>
<dataflow id="38" from="edge_list" to="call_ln0" fromId="29" toId="11">
</dataflow>
<dataflow id="39" from="connectivity_mask" to="call_ln0" fromId="28" toId="11">
</dataflow>
<dataflow id="40" from="compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1" to="call_ln0" fromId="36" toId="12">
</dataflow>
<dataflow id="41" from="edge_list" to="call_ln0" fromId="29" toId="12">
</dataflow>
<dataflow id="42" from="connectivity_mask" to="call_ln0" fromId="28" toId="12">
</dataflow>
<dataflow id="44" from="compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2" to="call_ln0" fromId="43" toId="13">
</dataflow>
<dataflow id="45" from="connectivity_mask" to="call_ln0" fromId="28" toId="13">
</dataflow>
<dataflow id="46" from="compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2" to="call_ln0" fromId="43" toId="14">
</dataflow>
<dataflow id="47" from="connectivity_mask" to="call_ln0" fromId="28" toId="14">
</dataflow>
<dataflow id="49" from="compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4" to="call_ln0" fromId="48" toId="15">
</dataflow>
<dataflow id="50" from="connectivity_mask_final" to="call_ln0" fromId="30" toId="15">
</dataflow>
<dataflow id="51" from="connectivity_mask" to="call_ln0" fromId="28" toId="15">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="16">
</dataflow>
<dataflow id="54" from="connectivity_mask_final" to="specmemcore_ln0" fromId="30" toId="16">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="16">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="16">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="16">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="17">
</dataflow>
<dataflow id="62" from="connectivity_mask" to="specmemcore_ln0" fromId="28" toId="17">
</dataflow>
<dataflow id="63" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="17">
</dataflow>
<dataflow id="64" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="17">
</dataflow>
<dataflow id="65" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="17">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="52" toId="18">
</dataflow>
<dataflow id="67" from="edge_list" to="specmemcore_ln0" fromId="29" toId="18">
</dataflow>
<dataflow id="68" from="StgValue_55" to="specmemcore_ln0" fromId="55" toId="18">
</dataflow>
<dataflow id="69" from="StgValue_57" to="specmemcore_ln0" fromId="57" toId="18">
</dataflow>
<dataflow id="70" from="StgValue_59" to="specmemcore_ln0" fromId="59" toId="18">
</dataflow>
<dataflow id="71" from="compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4" to="call_ln0" fromId="48" toId="19">
</dataflow>
<dataflow id="72" from="connectivity_mask_final" to="call_ln0" fromId="30" toId="19">
</dataflow>
<dataflow id="73" from="connectivity_mask" to="call_ln0" fromId="28" toId="19">
</dataflow>
</dataflows>


</stg>
