<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>MRC -- AArch32</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">MRC</h2><p id="desc"><p class="aml">Move to general-purpose register from System register. This instruction copies the value of a System register to a general-purpose register.</p><p class="aml">The System register descriptions identify valid encodings for this instruction. Other encodings are <span class="arm-defined-word">undefined</span>. For more information see <a class="armarm-xref" title="Reference to Armv8 ARM section">About the AArch32 System register interface</a> and <a class="armarm-xref" title="Reference to Armv8 ARM section">General behavior of System registers</a>.</p><p class="aml">In an implementation that includes EL2, <span class="asm-code">MRC</span> accesses to system control registers can be trapped to Hyp mode, meaning that an attempt to execute an <span class="asm-code">MRC</span> instruction in a Non-secure mode other than Hyp mode, that would be permitted in the absence of the Hyp trap controls, generates a Hyp Trap exception.  For more information, see <a class="armarm-xref" title="Reference to Armv8 ARM section">EL2 configurable instruction enables, disables, and traps</a>.</p><p class="aml">Because of the range of possible traps to Hyp mode, the <span class="asm-code">MRC</span> pseudocode does not show these possible traps.</p></p><p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t1">T1</a>
      )
      .
    </p><h3 class="classheading"><a id="a1" name="a1"></a>A1</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">!= 1111</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc1</td><td class="lr">1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">coproc&lt;0></td><td class="lr" colspan="3">opc2</td><td class="lr">1</td><td class="lr" colspan="4">CRm</td></tr><tr class="secondrow"><td class="droppedname" colspan="4">cond</td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td class="droppedname" colspan="3">coproc&lt;3:1></td><td></td><td colspan="3"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">A1</h4><p class="asm-code"><a id="MRC_A1" name="MRC_A1"></a>MRC{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} <a href="#coproc" title="System register encoding space (field &quot;coproc&lt;0>&quot;) [p14,p15]">&lt;coproc></a>, {#}<a href="#opc1" title="Opc1 parameter within the System register encoding space, in the range 0 to7 (field &quot;opc1&quot;)">&lt;opc1></a>, <a href="#rt" title="General-purpose register to be transferred or {value{APSR_nzcv}} (encoded as {binarynumber{0b1111}}) (field &quot;Rt&quot;)">&lt;Rt></a>, <a href="#crn" title="CRn parameter within the System register encoding space [c0-c15] (field &quot;CRn&quot;)">&lt;CRn></a>, <a href="#crm" title="CRm parameter within the System register encoding space [c0-c15] (field &quot;CRm&quot;)">&lt;CRm></a>{, {#}<a href="#opc2" title="Opc2 parameter within the System register encoding space, in the range 0 to7 (field &quot;opc2&quot;)">&lt;opc2></a>}</p></div><p class="pseudocode">t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);  cp = if coproc&lt;0> == '0' then 14 else 15;
<ins>// Armv8-A removes UNPREDICTABLE for R13</ins><del>// ARMv8-A removes UNPREDICTABLE for R13</del></p><h3 class="classheading"><a id="t1" name="t1"></a>T1</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc1</td><td class="lr">1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">coproc&lt;0></td><td class="lr" colspan="3">opc2</td><td class="lr">1</td><td class="lr" colspan="4">CRm</td></tr><tr class="secondrow"><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="3"></td><td></td><td colspan="4"></td><td colspan="4"></td><td class="droppedname" colspan="3">coproc&lt;3:1></td><td></td><td colspan="3"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T1</h4><p class="asm-code"><a id="MRC_T1" name="MRC_T1"></a>MRC{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c></a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q></a>} <a href="#coproc" title="System register encoding space (field &quot;coproc&lt;0>&quot;) [p14,p15]">&lt;coproc></a>, {#}<a href="#opc1" title="Opc1 parameter within the System register encoding space, in the range 0 to7 (field &quot;opc1&quot;)">&lt;opc1></a>, <a href="#rt" title="General-purpose register to be transferred or {value{APSR_nzcv}} (encoded as {binarynumber{0b1111}}) (field &quot;Rt&quot;)">&lt;Rt></a>, <a href="#crn" title="CRn parameter within the System register encoding space [c0-c15] (field &quot;CRn&quot;)">&lt;CRn></a>, <a href="#crm" title="CRm parameter within the System register encoding space [c0-c15] (field &quot;CRm&quot;)">&lt;CRm></a>{, {#}<a href="#opc2" title="Opc2 parameter within the System register encoding space, in the range 0 to7 (field &quot;opc2&quot;)">&lt;opc2></a>}</p></div><p class="pseudocode">t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);  cp = if coproc&lt;0> == '0' then 14 else 15;
<ins>// Armv8-A removes UNPREDICTABLE for R13</ins><del>// ARMv8-A removes UNPREDICTABLE for R13</del></p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;c></td><td><a id="c" name="c"></a><p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;q></td><td><a id="q" name="q"></a><p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;coproc></td><td><a id="coproc" name="coproc"></a>
        Is the System register encoding space, 
    encoded in 
    <q>coproc&lt;0></q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">coproc&lt;0></th><th class="symbol">&lt;coproc></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">p14</td></tr><tr><td class="bitfield">1</td><td class="symbol">p15</td></tr></tbody></table></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;opc1></td><td><a id="opc1" name="opc1"></a><p class="aml">Is the opc1 parameter within the System register encoding space, in the range 0 to7, encoded in the "opc1" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Rt></td><td><a id="rt" name="rt"></a><p class="aml">Is the general-purpose register to be transferred or APSR_nzcv (encoded as 0b1111), encoded in the "Rt" field. If APSR_nzcv is used, bits [31:28] of the transferred value are written to the <a class="armarm-xref" title="Reference to Armv8 ARM section">PSTATE</a> condition flags.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;CRn></td><td><a id="crn" name="crn"></a><p class="aml">Is the CRn parameter within the System register encoding space, in the range c0 to c15, encoded in the "CRn" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;CRm></td><td><a id="crm" name="crm"></a><p class="aml">Is the CRm parameter within the System register encoding space, in the range c0 to c15, encoded in the "CRm" field.</p></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;opc2></td><td><a id="opc2" name="opc2"></a><p class="aml">Is the opc2 parameter within the System register encoding space, in the range 0 to7, encoded in the "opc2" field.</p></td></tr></table></div><p class="syntax-notes"><p class="aml">The possible values of { &lt;coproc>, &lt;opc1>, &lt;CRn>, &lt;CRm>, &lt;opc2> } encode the entire System register and System instruction encoding space. Not all of this space is allocated, and the System register and System instruction descriptions identify the allocated encodings.</p></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
<ins>    EncodingSpecificOperations();
    bits(32) value =</ins><del>    EncodingSpecificOperations();</del> <a href="shared_pseudocode.html#AArch32.CheckSystemAccess.2" title="function: AArch32.CheckSystemAccess(integer cp_num, bits(32) instr)"><del>AArch32.CheckSystemAccess</del></a><del>(cp, </del><a href="shared_pseudocode.html#impl-shared.ThisInstr.0" title="function: bits(32) ThisInstr()"><del>ThisInstr</del></a><del>());
    bits(32) value = </del><a href="shared_pseudocode.html#AArch32.SysRegRead.2" title="function: bits(32) AArch32.SysRegRead(integer cp_num, bits(32) instr)">AArch32.SysRegRead</a>(cp, <a href="shared_pseudocode.html#impl-shared.ThisInstr.0" title="function: bits(32) ThisInstr()">ThisInstr</a>());
    if t != 15 then
        <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[t] = value;
    elsif <a href="shared_pseudocode.html#AArch32.SysRegReadCanWriteAPSR.2" title="function: boolean AArch32.SysRegReadCanWriteAPSR(integer cp_num, bits(32) instr)">AArch32.SysRegReadCanWriteAPSR</a>(cp, <a href="shared_pseudocode.html#impl-shared.ThisInstr.0" title="function: bits(32) ThisInstr()">ThisInstr</a>()) then
        PSTATE.&lt;N,Z,C,V> = value&lt;31:28>;
        // value&lt;27:0> are not used.
    else
        PSTATE.&lt;N,Z,C,V> = bits(4) UNKNOWN;</p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa <ins>v00_88</ins><del>v00_87</del>, pseudocode <ins>v85-xml-00bet9_rc1_1</ins><del>v85-xml-00bet8_rc3</del>
      ; Build timestamp: <ins>2018-12-12T12</ins><del>2018-09-13T14</del>:<ins>33</ins><del>00</del>
    </p><p class="copyconf">
      Copyright Â© 2010-2018 <ins>Arm</ins><del>ARM</del> Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>