Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Nov  2 15:52:16 2025
| Host         : rsws08.kaust.edu.sa running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (200)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (200)
--------------------------------
 There are 200 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.032       -0.269                     11                  456        0.072        0.000                      0                  456        3.000        0.000                       0                   206  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.991}      11.982          83.456          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.991}      11.982          83.456          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -0.032       -0.269                     11                  456        0.226        0.000                      0                  456        5.491        0.000                       0                   202  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -0.026       -0.206                     10                  456        0.226        0.000                      0                  456        5.491        0.000                       0                   202  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.032       -0.269                     11                  456        0.072        0.000                      0                  456  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.032       -0.269                     11                  456        0.072        0.000                      0                  456  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           11  Failing Endpoints,  Worst Slack       -0.032ns,  Total Violation       -0.269ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.848ns  (logic 6.506ns (54.914%)  route 5.342ns (45.086%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.482    10.805    green_car/stage1[11]_i_2_n_0
    SLICE_X52Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.929 r  green_car/stage1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.929    green_car/stage1[1]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[1]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.154    10.866    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.031    10.897    green_car/stage1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.847ns  (logic 6.506ns (54.917%)  route 5.341ns (45.083%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.461 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.481    10.804    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.124    10.928 r  green_car/stage1[11]_i_1/O
                         net (fo=1, routed)           0.000    10.928    green_car/stage1[11]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.499    10.461    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[11]/C
                         clock pessimism              0.559    11.021    
                         clock uncertainty           -0.154    10.867    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)        0.031    10.898    green_car/stage1_reg[11]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.844ns  (logic 6.506ns (54.929%)  route 5.338ns (45.071%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.479    10.802    green_car/stage1[11]_i_2_n_0
    SLICE_X53Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.926 r  green_car/stage1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.926    green_car/stage1[0]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[0]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.154    10.865    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.031    10.896    green_car/stage1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.846ns  (logic 6.506ns (54.921%)  route 5.340ns (45.079%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.461 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.480    10.803    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.124    10.927 r  green_car/stage1[4]_i_1/O
                         net (fo=1, routed)           0.000    10.927    green_car/stage1[4]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.499    10.461    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[4]/C
                         clock pessimism              0.559    11.021    
                         clock uncertainty           -0.154    10.867    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)        0.032    10.899    green_car/stage1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.843ns  (logic 6.506ns (54.934%)  route 5.337ns (45.066%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.478    10.801    green_car/stage1[11]_i_2_n_0
    SLICE_X53Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.925 r  green_car/stage1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.925    green_car/stage1[2]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[2]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.154    10.865    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.032    10.897    green_car/stage1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.843ns  (logic 6.506ns (54.936%)  route 5.337ns (45.064%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.477    10.800    green_car/stage1[11]_i_2_n_0
    SLICE_X52Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.924 r  green_car/stage1[8]_i_1/O
                         net (fo=1, routed)           0.000    10.924    green_car/stage1[8]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[8]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.154    10.866    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.032    10.898    green_car/stage1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.841ns  (logic 6.506ns (54.945%)  route 5.335ns (45.055%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.475    10.798    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.922 r  green_car/stage1[9]_i_1/O
                         net (fo=1, routed)           0.000    10.922    green_car/stage1[9]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[9]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.154    10.866    
    SLICE_X55Y84         FDRE (Setup_fdre_C_D)        0.031    10.897    green_car/stage1_reg[9]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.837ns  (logic 6.506ns (54.963%)  route 5.331ns (45.037%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.471    10.794    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.918 r  green_car/stage1[10]_i_1/O
                         net (fo=1, routed)           0.000    10.918    green_car/stage1[10]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[10]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.154    10.866    
    SLICE_X55Y84         FDRE (Setup_fdre_C_D)        0.029    10.895    green_car/stage1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 6.506ns (54.959%)  route 5.332ns (45.041%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.472    10.795    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.919 r  green_car/stage1[5]_i_1/O
                         net (fo=1, routed)           0.000    10.919    green_car/stage1[5]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[5]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.154    10.865    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.031    10.896    green_car/stage1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.837ns  (logic 6.506ns (54.963%)  route 5.331ns (45.037%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.471    10.794    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.918 r  green_car/stage1[6]_i_1/O
                         net (fo=1, routed)           0.000    10.918    green_car/stage1[6]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[6]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.154    10.865    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.032    10.897    green_car/stage1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                 -0.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.854%)  route 0.147ns (44.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    vga/clk_out1
    SLICE_X53Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/hcount_reg[1]/Q
                         net (fo=8, routed)           0.147    -0.316    vga/hcount[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  vga/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    vga/data0[5]
    SLICE_X53Y86         FDRE                                         r  vga/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.844    vga/clk_out1
    SLICE_X53Y86         FDRE                                         r  vga/hcount_reg[5]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.092    -0.497    vga/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.188ns (50.491%)  route 0.184ns (49.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.562    -0.602    vga/clk_out1
    SLICE_X55Y89         FDRE                                         r  vga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  vga/vcount_reg[6]/Q
                         net (fo=10, routed)          0.184    -0.277    vga/vcount[6]
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.047    -0.230 r  vga/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    vga/vcount[9]_i_2_n_0
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.832    -0.841    vga/clk_out1
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[9]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.131    -0.458    vga/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  green_car/stage1_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.307    green_car/stage1[10]
    SLICE_X55Y84         LUT3 (Prop_lut3_I0_O)        0.042    -0.265 r  green_car/stage2[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    green_car/stage2[10]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  green_car/stage2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.845    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage2_reg[10]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.107    -0.497    green_car/stage2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.605    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  green_car/stage1_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.306    green_car/stage1[2]
    SLICE_X53Y83         LUT3 (Prop_lut3_I0_O)        0.042    -0.264 r  green_car/stage2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    green_car/stage2[2]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  green_car/stage2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.846    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage2_reg[2]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.107    -0.498    green_car/stage2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  green_car/stage1_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.305    green_car/stage1[4]
    SLICE_X55Y85         LUT3 (Prop_lut3_I0_O)        0.042    -0.263 r  green_car/stage2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    green_car/stage2[4]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  green_car/stage2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.844    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage2_reg[4]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.107    -0.497    green_car/stage2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.605    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  green_car/stage1_reg[6]/Q
                         net (fo=1, routed)           0.158    -0.306    green_car/stage1[6]
    SLICE_X55Y83         LUT3 (Prop_lut3_I0_O)        0.042    -0.264 r  green_car/stage2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    green_car/stage2[6]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  green_car/stage2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.846    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage2_reg[6]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.107    -0.498    green_car/stage2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.223%)  route 0.184ns (49.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.562    -0.602    vga/clk_out1
    SLICE_X55Y89         FDRE                                         r  vga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  vga/vcount_reg[6]/Q
                         net (fo=10, routed)          0.184    -0.277    vga/vcount[6]
    SLICE_X54Y89         LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  vga/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga/vcount[8]_i_1_n_0
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.832    -0.841    vga/clk_out1
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[8]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.121    -0.468    vga/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  green_car/stage1_reg[8]/Q
                         net (fo=1, routed)           0.161    -0.302    green_car/stage1[8]
    SLICE_X52Y84         LUT3 (Prop_lut3_I0_O)        0.042    -0.260 r  green_car/stage2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    green_car/stage2[8]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  green_car/stage2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.845    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage2_reg[8]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)         0.107    -0.497    green_car/stage2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/curr_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.732%)  route 0.205ns (59.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    vga/clk_out1
    SLICE_X53Y86         FDRE                                         r  vga/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/hcount_reg[3]/Q
                         net (fo=8, routed)           0.205    -0.258    vga/hcount[3]
    SLICE_X57Y85         FDRE                                         r  vga/curr_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.830    -0.843    vga/clk_out1
    SLICE_X57Y85         FDRE                                         r  vga/curr_x_reg[3]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.072    -0.496    vga/curr_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/curr_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.188ns (45.706%)  route 0.223ns (54.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.562    -0.602    vga/clk_out1
    SLICE_X55Y88         FDRE                                         r  vga/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  vga/vcount_reg[1]/Q
                         net (fo=14, routed)          0.223    -0.238    vga/vcount[1]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.047    -0.191 r  vga/curr_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    vga/curr_y0[4]
    SLICE_X56Y88         FDRE                                         r  vga/curr_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.833    -0.840    vga/clk_out1
    SLICE_X56Y88         FDRE                                         r  vga/curr_y_reg[4]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X56Y88         FDRE (Hold_fdre_C_D)         0.131    -0.434    vga/curr_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.991 }
Period(ns):         11.982
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X2Y32     bg/gr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X2Y32     bg/gr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X1Y24     bg/r4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X1Y24     bg/r4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X1Y30     bg/r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X1Y30     bg/r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X3Y30     bg/r4_180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X3Y30     bg/r4_180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X2Y31     bg/r1_180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X2Y31     bg/r1_180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.982      201.378    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y85     green_car/addr_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X57Y83     vga/curr_y_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y86     green_car/div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y86     green_car/div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y87     green_car/div_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y87     green_car/div_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y87     green_car/div_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y87     green_car/div_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y88     green_car/div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y88     green_car/div_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X59Y84     green_car/addr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X59Y84     green_car/addr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y85     green_car/addr_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X58Y83     green_car/addr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X58Y83     green_car/addr_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X56Y86     vga/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X57Y86     vga/curr_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X57Y85     vga/curr_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X57Y85     vga/curr_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X57Y86     vga/curr_x_reg[3]_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           10  Failing Endpoints,  Worst Slack       -0.026ns,  Total Violation       -0.206ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.848ns  (logic 6.506ns (54.914%)  route 5.342ns (45.086%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.482    10.805    green_car/stage1[11]_i_2_n_0
    SLICE_X52Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.929 r  green_car/stage1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.929    green_car/stage1[1]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[1]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.148    10.872    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.031    10.903    green_car/stage1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.847ns  (logic 6.506ns (54.917%)  route 5.341ns (45.083%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.461 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.481    10.804    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.124    10.928 r  green_car/stage1[11]_i_1/O
                         net (fo=1, routed)           0.000    10.928    green_car/stage1[11]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.499    10.461    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[11]/C
                         clock pessimism              0.559    11.021    
                         clock uncertainty           -0.148    10.873    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)        0.031    10.904    green_car/stage1_reg[11]
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.844ns  (logic 6.506ns (54.929%)  route 5.338ns (45.071%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.479    10.802    green_car/stage1[11]_i_2_n_0
    SLICE_X53Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.926 r  green_car/stage1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.926    green_car/stage1[0]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[0]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.148    10.871    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.031    10.902    green_car/stage1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.846ns  (logic 6.506ns (54.921%)  route 5.340ns (45.079%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.461 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.480    10.803    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.124    10.927 r  green_car/stage1[4]_i_1/O
                         net (fo=1, routed)           0.000    10.927    green_car/stage1[4]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.499    10.461    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[4]/C
                         clock pessimism              0.559    11.021    
                         clock uncertainty           -0.148    10.873    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)        0.032    10.905    green_car/stage1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.905    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.843ns  (logic 6.506ns (54.934%)  route 5.337ns (45.066%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.478    10.801    green_car/stage1[11]_i_2_n_0
    SLICE_X53Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.925 r  green_car/stage1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.925    green_car/stage1[2]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[2]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.148    10.871    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.032    10.903    green_car/stage1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.843ns  (logic 6.506ns (54.936%)  route 5.337ns (45.064%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.477    10.800    green_car/stage1[11]_i_2_n_0
    SLICE_X52Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.924 r  green_car/stage1[8]_i_1/O
                         net (fo=1, routed)           0.000    10.924    green_car/stage1[8]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[8]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.148    10.872    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.032    10.904    green_car/stage1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.904    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.841ns  (logic 6.506ns (54.945%)  route 5.335ns (45.055%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.475    10.798    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.922 r  green_car/stage1[9]_i_1/O
                         net (fo=1, routed)           0.000    10.922    green_car/stage1[9]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[9]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.148    10.872    
    SLICE_X55Y84         FDRE (Setup_fdre_C_D)        0.031    10.903    green_car/stage1_reg[9]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.837ns  (logic 6.506ns (54.963%)  route 5.331ns (45.037%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.471    10.794    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.918 r  green_car/stage1[10]_i_1/O
                         net (fo=1, routed)           0.000    10.918    green_car/stage1[10]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[10]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.148    10.872    
    SLICE_X55Y84         FDRE (Setup_fdre_C_D)        0.029    10.901    green_car/stage1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.901    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 6.506ns (54.959%)  route 5.332ns (45.041%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.472    10.795    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.919 r  green_car/stage1[5]_i_1/O
                         net (fo=1, routed)           0.000    10.919    green_car/stage1[5]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[5]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.148    10.871    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.031    10.902    green_car/stage1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.902    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.837ns  (logic 6.506ns (54.963%)  route 5.331ns (45.037%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.471    10.794    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.918 r  green_car/stage1[6]_i_1/O
                         net (fo=1, routed)           0.000    10.918    green_car/stage1[6]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[6]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.148    10.871    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.032    10.903    green_car/stage1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                 -0.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.854%)  route 0.147ns (44.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    vga/clk_out1
    SLICE_X53Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/hcount_reg[1]/Q
                         net (fo=8, routed)           0.147    -0.316    vga/hcount[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  vga/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    vga/data0[5]
    SLICE_X53Y86         FDRE                                         r  vga/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.844    vga/clk_out1
    SLICE_X53Y86         FDRE                                         r  vga/hcount_reg[5]/C
                         clock pessimism              0.255    -0.589    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.092    -0.497    vga/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.188ns (50.491%)  route 0.184ns (49.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.562    -0.602    vga/clk_out1
    SLICE_X55Y89         FDRE                                         r  vga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  vga/vcount_reg[6]/Q
                         net (fo=10, routed)          0.184    -0.277    vga/vcount[6]
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.047    -0.230 r  vga/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    vga/vcount[9]_i_2_n_0
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.832    -0.841    vga/clk_out1
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[9]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.131    -0.458    vga/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  green_car/stage1_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.307    green_car/stage1[10]
    SLICE_X55Y84         LUT3 (Prop_lut3_I0_O)        0.042    -0.265 r  green_car/stage2[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    green_car/stage2[10]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  green_car/stage2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.845    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage2_reg[10]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.107    -0.497    green_car/stage2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.605    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  green_car/stage1_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.306    green_car/stage1[2]
    SLICE_X53Y83         LUT3 (Prop_lut3_I0_O)        0.042    -0.264 r  green_car/stage2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    green_car/stage2[2]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  green_car/stage2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.846    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage2_reg[2]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.107    -0.498    green_car/stage2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  green_car/stage1_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.305    green_car/stage1[4]
    SLICE_X55Y85         LUT3 (Prop_lut3_I0_O)        0.042    -0.263 r  green_car/stage2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    green_car/stage2[4]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  green_car/stage2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.844    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage2_reg[4]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.107    -0.497    green_car/stage2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.605    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  green_car/stage1_reg[6]/Q
                         net (fo=1, routed)           0.158    -0.306    green_car/stage1[6]
    SLICE_X55Y83         LUT3 (Prop_lut3_I0_O)        0.042    -0.264 r  green_car/stage2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    green_car/stage2[6]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  green_car/stage2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.846    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage2_reg[6]/C
                         clock pessimism              0.241    -0.605    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.107    -0.498    green_car/stage2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.223%)  route 0.184ns (49.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.562    -0.602    vga/clk_out1
    SLICE_X55Y89         FDRE                                         r  vga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  vga/vcount_reg[6]/Q
                         net (fo=10, routed)          0.184    -0.277    vga/vcount[6]
    SLICE_X54Y89         LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  vga/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga/vcount[8]_i_1_n_0
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.832    -0.841    vga/clk_out1
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[8]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.121    -0.468    vga/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  green_car/stage1_reg[8]/Q
                         net (fo=1, routed)           0.161    -0.302    green_car/stage1[8]
    SLICE_X52Y84         LUT3 (Prop_lut3_I0_O)        0.042    -0.260 r  green_car/stage2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    green_car/stage2[8]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  green_car/stage2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.845    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage2_reg[8]/C
                         clock pessimism              0.241    -0.604    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)         0.107    -0.497    green_car/stage2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/curr_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.732%)  route 0.205ns (59.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    vga/clk_out1
    SLICE_X53Y86         FDRE                                         r  vga/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/hcount_reg[3]/Q
                         net (fo=8, routed)           0.205    -0.258    vga/hcount[3]
    SLICE_X57Y85         FDRE                                         r  vga/curr_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.830    -0.843    vga/clk_out1
    SLICE_X57Y85         FDRE                                         r  vga/curr_x_reg[3]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.072    -0.496    vga/curr_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/curr_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.188ns (45.706%)  route 0.223ns (54.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.562    -0.602    vga/clk_out1
    SLICE_X55Y88         FDRE                                         r  vga/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  vga/vcount_reg[1]/Q
                         net (fo=14, routed)          0.223    -0.238    vga/vcount[1]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.047    -0.191 r  vga/curr_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    vga/curr_y0[4]
    SLICE_X56Y88         FDRE                                         r  vga/curr_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.833    -0.840    vga/clk_out1
    SLICE_X56Y88         FDRE                                         r  vga/curr_y_reg[4]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X56Y88         FDRE (Hold_fdre_C_D)         0.131    -0.434    vga/curr_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.991 }
Period(ns):         11.982
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X2Y32     bg/gr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X2Y32     bg/gr/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X1Y24     bg/r4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X1Y24     bg/r4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X1Y30     bg/r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X1Y30     bg/r1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X3Y30     bg/r4_180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X3Y30     bg/r4_180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.982      9.406      RAMB18_X2Y31     bg/r1_180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.982      9.406      RAMB18_X2Y31     bg/r1_180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.982      201.378    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y85     green_car/addr_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X57Y83     vga/curr_y_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y86     green_car/div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y86     green_car/div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y87     green_car/div_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y87     green_car/div_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y87     green_car/div_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y87     green_car/div_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y88     green_car/div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X63Y88     green_car/div_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X59Y84     green_car/addr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X59Y84     green_car/addr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X62Y85     green_car/addr_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X58Y83     green_car/addr_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X58Y83     green_car/addr_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X56Y86     vga/curr_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X57Y86     vga/curr_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X57Y85     vga/curr_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X57Y85     vga/curr_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.991       5.491      SLICE_X57Y86     vga/curr_x_reg[3]_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           11  Failing Endpoints,  Worst Slack       -0.032ns,  Total Violation       -0.269ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.848ns  (logic 6.506ns (54.914%)  route 5.342ns (45.086%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.482    10.805    green_car/stage1[11]_i_2_n_0
    SLICE_X52Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.929 r  green_car/stage1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.929    green_car/stage1[1]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[1]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.154    10.866    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.031    10.897    green_car/stage1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.847ns  (logic 6.506ns (54.917%)  route 5.341ns (45.083%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.461 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.481    10.804    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.124    10.928 r  green_car/stage1[11]_i_1/O
                         net (fo=1, routed)           0.000    10.928    green_car/stage1[11]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.499    10.461    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[11]/C
                         clock pessimism              0.559    11.021    
                         clock uncertainty           -0.154    10.867    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)        0.031    10.898    green_car/stage1_reg[11]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.844ns  (logic 6.506ns (54.929%)  route 5.338ns (45.071%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.479    10.802    green_car/stage1[11]_i_2_n_0
    SLICE_X53Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.926 r  green_car/stage1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.926    green_car/stage1[0]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[0]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.154    10.865    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.031    10.896    green_car/stage1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.846ns  (logic 6.506ns (54.921%)  route 5.340ns (45.079%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.461 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.480    10.803    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.124    10.927 r  green_car/stage1[4]_i_1/O
                         net (fo=1, routed)           0.000    10.927    green_car/stage1[4]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.499    10.461    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[4]/C
                         clock pessimism              0.559    11.021    
                         clock uncertainty           -0.154    10.867    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)        0.032    10.899    green_car/stage1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.843ns  (logic 6.506ns (54.934%)  route 5.337ns (45.066%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.478    10.801    green_car/stage1[11]_i_2_n_0
    SLICE_X53Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.925 r  green_car/stage1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.925    green_car/stage1[2]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[2]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.154    10.865    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.032    10.897    green_car/stage1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.843ns  (logic 6.506ns (54.936%)  route 5.337ns (45.064%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.477    10.800    green_car/stage1[11]_i_2_n_0
    SLICE_X52Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.924 r  green_car/stage1[8]_i_1/O
                         net (fo=1, routed)           0.000    10.924    green_car/stage1[8]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[8]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.154    10.866    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.032    10.898    green_car/stage1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.841ns  (logic 6.506ns (54.945%)  route 5.335ns (45.055%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.475    10.798    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.922 r  green_car/stage1[9]_i_1/O
                         net (fo=1, routed)           0.000    10.922    green_car/stage1[9]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[9]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.154    10.866    
    SLICE_X55Y84         FDRE (Setup_fdre_C_D)        0.031    10.897    green_car/stage1_reg[9]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.837ns  (logic 6.506ns (54.963%)  route 5.331ns (45.037%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.471    10.794    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.918 r  green_car/stage1[10]_i_1/O
                         net (fo=1, routed)           0.000    10.918    green_car/stage1[10]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[10]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.154    10.866    
    SLICE_X55Y84         FDRE (Setup_fdre_C_D)        0.029    10.895    green_car/stage1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 6.506ns (54.959%)  route 5.332ns (45.041%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.472    10.795    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.919 r  green_car/stage1[5]_i_1/O
                         net (fo=1, routed)           0.000    10.919    green_car/stage1[5]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[5]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.154    10.865    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.031    10.896    green_car/stage1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0 rise@11.982ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.837ns  (logic 6.506ns (54.963%)  route 5.331ns (45.037%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.471    10.794    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.918 r  green_car/stage1[6]_i_1/O
                         net (fo=1, routed)           0.000    10.918    green_car/stage1[6]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[6]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.154    10.865    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.032    10.897    green_car/stage1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                 -0.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.854%)  route 0.147ns (44.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    vga/clk_out1
    SLICE_X53Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/hcount_reg[1]/Q
                         net (fo=8, routed)           0.147    -0.316    vga/hcount[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  vga/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    vga/data0[5]
    SLICE_X53Y86         FDRE                                         r  vga/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.844    vga/clk_out1
    SLICE_X53Y86         FDRE                                         r  vga/hcount_reg[5]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.154    -0.436    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.092    -0.344    vga/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.188ns (50.491%)  route 0.184ns (49.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.562    -0.602    vga/clk_out1
    SLICE_X55Y89         FDRE                                         r  vga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  vga/vcount_reg[6]/Q
                         net (fo=10, routed)          0.184    -0.277    vga/vcount[6]
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.047    -0.230 r  vga/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    vga/vcount[9]_i_2_n_0
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.832    -0.841    vga/clk_out1
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[9]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.154    -0.436    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.131    -0.305    vga/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  green_car/stage1_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.307    green_car/stage1[10]
    SLICE_X55Y84         LUT3 (Prop_lut3_I0_O)        0.042    -0.265 r  green_car/stage2[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    green_car/stage2[10]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  green_car/stage2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.845    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage2_reg[10]/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.154    -0.451    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.107    -0.344    green_car/stage2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.605    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  green_car/stage1_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.306    green_car/stage1[2]
    SLICE_X53Y83         LUT3 (Prop_lut3_I0_O)        0.042    -0.264 r  green_car/stage2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    green_car/stage2[2]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  green_car/stage2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.846    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage2_reg[2]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.154    -0.452    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.107    -0.345    green_car/stage2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  green_car/stage1_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.305    green_car/stage1[4]
    SLICE_X55Y85         LUT3 (Prop_lut3_I0_O)        0.042    -0.263 r  green_car/stage2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    green_car/stage2[4]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  green_car/stage2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.844    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage2_reg[4]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.154    -0.451    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.107    -0.344    green_car/stage2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.605    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  green_car/stage1_reg[6]/Q
                         net (fo=1, routed)           0.158    -0.306    green_car/stage1[6]
    SLICE_X55Y83         LUT3 (Prop_lut3_I0_O)        0.042    -0.264 r  green_car/stage2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    green_car/stage2[6]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  green_car/stage2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.846    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage2_reg[6]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.154    -0.452    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.107    -0.345    green_car/stage2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.223%)  route 0.184ns (49.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.562    -0.602    vga/clk_out1
    SLICE_X55Y89         FDRE                                         r  vga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  vga/vcount_reg[6]/Q
                         net (fo=10, routed)          0.184    -0.277    vga/vcount[6]
    SLICE_X54Y89         LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  vga/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga/vcount[8]_i_1_n_0
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.832    -0.841    vga/clk_out1
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[8]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.154    -0.436    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.121    -0.315    vga/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  green_car/stage1_reg[8]/Q
                         net (fo=1, routed)           0.161    -0.302    green_car/stage1[8]
    SLICE_X52Y84         LUT3 (Prop_lut3_I0_O)        0.042    -0.260 r  green_car/stage2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    green_car/stage2[8]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  green_car/stage2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.845    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage2_reg[8]/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.154    -0.451    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)         0.107    -0.344    green_car/stage2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vga/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/curr_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.732%)  route 0.205ns (59.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    vga/clk_out1
    SLICE_X53Y86         FDRE                                         r  vga/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/hcount_reg[3]/Q
                         net (fo=8, routed)           0.205    -0.258    vga/hcount[3]
    SLICE_X57Y85         FDRE                                         r  vga/curr_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.830    -0.843    vga/clk_out1
    SLICE_X57Y85         FDRE                                         r  vga/curr_x_reg[3]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.154    -0.415    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.072    -0.343    vga/curr_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/curr_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.188ns (45.706%)  route 0.223ns (54.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.562    -0.602    vga/clk_out1
    SLICE_X55Y88         FDRE                                         r  vga/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  vga/vcount_reg[1]/Q
                         net (fo=14, routed)          0.223    -0.238    vga/vcount[1]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.047    -0.191 r  vga/curr_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    vga/curr_y0[4]
    SLICE_X56Y88         FDRE                                         r  vga/curr_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.833    -0.840    vga/clk_out1
    SLICE_X56Y88         FDRE                                         r  vga/curr_y_reg[4]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.154    -0.412    
    SLICE_X56Y88         FDRE (Hold_fdre_C_D)         0.131    -0.281    vga/curr_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           11  Failing Endpoints,  Worst Slack       -0.032ns,  Total Violation       -0.269ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.848ns  (logic 6.506ns (54.914%)  route 5.342ns (45.086%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.482    10.805    green_car/stage1[11]_i_2_n_0
    SLICE_X52Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.929 r  green_car/stage1[1]_i_1/O
                         net (fo=1, routed)           0.000    10.929    green_car/stage1[1]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[1]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.154    10.866    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.031    10.897    green_car/stage1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.847ns  (logic 6.506ns (54.917%)  route 5.341ns (45.083%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.461 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.481    10.804    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.124    10.928 r  green_car/stage1[11]_i_1/O
                         net (fo=1, routed)           0.000    10.928    green_car/stage1[11]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.499    10.461    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[11]/C
                         clock pessimism              0.559    11.021    
                         clock uncertainty           -0.154    10.867    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)        0.031    10.898    green_car/stage1_reg[11]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.844ns  (logic 6.506ns (54.929%)  route 5.338ns (45.071%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.479    10.802    green_car/stage1[11]_i_2_n_0
    SLICE_X53Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.926 r  green_car/stage1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.926    green_car/stage1[0]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[0]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.154    10.865    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.031    10.896    green_car/stage1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.846ns  (logic 6.506ns (54.921%)  route 5.340ns (45.079%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.461 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.480    10.803    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.124    10.927 r  green_car/stage1[4]_i_1/O
                         net (fo=1, routed)           0.000    10.927    green_car/stage1[4]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.499    10.461    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[4]/C
                         clock pessimism              0.559    11.021    
                         clock uncertainty           -0.154    10.867    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)        0.032    10.899    green_car/stage1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.843ns  (logic 6.506ns (54.934%)  route 5.337ns (45.066%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.478    10.801    green_car/stage1[11]_i_2_n_0
    SLICE_X53Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.925 r  green_car/stage1[2]_i_1/O
                         net (fo=1, routed)           0.000    10.925    green_car/stage1[2]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[2]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.154    10.865    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.032    10.897    green_car/stage1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.026ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.843ns  (logic 6.506ns (54.936%)  route 5.337ns (45.064%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.477    10.800    green_car/stage1[11]_i_2_n_0
    SLICE_X52Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.924 r  green_car/stage1[8]_i_1/O
                         net (fo=1, routed)           0.000    10.924    green_car/stage1[8]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[8]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.154    10.866    
    SLICE_X52Y84         FDRE (Setup_fdre_C_D)        0.032    10.898    green_car/stage1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                 -0.026    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.841ns  (logic 6.506ns (54.945%)  route 5.335ns (45.055%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.475    10.798    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.922 r  green_car/stage1[9]_i_1/O
                         net (fo=1, routed)           0.000    10.922    green_car/stage1[9]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[9]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.154    10.866    
    SLICE_X55Y84         FDRE (Setup_fdre_C_D)        0.031    10.897    green_car/stage1_reg[9]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.837ns  (logic 6.506ns (54.963%)  route 5.331ns (45.037%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.460 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.471    10.794    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y84         LUT3 (Prop_lut3_I1_O)        0.124    10.918 r  green_car/stage1[10]_i_1/O
                         net (fo=1, routed)           0.000    10.918    green_car/stage1[10]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.498    10.460    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[10]/C
                         clock pessimism              0.559    11.020    
                         clock uncertainty           -0.154    10.866    
    SLICE_X55Y84         FDRE (Setup_fdre_C_D)        0.029    10.895    green_car/stage1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.023ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.838ns  (logic 6.506ns (54.959%)  route 5.332ns (45.041%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.472    10.795    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.919 r  green_car/stage1[5]_i_1/O
                         net (fo=1, routed)           0.000    10.919    green_car/stage1[5]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[5]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.154    10.865    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.031    10.896    green_car/stage1_reg[5]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                 -0.023    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 green_car/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.982ns  (clk_out1_clk_wiz_0_1 rise@11.982ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.837ns  (logic 6.506ns (54.963%)  route 5.331ns (45.037%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.459 - 11.982 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.621    -0.919    green_car/clk_out1
    SLICE_X56Y85         FDRE                                         r  green_car/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  green_car/x_pos_reg[1]/Q
                         net (fo=31, routed)          0.704     0.303    vga/Q[1]
    SLICE_X56Y85         LUT4 (Prop_lut4_I3_O)        0.124     0.427 r  vga/addr_comb_900_i_26/O
                         net (fo=1, routed)           0.000     0.427    vga/addr_comb_900_i_26_n_0
    SLICE_X56Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.960 r  vga/addr_comb_900_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.960    vga/addr_comb_900_i_3_n_0
    SLICE_X56Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.077 r  vga/addr_comb_900_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.077    vga/addr_comb_900_i_2_n_0
    SLICE_X56Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.400 r  vga/addr_comb_900_i_1/O[1]
                         net (fo=1, routed)           0.524     1.924    green_car/A[9]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023     5.947 r  green_car/addr_comb_900/P[1]
                         net (fo=14, routed)          0.867     6.814    green_car/addr_comb_900_n_104
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     6.938 r  green_car/stage1[11]_i_37/O
                         net (fo=1, routed)           0.291     7.229    green_car/stage1[11]_i_37_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.353 f  green_car/stage1[11]_i_23/O
                         net (fo=12, routed)          1.065     8.419    green_car/stage1[11]_i_23_n_0
    SLICE_X55Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.543 f  green_car/stage1[11]_i_29/O
                         net (fo=1, routed)           0.426     8.969    green_car/stage1[11]_i_29_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.093 f  green_car/stage1[11]_i_14/O
                         net (fo=1, routed)           0.811     9.904    green_car/stage1[11]_i_14_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.124    10.028 f  green_car/stage1[11]_i_6/O
                         net (fo=1, routed)           0.171    10.199    green_car/stage1[11]_i_6_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I4_O)        0.124    10.323 r  green_car/stage1[11]_i_2/O
                         net (fo=12, routed)          0.471    10.794    green_car/stage1[11]_i_2_n_0
    SLICE_X55Y83         LUT3 (Prop_lut3_I1_O)        0.124    10.918 r  green_car/stage1[6]_i_1/O
                         net (fo=1, routed)           0.000    10.918    green_car/stage1[6]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     11.982    11.982 r  
    E3                                                0.000    11.982 r  clk (IN)
                         net (fo=0)                   0.000    11.982    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.232 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     8.871    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.962 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         1.497    10.459    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[6]/C
                         clock pessimism              0.559    11.019    
                         clock uncertainty           -0.154    10.865    
    SLICE_X55Y83         FDRE (Setup_fdre_C_D)        0.032    10.897    green_car/stage1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                 -0.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.854%)  route 0.147ns (44.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    vga/clk_out1
    SLICE_X53Y85         FDRE                                         r  vga/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/hcount_reg[1]/Q
                         net (fo=8, routed)           0.147    -0.316    vga/hcount[1]
    SLICE_X53Y86         LUT6 (Prop_lut6_I2_O)        0.045    -0.271 r  vga/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    vga/data0[5]
    SLICE_X53Y86         FDRE                                         r  vga/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.844    vga/clk_out1
    SLICE_X53Y86         FDRE                                         r  vga/hcount_reg[5]/C
                         clock pessimism              0.255    -0.589    
                         clock uncertainty            0.154    -0.436    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.092    -0.344    vga/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.188ns (50.491%)  route 0.184ns (49.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.562    -0.602    vga/clk_out1
    SLICE_X55Y89         FDRE                                         r  vga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  vga/vcount_reg[6]/Q
                         net (fo=10, routed)          0.184    -0.277    vga/vcount[6]
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.047    -0.230 r  vga/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    vga/vcount[9]_i_2_n_0
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.832    -0.841    vga/clk_out1
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[9]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.154    -0.436    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.131    -0.305    vga/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  green_car/stage1_reg[10]/Q
                         net (fo=1, routed)           0.156    -0.307    green_car/stage1[10]
    SLICE_X55Y84         LUT3 (Prop_lut3_I0_O)        0.042    -0.265 r  green_car/stage2[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    green_car/stage2[10]_i_1_n_0
    SLICE_X55Y84         FDRE                                         r  green_car/stage2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.845    green_car/clk_out1
    SLICE_X55Y84         FDRE                                         r  green_car/stage2_reg[10]/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.154    -0.451    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.107    -0.344    green_car/stage2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.605    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  green_car/stage1_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.306    green_car/stage1[2]
    SLICE_X53Y83         LUT3 (Prop_lut3_I0_O)        0.042    -0.264 r  green_car/stage2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    green_car/stage2[2]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  green_car/stage2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.846    green_car/clk_out1
    SLICE_X53Y83         FDRE                                         r  green_car/stage2_reg[2]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.154    -0.452    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.107    -0.345    green_car/stage2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  green_car/stage1_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.305    green_car/stage1[4]
    SLICE_X55Y85         LUT3 (Prop_lut3_I0_O)        0.042    -0.263 r  green_car/stage2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    green_car/stage2[4]_i_1_n_0
    SLICE_X55Y85         FDRE                                         r  green_car/stage2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.829    -0.844    green_car/clk_out1
    SLICE_X55Y85         FDRE                                         r  green_car/stage2_reg[4]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.154    -0.451    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.107    -0.344    green_car/stage2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.605    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  green_car/stage1_reg[6]/Q
                         net (fo=1, routed)           0.158    -0.306    green_car/stage1[6]
    SLICE_X55Y83         LUT3 (Prop_lut3_I0_O)        0.042    -0.264 r  green_car/stage2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    green_car/stage2[6]_i_1_n_0
    SLICE_X55Y83         FDRE                                         r  green_car/stage2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.846    green_car/clk_out1
    SLICE_X55Y83         FDRE                                         r  green_car/stage2_reg[6]/C
                         clock pessimism              0.241    -0.605    
                         clock uncertainty            0.154    -0.452    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.107    -0.345    green_car/stage2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 vga/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.223%)  route 0.184ns (49.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.562    -0.602    vga/clk_out1
    SLICE_X55Y89         FDRE                                         r  vga/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  vga/vcount_reg[6]/Q
                         net (fo=10, routed)          0.184    -0.277    vga/vcount[6]
    SLICE_X54Y89         LUT4 (Prop_lut4_I1_O)        0.045    -0.232 r  vga/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga/vcount[8]_i_1_n_0
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.832    -0.841    vga/clk_out1
    SLICE_X54Y89         FDRE                                         r  vga/vcount_reg[8]/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.154    -0.436    
    SLICE_X54Y89         FDRE (Hold_fdre_C_D)         0.121    -0.315    vga/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 green_car/stage1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            green_car/stage2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  green_car/stage1_reg[8]/Q
                         net (fo=1, routed)           0.161    -0.302    green_car/stage1[8]
    SLICE_X52Y84         LUT3 (Prop_lut3_I0_O)        0.042    -0.260 r  green_car/stage2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    green_car/stage2[8]_i_1_n_0
    SLICE_X52Y84         FDRE                                         r  green_car/stage2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.828    -0.845    green_car/clk_out1
    SLICE_X52Y84         FDRE                                         r  green_car/stage2_reg[8]/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.154    -0.451    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)         0.107    -0.344    green_car/stage2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vga/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/curr_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.732%)  route 0.205ns (59.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.604    vga/clk_out1
    SLICE_X53Y86         FDRE                                         r  vga/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  vga/hcount_reg[3]/Q
                         net (fo=8, routed)           0.205    -0.258    vga/hcount[3]
    SLICE_X57Y85         FDRE                                         r  vga/curr_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.830    -0.843    vga/clk_out1
    SLICE_X57Y85         FDRE                                         r  vga/curr_x_reg[3]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.154    -0.415    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.072    -0.343    vga/curr_x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 vga/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.991ns period=11.982ns})
  Destination:            vga/curr_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.991ns period=11.982ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.188ns (45.706%)  route 0.223ns (54.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.562    -0.602    vga/clk_out1
    SLICE_X55Y88         FDRE                                         r  vga/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  vga/vcount_reg[1]/Q
                         net (fo=14, routed)          0.223    -0.238    vga/vcount[1]
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.047    -0.191 r  vga/curr_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    vga/curr_y0[4]
    SLICE_X56Y88         FDRE                                         r  vga/curr_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  instance_name/inst/clkout1_buf/O
                         net (fo=200, routed)         0.833    -0.840    vga/clk_out1
    SLICE_X56Y88         FDRE                                         r  vga/curr_y_reg[4]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.154    -0.412    
    SLICE_X56Y88         FDRE (Hold_fdre_C_D)         0.131    -0.281    vga/curr_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.090    





