Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb  3 22:07:39 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                     Path #1                                                                                    |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                          6.250 |                                                                                                                                                                                    6.250 |
| Path Delay                |                    1.384 |                                                                                                                                                                         16.655 |                                                                                                                                                                                   15.876 |
| Logic Delay               | 0.097(8%)                | 3.810(23%)                                                                                                                                                                     | 3.925(25%)                                                                                                                                                                               |
| Net Delay                 | 1.287(92%)               | 12.845(77%)                                                                                                                                                                    | 11.951(75%)                                                                                                                                                                              |
| Clock Skew                |                   -0.121 |                                                                                                                                                                         -0.127 |                                                                                                                                                                                   -0.075 |
| Slack                     |                    4.737 |                                                                                                                                                                        -10.540 |                                                                                                                                                                                   -9.709 |
| Timing Exception          |                          |                                                                                                                                                                                |                                                                                                                                                                                          |
| Bounding Box Size         | 1% x 0%                  | 9% x 6%                                                                                                                                                                        | 13% x 4%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                         | (0, 0)                                                                                                                                                                                   |
| Cumulative Fanout         |                        4 |                                                                                                                                                                            429 |                                                                                                                                                                                      266 |
| Fixed Loc                 |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |
| Fixed Route               |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                        0 |                                                                                                                                                                             33 |                                                                                                                                                                                       35 |
| Routes                    |                        1 |                                                                                                                                                                             33 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                                 |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                                 |
| DSP Block                 | None                     | None                                                                                                                                                                           | None                                                                                                                                                                                     |
| BRAM                      | None                     | None                                                                                                                                                                           | None                                                                                                                                                                                     |
| IO Crossings              |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |
| PBlocks                   |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |
| High Fanout               |                        4 |                                                                                                                                                                             59 |                                                                                                                                                                                       58 |
| Dont Touch                |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |
| Mark Debug                |                        0 |                                                                                                                                                                              0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[292]/C        | muon_cand_18.pt_0_rep1/C                                                                                                                                                       | sector_ret_24628/C                                                                                                                                                                       |
| End Point Pin             | muon_cand_18.pt_0_rep1/D | sector_ret_24628/D                                                                                                                                                             | pt_ret_1885/D                                                                                                                                                                            |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                              WorstPath to Src                                                                             |                                                                                            Path #2                                                                                            |       WorstPath from Dst      |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                     6.250 |                                                                                                                                                                                         6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                    16.040 |                                                                                                                                                                                        16.693 |                         3.265 |
| Logic Delay               | 3.730(24%)                                                                                                                                                                | 4.331(26%)                                                                                                                                                                                    | 0.692(22%)                    |
| Net Delay                 | 12.310(76%)                                                                                                                                                               | 12.362(74%)                                                                                                                                                                                   | 2.573(78%)                    |
| Clock Skew                |                                                                                                                                                                    -0.086 |                                                                                                                                                                                        -0.084 |                        -0.035 |
| Slack                     |                                                                                                                                                                    -9.983 |                                                                                                                                                                                       -10.535 |                         2.942 |
| Timing Exception          |                                                                                                                                                                           |                                                                                                                                                                                               |                               |
| Bounding Box Size         | 8% x 5%                                                                                                                                                                   | 11% x 5%                                                                                                                                                                                      | 6% x 1%                       |
| Clock Region Distance     | (0, 1)                                                                                                                                                                    | (0, 0)                                                                                                                                                                                        | (1, 1)                        |
| Cumulative Fanout         |                                                                                                                                                                       367 |                                                                                                                                                                                           379 |                            20 |
| Fixed Loc                 |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| Fixed Route               |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                                  | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                        32 |                                                                                                                                                                                            36 |                             4 |
| Routes                    |                                                                                                                                                                        33 |                                                                                                                                                                                            36 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                      | clk_user                      |
| End Point Clock           | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                      | clk_user                      |
| DSP Block                 | None                                                                                                                                                                      | None                                                                                                                                                                                          | None                          |
| BRAM                      | None                                                                                                                                                                      | None                                                                                                                                                                                          | None                          |
| IO Crossings              |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| SLR Crossings             |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| PBlocks                   |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| High Fanout               |                                                                                                                                                                        54 |                                                                                                                                                                                            51 |                            16 |
| Dont Touch                |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| Mark Debug                |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                                        | FDRE/C                        |
| End Point Pin Primitive   | FDRE/R                                                                                                                                                                    | FDRE/D                                                                                                                                                                                        | FDRE/D                        |
| Start Point Pin           | muon_cand_14.pt_fast[1]/C                                                                                                                                                 | roi_ret_5841_rep1/C                                                                                                                                                                           | pt_ret_1885/C                 |
| End Point Pin             | roi_ret_5841_rep1/R                                                                                                                                                       | pt_ret_1885/D                                                                                                                                                                                 | sr_3_15.roi[6]/D              |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
|      Characteristics      |                                                                              WorstPath to Src                                                                             |                                                                                       Path #3                                                                                       |         WorstPath from Dst         |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
| Requirement               |                                                                                                                                                                     6.250 |                                                                                                                                                                               6.250 |                              6.250 |
| Path Delay                |                                                                                                                                                                    16.040 |                                                                                                                                                                              16.677 |                              3.668 |
| Logic Delay               | 3.730(24%)                                                                                                                                                                | 4.281(26%)                                                                                                                                                                          | 0.825(23%)                         |
| Net Delay                 | 12.310(76%)                                                                                                                                                               | 12.396(74%)                                                                                                                                                                         | 2.843(77%)                         |
| Clock Skew                |                                                                                                                                                                    -0.086 |                                                                                                                                                                              -0.099 |                             -0.036 |
| Slack                     |                                                                                                                                                                    -9.983 |                                                                                                                                                                             -10.534 |                              2.537 |
| Timing Exception          |                                                                                                                                                                           |                                                                                                                                                                                     |                                    |
| Bounding Box Size         | 8% x 5%                                                                                                                                                                   | 11% x 5%                                                                                                                                                                            | 10% x 1%                           |
| Clock Region Distance     | (0, 1)                                                                                                                                                                    | (0, 1)                                                                                                                                                                              | (1, 0)                             |
| Cumulative Fanout         |                                                                                                                                                                       367 |                                                                                                                                                                                 378 |                                 21 |
| Fixed Loc                 |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                                  0 |
| Fixed Route               |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                                  0 |
| Hold Fix Detour           |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                                  0 |
| Combined LUT Pairs        |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                        | Safely Timed                       |
| Logic Levels              |                                                                                                                                                                        32 |                                                                                                                                                                                  34 |                                  5 |
| Routes                    |                                                                                                                                                                        33 |                                                                                                                                                                                  34 |                                  5 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                            | clk_user                           |
| End Point Clock           | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                            | clk_user                           |
| DSP Block                 | None                                                                                                                                                                      | None                                                                                                                                                                                | None                               |
| BRAM                      | None                                                                                                                                                                      | None                                                                                                                                                                                | None                               |
| IO Crossings              |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                                  0 |
| SLR Crossings             |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                                  0 |
| PBlocks                   |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                                  0 |
| High Fanout               |                                                                                                                                                                        54 |                                                                                                                                                                                  51 |                                 16 |
| Dont Touch                |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                                  0 |
| Mark Debug                |                                                                                                                                                                         0 |                                                                                                                                                                                   0 |                                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                              | FDRE/C                             |
| End Point Pin Primitive   | FDRE/R                                                                                                                                                                    | FDRE/D                                                                                                                                                                              | FDRE/D                             |
| Start Point Pin           | muon_cand_14.pt_fast[1]/C                                                                                                                                                 | roi_ret_5841_rep1/C                                                                                                                                                                 | roi_ret_5816/C                     |
| End Point Pin             | roi_ret_5841_rep1/R                                                                                                                                                       | roi_ret_5816/D                                                                                                                                                                      | sr_3_15.roi[6]/D                   |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                    Path #4                                                                                                   |                                                                             WorstPath from Dst                                                                            |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                        6.250 |                                                                                                                                                                     6.250 |
| Path Delay                |                    1.847 |                                                                                                                                                                                                       16.699 |                                                                                                                                                                    15.354 |
| Logic Delay               | 0.096(6%)                | 4.746(29%)                                                                                                                                                                                                   | 3.749(25%)                                                                                                                                                                |
| Net Delay                 | 1.751(94%)               | 11.953(71%)                                                                                                                                                                                                  | 11.605(75%)                                                                                                                                                               |
| Clock Skew                |                   -0.076 |                                                                                                                                                                                                       -0.076 |                                                                                                                                                                    -0.137 |
| Slack                     |                    4.318 |                                                                                                                                                                                                      -10.533 |                                                                                                                                                                    -9.249 |
| Timing Exception          |                          |                                                                                                                                                                                                              |                                                                                                                                                                           |
| Bounding Box Size         | 2% x 0%                  | 11% x 5%                                                                                                                                                                                                     | 11% x 4%                                                                                                                                                                  |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                       | (0, 0)                                                                                                                                                                    |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                          365 |                                                                                                                                                                       331 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                         0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                         0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                         0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                         0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                              |
| Logic Levels              |                        0 |                                                                                                                                                                                                           39 |                                                                                                                                                                        32 |
| Routes                    |                        1 |                                                                                                                                                                                                           39 |                                                                                                                                                                        32 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT2 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                                  |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                                  |
| DSP Block                 | None                     | None                                                                                                                                                                                                         | None                                                                                                                                                                      |
| BRAM                      | None                     | None                                                                                                                                                                                                         | None                                                                                                                                                                      |
| IO Crossings              |                        3 |                                                                                                                                                                                                            0 |                                                                                                                                                                         0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                         0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                         0 |
| High Fanout               |                        4 |                                                                                                                                                                                                           59 |                                                                                                                                                                        47 |
| Dont Touch                |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                         0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                    |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                    |
| Start Point Pin           | sr_p.sr_15[277]/C        | muon_cand_17.pt_1_rep2/C                                                                                                                                                                                     | sector_ret_24650/C                                                                                                                                                        |
| End Point Pin             | muon_cand_17.pt_1_rep2/D | sector_ret_24650/D                                                                                                                                                                                           | roi_ret_5763/D                                                                                                                                                            |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                              WorstPath to Src                                                                             |                                                                                          Path #5                                                                                         |       WorstPath from Dst      |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                     6.250 |                                                                                                                                                                                    6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                    16.040 |                                                                                                                                                                                   16.664 |                         4.001 |
| Logic Delay               | 3.730(24%)                                                                                                                                                                | 4.318(26%)                                                                                                                                                                               | 0.610(16%)                    |
| Net Delay                 | 12.310(76%)                                                                                                                                                               | 12.346(74%)                                                                                                                                                                              | 3.391(84%)                    |
| Clock Skew                |                                                                                                                                                                    -0.086 |                                                                                                                                                                                   -0.109 |                        -0.107 |
| Slack                     |                                                                                                                                                                    -9.983 |                                                                                                                                                                                  -10.531 |                         2.134 |
| Timing Exception          |                                                                                                                                                                           |                                                                                                                                                                                          |                               |
| Bounding Box Size         | 8% x 5%                                                                                                                                                                   | 11% x 5%                                                                                                                                                                                 | 2% x 1%                       |
| Clock Region Distance     | (0, 1)                                                                                                                                                                    | (0, 1)                                                                                                                                                                                   | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                       367 |                                                                                                                                                                                      379 |                            20 |
| Fixed Loc                 |                                                                                                                                                                         0 |                                                                                                                                                                                        0 |                             0 |
| Fixed Route               |                                                                                                                                                                         0 |                                                                                                                                                                                        0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                         0 |                                                                                                                                                                                        0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                         0 |                                                                                                                                                                                        0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                             | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                        32 |                                                                                                                                                                                       35 |                             4 |
| Routes                    |                                                                                                                                                                        33 |                                                                                                                                                                                       35 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                 | clk_user                      |
| End Point Clock           | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                 | clk_user                      |
| DSP Block                 | None                                                                                                                                                                      | None                                                                                                                                                                                     | None                          |
| BRAM                      | None                                                                                                                                                                      | None                                                                                                                                                                                     | None                          |
| IO Crossings              |                                                                                                                                                                         0 |                                                                                                                                                                                        0 |                             0 |
| SLR Crossings             |                                                                                                                                                                         0 |                                                                                                                                                                                        0 |                             0 |
| PBlocks                   |                                                                                                                                                                         0 |                                                                                                                                                                                        0 |                             0 |
| High Fanout               |                                                                                                                                                                        54 |                                                                                                                                                                                       51 |                            16 |
| Dont Touch                |                                                                                                                                                                         0 |                                                                                                                                                                                        0 |                             0 |
| Mark Debug                |                                                                                                                                                                         0 |                                                                                                                                                                                        0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                                   | FDRE/C                        |
| End Point Pin Primitive   | FDRE/R                                                                                                                                                                    | FDRE/D                                                                                                                                                                                   | FDRE/D                        |
| Start Point Pin           | muon_cand_14.pt_fast[1]/C                                                                                                                                                 | roi_ret_5841_rep1/C                                                                                                                                                                      | sector_ret_24112/C            |
| End Point Pin             | roi_ret_5841_rep1/R                                                                                                                                                       | sector_ret_24112/D                                                                                                                                                                       | sr_3_15.pt[3]/D               |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                    Path #6                                                                                                   |                                                                                         WorstPath from Dst                                                                                         |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                        6.250 |                                                                                                                                                                                              6.250 |
| Path Delay                |                    1.847 |                                                                                                                                                                                                       16.645 |                                                                                                                                                                                             15.321 |
| Logic Delay               | 0.096(6%)                | 4.695(29%)                                                                                                                                                                                                   | 4.315(29%)                                                                                                                                                                                         |
| Net Delay                 | 1.751(94%)               | 11.950(71%)                                                                                                                                                                                                  | 11.006(71%)                                                                                                                                                                                        |
| Clock Skew                |                   -0.076 |                                                                                                                                                                                                       -0.121 |                                                                                                                                                                                             -0.095 |
| Slack                     |                    4.318 |                                                                                                                                                                                                      -10.524 |                                                                                                                                                                                             -9.174 |
| Timing Exception          |                          |                                                                                                                                                                                                              |                                                                                                                                                                                                    |
| Bounding Box Size         | 2% x 0%                  | 11% x 5%                                                                                                                                                                                                     | 11% x 5%                                                                                                                                                                                           |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                       | (0, 0)                                                                                                                                                                                             |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                          365 |                                                                                                                                                                                                369 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                                                       |
| Logic Levels              |                        0 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                 37 |
| Routes                    |                        1 |                                                                                                                                                                                                           39 |                                                                                                                                                                                                 37 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                                                           |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                                                           |
| DSP Block                 | None                     | None                                                                                                                                                                                                         | None                                                                                                                                                                                               |
| BRAM                      | None                     | None                                                                                                                                                                                                         | None                                                                                                                                                                                               |
| IO Crossings              |                        3 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| High Fanout               |                        4 |                                                                                                                                                                                                           59 |                                                                                                                                                                                                 54 |
| Dont Touch                |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                                                             |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                                                             |
| Start Point Pin           | sr_p.sr_15[277]/C        | muon_cand_17.pt_1_rep2/C                                                                                                                                                                                     | roi_ret_5022/C                                                                                                                                                                                     |
| End Point Pin             | muon_cand_17.pt_1_rep2/D | roi_ret_5022/D                                                                                                                                                                                               | pt_ret_1885/D                                                                                                                                                                                      |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                     Path #7                                                                                    |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                                                          6.250 |                                                                                                                                                                               6.250 |
| Path Delay                |                   0.795 |                                                                                                                                                                         16.726 |                                                                                                                                                                              15.340 |
| Logic Delay               | 0.099(13%)              | 4.056(25%)                                                                                                                                                                     | 3.896(26%)                                                                                                                                                                          |
| Net Delay                 | 0.696(87%)              | 12.670(75%)                                                                                                                                                                    | 11.444(74%)                                                                                                                                                                         |
| Clock Skew                |                  -0.137 |                                                                                                                                                                         -0.040 |                                                                                                                                                                              -0.172 |
| Slack                     |                   5.309 |                                                                                                                                                                        -10.524 |                                                                                                                                                                              -9.270 |
| Timing Exception          |                         |                                                                                                                                                                                |                                                                                                                                                                                     |
| Bounding Box Size         | 6% x 0%                 | 12% x 6%                                                                                                                                                                       | 11% x 4%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)                  | (0, 1)                                                                                                                                                                         | (0, 0)                                                                                                                                                                              |
| Cumulative Fanout         |                       4 |                                                                                                                                                                            368 |                                                                                                                                                                                 369 |
| Fixed Loc                 |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |
| Fixed Route               |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                       0 |                                                                                                                                                                             33 |                                                                                                                                                                                  34 |
| Routes                    |                       1 |                                                                                                                                                                             33 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                            |
| End Point Clock           | clk_user                | clk_user                                                                                                                                                                       | clk_user                                                                                                                                                                            |
| DSP Block                 | None                    | None                                                                                                                                                                           | None                                                                                                                                                                                |
| BRAM                      | None                    | None                                                                                                                                                                           | None                                                                                                                                                                                |
| IO Crossings              |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |
| PBlocks                   |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |
| High Fanout               |                       4 |                                                                                                                                                                             60 |                                                                                                                                                                                  51 |
| Dont Touch                |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |
| Mark Debug                |                       0 |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[21]/C        | muon_cand_1.pt_1_rep2/C                                                                                                                                                        | sector_ret_24117/C                                                                                                                                                                  |
| End Point Pin             | muon_cand_1.pt_1_rep2/D | sector_ret_24117/D                                                                                                                                                             | pt_ret_1885/D                                                                                                                                                                       |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                              WorstPath to Src                                                                             |                                                                                            Path #8                                                                                            |       WorstPath from Dst      |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                     6.250 |                                                                                                                                                                                         6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                    16.040 |                                                                                                                                                                                        16.647 |                         3.307 |
| Logic Delay               | 3.730(24%)                                                                                                                                                                | 4.279(26%)                                                                                                                                                                                    | 0.628(19%)                    |
| Net Delay                 | 12.310(76%)                                                                                                                                                               | 12.368(74%)                                                                                                                                                                                   | 2.679(81%)                    |
| Clock Skew                |                                                                                                                                                                    -0.086 |                                                                                                                                                                                        -0.112 |                        -0.092 |
| Slack                     |                                                                                                                                                                    -9.983 |                                                                                                                                                                                       -10.517 |                         2.843 |
| Timing Exception          |                                                                                                                                                                           |                                                                                                                                                                                               |                               |
| Bounding Box Size         | 8% x 5%                                                                                                                                                                   | 12% x 5%                                                                                                                                                                                      | 1% x 2%                       |
| Clock Region Distance     | (0, 1)                                                                                                                                                                    | (0, 1)                                                                                                                                                                                        | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                       367 |                                                                                                                                                                                           380 |                            20 |
| Fixed Loc                 |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| Fixed Route               |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                              | Safely Timed                                                                                                                                                                                  | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                        32 |                                                                                                                                                                                            36 |                             4 |
| Routes                    |                                                                                                                                                                        33 |                                                                                                                                                                                            36 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                      | clk_user                      |
| End Point Clock           | clk_user                                                                                                                                                                  | clk_user                                                                                                                                                                                      | clk_user                      |
| DSP Block                 | None                                                                                                                                                                      | None                                                                                                                                                                                          | None                          |
| BRAM                      | None                                                                                                                                                                      | None                                                                                                                                                                                          | None                          |
| IO Crossings              |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| SLR Crossings             |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| PBlocks                   |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| High Fanout               |                                                                                                                                                                        54 |                                                                                                                                                                                            51 |                            16 |
| Dont Touch                |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| Mark Debug                |                                                                                                                                                                         0 |                                                                                                                                                                                             0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                    | FDRE/C                                                                                                                                                                                        | FDRE/C                        |
| End Point Pin Primitive   | FDRE/R                                                                                                                                                                    | FDRE/D                                                                                                                                                                                        | FDRE/D                        |
| Start Point Pin           | muon_cand_14.pt_fast[1]/C                                                                                                                                                 | roi_ret_5841_rep1/C                                                                                                                                                                           | sector_ret_23709/C            |
| End Point Pin             | roi_ret_5841_rep1/R                                                                                                                                                       | sector_ret_23709/D                                                                                                                                                                            | sr_3_15.pt[1]/D               |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                       Path #9                                                                                       |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                               6.250 |                                                                                                                                                                               6.250 |
| Path Delay                |                    0.588 |                                                                                                                                                                              16.653 |                                                                                                                                                                              14.926 |
| Logic Delay               | 0.097(17%)               | 3.979(24%)                                                                                                                                                                          | 3.856(26%)                                                                                                                                                                          |
| Net Delay                 | 0.491(83%)               | 12.674(76%)                                                                                                                                                                         | 11.070(74%)                                                                                                                                                                         |
| Clock Skew                |                   -0.127 |                                                                                                                                                                              -0.104 |                                                                                                                                                                              -0.087 |
| Slack                     |                    5.526 |                                                                                                                                                                             -10.515 |                                                                                                                                                                              -8.771 |
| Timing Exception          |                          |                                                                                                                                                                                     |                                                                                                                                                                                     |
| Bounding Box Size         | 3% x 0%                  | 9% x 6%                                                                                                                                                                             | 12% x 4%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                              | (0, 0)                                                                                                                                                                              |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                 400 |                                                                                                                                                                                 369 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| Fixed Route               |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                        0 |                                                                                                                                                                                  34 |                                                                                                                                                                                  34 |
| Routes                    |                        1 |                                                                                                                                                                                  34 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT6 LUT3 LUT5 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                            |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                            | clk_user                                                                                                                                                                            |
| DSP Block                 | None                     | None                                                                                                                                                                                | None                                                                                                                                                                                |
| BRAM                      | None                     | None                                                                                                                                                                                | None                                                                                                                                                                                |
| IO Crossings              |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| PBlocks                   |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| High Fanout               |                        4 |                                                                                                                                                                                  53 |                                                                                                                                                                                  53 |
| Dont Touch                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| Mark Debug                |                        0 |                                                                                                                                                                                   0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[261]/C        | muon_cand_16.pt_1_rep2/C                                                                                                                                                            | sector_ret_20819/C                                                                                                                                                                  |
| End Point Pin             | muon_cand_16.pt_1_rep2/D | sector_ret_20819/D                                                                                                                                                                  | pt_ret_1885/D                                                                                                                                                                       |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                                                   Path #10                                                                                                   |                                                                        WorstPath from Dst                                                                       |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                                                                                        6.250 |                                                                                                                                                           6.250 |
| Path Delay                |                    1.847 |                                                                                                                                                                                                       16.691 |                                                                                                                                                          11.949 |
| Logic Delay               | 0.096(6%)                | 4.749(29%)                                                                                                                                                                                                   | 3.625(31%)                                                                                                                                                      |
| Net Delay                 | 1.751(94%)               | 11.942(71%)                                                                                                                                                                                                  | 8.324(69%)                                                                                                                                                      |
| Clock Skew                |                   -0.076 |                                                                                                                                                                                                       -0.064 |                                                                                                                                                          -0.174 |
| Slack                     |                    4.318 |                                                                                                                                                                                                      -10.513 |                                                                                                                                                          -5.881 |
| Timing Exception          |                          |                                                                                                                                                                                                              |                                                                                                                                                                 |
| Bounding Box Size         | 2% x 0%                  | 11% x 5%                                                                                                                                                                                                     | 8% x 5%                                                                                                                                                         |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                                                                                                       | (0, 0)                                                                                                                                                          |
| Cumulative Fanout         |                        4 |                                                                                                                                                                                                          365 |                                                                                                                                                             257 |
| Fixed Loc                 |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                               0 |
| Fixed Route               |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                               0 |
| Hold Fix Detour           |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                               0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                                                                                 | Safely Timed                                                                                                                                                    |
| Logic Levels              |                        0 |                                                                                                                                                                                                           39 |                                                                                                                                                              30 |
| Routes                    |                        1 |                                                                                                                                                                                                           39 |                                                                                                                                                              30 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT4 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                        |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                                                                                     | clk_user                                                                                                                                                        |
| DSP Block                 | None                     | None                                                                                                                                                                                                         | None                                                                                                                                                            |
| BRAM                      | None                     | None                                                                                                                                                                                                         | None                                                                                                                                                            |
| IO Crossings              |                        3 |                                                                                                                                                                                                            0 |                                                                                                                                                               0 |
| SLR Crossings             |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                               0 |
| PBlocks                   |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                               0 |
| High Fanout               |                        4 |                                                                                                                                                                                                           59 |                                                                                                                                                              46 |
| Dont Touch                |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                               0 |
| Mark Debug                |                        0 |                                                                                                                                                                                                            0 |                                                                                                                                                               0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                                                                                       | FDRE/C                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                                                                                       | FDRE/D                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_15[277]/C        | muon_cand_17.pt_1_rep2/C                                                                                                                                                                                     | roi_ret_4986/C                                                                                                                                                  |
| End Point Pin             | muon_cand_17.pt_1_rep2/D | roi_ret_4986/D                                                                                                                                                                                               | pt_ret_1885/D                                                                                                                                                   |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+----+
| End Point Clock | Requirement | 26 | 27 | 28 | 29 |  30 |  31 |  32 |  33 |  34 | 35 | 36 | 37 | 38 | 39 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+----+
| clk_user        | 6.250ns     |  1 | 25 | 46 | 99 | 170 | 124 | 112 | 154 | 165 | 28 |  9 | 18 | 45 |  4 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


