Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Aug  5 19:57:27 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 46
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| TIMING-2  | Warning  | Invalid primary clock source pin                       | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell                            | 36         |
| TIMING-18 | Warning  | Missing input or output delay                          | 4          |
| TIMING-20 | Warning  | Non-clocked latch                                      | 3          |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 2          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock sys_clk_pin is created on an inappropriate pin design_1_i/state_a_0/inst/clk_div. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin design_1_i/RGB_LED_b_0/inst/counter_256_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin design_1_i/RGB_LED_b_0/inst/counter_256_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin design_1_i/RGB_LED_b_0/inst/counter_256_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin design_1_i/RGB_LED_b_0/inst/counter_256_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin design_1_i/RGB_LED_b_0/inst/counter_256_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin design_1_i/RGB_LED_b_0/inst/counter_256_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin design_1_i/RGB_LED_b_0/inst/counter_256_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin design_1_i/RGB_LED_b_0/inst/counter_256_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/clk_div_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin design_1_i/divider_0/inst/cnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led4_b relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led4_g relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led4_r relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/state_a_0/inst/FSM_onehot_n_state_reg[0] cannot be properly analyzed as its control pin design_1_i/state_a_0/inst/FSM_onehot_n_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch design_1_i/state_a_0/inst/FSM_onehot_n_state_reg[1] cannot be properly analyzed as its control pin design_1_i/state_a_0/inst/FSM_onehot_n_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch design_1_i/state_a_0/inst/FSM_onehot_n_state_reg[2] cannot be properly analyzed as its control pin design_1_i/state_a_0/inst/FSM_onehot_n_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 8.000 -name sys_clk_pin -waveform {0.000 4.000} -add [get_ports -scoped_to_current_instance clk] (Source: d:/FPGA/LAB02_HW/p3/block_top/block_top.srcs/FPGA/LAB02_HW/p3/block_b/block_b.srcs/constrs_1/new/rgb_ooc.xdc (Line: 1))
Previous: create_clock -period 8.000 -name sys_clk_pin -waveform {0.000 4.000} -add [get_ports -scoped_to_current_instance clk] (Source: d:/FPGA/LAB02_HW/p3/block_top/block_top.srcs/FPGA/LAB02_HW/p2/block3/block3.srcs/constrs_1/new/div_ooc.xdc (Line: 1))
Related violations: <none>

XDCC-1#2 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 8.000 -name sys_clk_pin -waveform {0.000 4.000} -add [get_ports -scoped_to_current_instance clk_div] (Source: d:/FPGA/LAB02_HW/p3/block_top/block_top.srcs/FPGA/LAB02_HW/p3/block_a/block_a.srcs/constrs_1/new/state_ooc.xdc (Line: 1))
Previous: create_clock -period 8.000 -name sys_clk_pin -waveform {0.000 4.000} -add [get_ports -scoped_to_current_instance clk] (Source: d:/FPGA/LAB02_HW/p3/block_top/block_top.srcs/FPGA/LAB02_HW/p3/block_b/block_b.srcs/constrs_1/new/rgb_ooc.xdc (Line: 1))
Related violations: <none>


