<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>mipicsiss: XCsiSs_Config Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">mipicsiss
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_x_csi_ss___config.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XCsiSs_Config Struct Reference<div class="ingroups"><a class="el" href="group__csiss__v1__5.html">Csiss_v1_5</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>MIPI CSI Rx Subsystem configuration structure.  
 <a href="struct_x_csi_ss___config.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a33f6c7eabb77aeaf4b942d50de261bb2"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#a33f6c7eabb77aeaf4b942d50de261bb2">DeviceId</a></td></tr>
<tr class="memdesc:a33f6c7eabb77aeaf4b942d50de261bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DeviceId is the unique ID of the device.  <a href="#a33f6c7eabb77aeaf4b942d50de261bb2">More...</a><br/></td></tr>
<tr class="separator:a33f6c7eabb77aeaf4b942d50de261bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf7178f1f7fc0ba40fee2e61ca159bc"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#accf7178f1f7fc0ba40fee2e61ca159bc">BaseAddr</a></td></tr>
<tr class="memdesc:accf7178f1f7fc0ba40fee2e61ca159bc"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment"> BaseAddress is the physical base address
</pre><p> of the subsystem address range  <a href="#accf7178f1f7fc0ba40fee2e61ca159bc">More...</a><br/></td></tr>
<tr class="separator:accf7178f1f7fc0ba40fee2e61ca159bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c248f223217fb36480fd87299817b0"><td class="memItemLeft" align="right" valign="top">UINTPTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#a47c248f223217fb36480fd87299817b0">HighAddr</a></td></tr>
<tr class="memdesc:a47c248f223217fb36480fd87299817b0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><pre class="fragment"> HighAddress is the physical MAX address
</pre><p> of the subsystem address range  <a href="#a47c248f223217fb36480fd87299817b0">More...</a><br/></td></tr>
<tr class="separator:a47c248f223217fb36480fd87299817b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af827137dd9214be2086a9cb6c866b6fc"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#af827137dd9214be2086a9cb6c866b6fc">IsIicPresent</a></td></tr>
<tr class="memdesc:af827137dd9214be2086a9cb6c866b6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag for IIC presence in subsystem.  <a href="#af827137dd9214be2086a9cb6c866b6fc">More...</a><br/></td></tr>
<tr class="separator:af827137dd9214be2086a9cb6c866b6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a161805ed2b55c724c987115b5c0b376a"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#a161805ed2b55c724c987115b5c0b376a">LanesPresent</a></td></tr>
<tr class="memdesc:a161805ed2b55c724c987115b5c0b376a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of PPI Lanes in the design.  <a href="#a161805ed2b55c724c987115b5c0b376a">More...</a><br/></td></tr>
<tr class="separator:a161805ed2b55c724c987115b5c0b376a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203422f11e21168679180a7060553199"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#a203422f11e21168679180a7060553199">PixelCount</a></td></tr>
<tr class="memdesc:a203422f11e21168679180a7060553199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Pixels per clock 1,2,4.  <a href="#a203422f11e21168679180a7060553199">More...</a><br/></td></tr>
<tr class="separator:a203422f11e21168679180a7060553199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c808fba33fd373f15f4c7e98bea29b9"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#a7c808fba33fd373f15f4c7e98bea29b9">PixelFormat</a></td></tr>
<tr class="memdesc:a7c808fba33fd373f15f4c7e98bea29b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The pixel format selected from all RGB, RAW and YUV422 8bit options.  <a href="#a7c808fba33fd373f15f4c7e98bea29b9">More...</a><br/></td></tr>
<tr class="separator:a7c808fba33fd373f15f4c7e98bea29b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e356d9a84ea1e476fcca77b4061dcc"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#a96e356d9a84ea1e476fcca77b4061dcc">VcNo</a></td></tr>
<tr class="memdesc:a96e356d9a84ea1e476fcca77b4061dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Virtual Channels supported by system.  <a href="#a96e356d9a84ea1e476fcca77b4061dcc">More...</a><br/></td></tr>
<tr class="separator:a96e356d9a84ea1e476fcca77b4061dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b108e8ca479ecd320c08d66cb808e72"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#a2b108e8ca479ecd320c08d66cb808e72">CsiBuffDepth</a></td></tr>
<tr class="memdesc:a2b108e8ca479ecd320c08d66cb808e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line buffer Depth set.  <a href="#a2b108e8ca479ecd320c08d66cb808e72">More...</a><br/></td></tr>
<tr class="separator:a2b108e8ca479ecd320c08d66cb808e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0858f6d6032b5f521f2630737c3ecbb"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#af0858f6d6032b5f521f2630737c3ecbb">IsEmbNonImgPresent</a></td></tr>
<tr class="memdesc:af0858f6d6032b5f521f2630737c3ecbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag for presence of Embedded Non Image data.  <a href="#af0858f6d6032b5f521f2630737c3ecbb">More...</a><br/></td></tr>
<tr class="separator:af0858f6d6032b5f521f2630737c3ecbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96d74b947652a7cdd48c66eac494ecd"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#af96d74b947652a7cdd48c66eac494ecd">IsDphyRegIntfcPresent</a></td></tr>
<tr class="memdesc:af96d74b947652a7cdd48c66eac494ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag for DPHY register interface presence.  <a href="#af96d74b947652a7cdd48c66eac494ecd">More...</a><br/></td></tr>
<tr class="separator:af96d74b947652a7cdd48c66eac494ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f231140e4e8a641b6a0bcfbf3a245fc"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#a9f231140e4e8a641b6a0bcfbf3a245fc">DphyLineRate</a></td></tr>
<tr class="memdesc:a9f231140e4e8a641b6a0bcfbf3a245fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPHY Line Rate ranging from 80-1500 Mbps.  <a href="#a9f231140e4e8a641b6a0bcfbf3a245fc">More...</a><br/></td></tr>
<tr class="separator:a9f231140e4e8a641b6a0bcfbf3a245fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87c8dcd4a84e413201c4718c97094aa0"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#a87c8dcd4a84e413201c4718c97094aa0">EnableCrc</a></td></tr>
<tr class="memdesc:a87c8dcd4a84e413201c4718c97094aa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC Calculation optimization enabled.  <a href="#a87c8dcd4a84e413201c4718c97094aa0">More...</a><br/></td></tr>
<tr class="separator:a87c8dcd4a84e413201c4718c97094aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f1b9fcb8ab6b865cbfe8a113ddfa273"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#a8f1b9fcb8ab6b865cbfe8a113ddfa273">EnableActiveLanes</a></td></tr>
<tr class="memdesc:a8f1b9fcb8ab6b865cbfe8a113ddfa273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active Lanes programming optimization enabled.  <a href="#a8f1b9fcb8ab6b865cbfe8a113ddfa273">More...</a><br/></td></tr>
<tr class="separator:a8f1b9fcb8ab6b865cbfe8a113ddfa273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eef0b961af42e305aecfaeaf6e203f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_csi_rx_ss_sub_core.html">CsiRxSsSubCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#a1eef0b961af42e305aecfaeaf6e203f6">IicInfo</a></td></tr>
<tr class="memdesc:a1eef0b961af42e305aecfaeaf6e203f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">IIC sub-core configuration.  <a href="#a1eef0b961af42e305aecfaeaf6e203f6">More...</a><br/></td></tr>
<tr class="separator:a1eef0b961af42e305aecfaeaf6e203f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0e69785dbdf558a6a79296eb2485e7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_csi_rx_ss_sub_core.html">CsiRxSsSubCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#ab0e69785dbdf558a6a79296eb2485e7a">CsiInfo</a></td></tr>
<tr class="memdesc:ab0e69785dbdf558a6a79296eb2485e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSI sub-core configuration.  <a href="#ab0e69785dbdf558a6a79296eb2485e7a">More...</a><br/></td></tr>
<tr class="separator:ab0e69785dbdf558a6a79296eb2485e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d8bc1de669bafd1619a221002416db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_csi_rx_ss_sub_core.html">CsiRxSsSubCore</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_csi_ss___config.html#ad1d8bc1de669bafd1619a221002416db">DphyInfo</a></td></tr>
<tr class="memdesc:ad1d8bc1de669bafd1619a221002416db"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPHY sub-core configuration.  <a href="#ad1d8bc1de669bafd1619a221002416db">More...</a><br/></td></tr>
<tr class="separator:ad1d8bc1de669bafd1619a221002416db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MIPI CSI Rx Subsystem configuration structure. </p>
<p>Each subsystem device should have a configuration structure associated that defines the MAX supported sub-cores within subsystem </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="accf7178f1f7fc0ba40fee2e61ca159bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XCsiSs_Config::BaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment"> BaseAddress is the physical base address
</pre><p> of the subsystem address range </p>

<p>Referenced by <a class="el" href="xcsiss__intr__example_8c.html#a6fb058d3bf941cd9a817bb6ad7e0a819">CsiSs_IntrExample()</a>, <a class="el" href="xcsiss__selftest__example_8c.html#a670a4c28d6e2f3b6341f0f261a7a1835">CsiSs_SelfTestExample()</a>, <a class="el" href="pipeline__program_8h.html#a9af254929ec07e0b8e29ff28e18ec709">InitializeCsiRxSs()</a>, and <a class="el" href="group__csiss__v1__5.html#ga8fde229b1ad93697e0cf3f1710b2db7e">XCsiSs_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b108e8ca479ecd320c08d66cb808e72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::CsiBuffDepth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Line buffer Depth set. </p>

</div>
</div>
<a class="anchor" id="ab0e69785dbdf558a6a79296eb2485e7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_csi_rx_ss_sub_core.html">CsiRxSsSubCore</a> XCsiSs_Config::CsiInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CSI sub-core configuration. </p>

</div>
</div>
<a class="anchor" id="a33f6c7eabb77aeaf4b942d50de261bb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::DeviceId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DeviceId is the unique ID of the device. </p>

</div>
</div>
<a class="anchor" id="ad1d8bc1de669bafd1619a221002416db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_csi_rx_ss_sub_core.html">CsiRxSsSubCore</a> XCsiSs_Config::DphyInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPHY sub-core configuration. </p>

</div>
</div>
<a class="anchor" id="a9f231140e4e8a641b6a0bcfbf3a245fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::DphyLineRate</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DPHY Line Rate ranging from 80-1500 Mbps. </p>

</div>
</div>
<a class="anchor" id="a8f1b9fcb8ab6b865cbfe8a113ddfa273"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::EnableActiveLanes</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Active Lanes programming optimization enabled. </p>

</div>
</div>
<a class="anchor" id="a87c8dcd4a84e413201c4718c97094aa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::EnableCrc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC Calculation optimization enabled. </p>

</div>
</div>
<a class="anchor" id="a47c248f223217fb36480fd87299817b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINTPTR XCsiSs_Config::HighAddr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><pre class="fragment"> HighAddress is the physical MAX address
</pre><p> of the subsystem address range </p>

</div>
</div>
<a class="anchor" id="a1eef0b961af42e305aecfaeaf6e203f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_csi_rx_ss_sub_core.html">CsiRxSsSubCore</a> XCsiSs_Config::IicInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IIC sub-core configuration. </p>

</div>
</div>
<a class="anchor" id="af96d74b947652a7cdd48c66eac494ecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::IsDphyRegIntfcPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag for DPHY register interface presence. </p>

<p>Referenced by <a class="el" href="group__csiss__v1__5.html#gaf30fdaf13ba08d8612f8e20ab21d8ff2">XCsiSs_Activate()</a>, <a class="el" href="group__csiss__v1__5.html#ga8fde229b1ad93697e0cf3f1710b2db7e">XCsiSs_CfgInitialize()</a>, and <a class="el" href="group__csiss__v1__5.html#ga3c63d232d9c7c19a7206fe10d5713509">XCsiSs_ReportCoreInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="af0858f6d6032b5f521f2630737c3ecbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::IsEmbNonImgPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag for presence of Embedded Non Image data. </p>

</div>
</div>
<a class="anchor" id="af827137dd9214be2086a9cb6c866b6fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::IsIicPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag for IIC presence in subsystem. </p>

</div>
</div>
<a class="anchor" id="a161805ed2b55c724c987115b5c0b376a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::LanesPresent</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of PPI Lanes in the design. </p>

<p>Referenced by <a class="el" href="group__csiss__v1__5.html#ga32e53cbe89a9acc42816e016c39e1cd6">XCsiSs_GetLaneInfo()</a>.</p>

</div>
</div>
<a class="anchor" id="a203422f11e21168679180a7060553199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::PixelCount</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Pixels per clock 1,2,4. </p>

</div>
</div>
<a class="anchor" id="a7c808fba33fd373f15f4c7e98bea29b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::PixelFormat</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The pixel format selected from all RGB, RAW and YUV422 8bit options. </p>

<p>Referenced by <a class="el" href="mipi__cfg_8c.html#a27a98e798ed33a22a64a35485322bbdc">SetColorDepth()</a>.</p>

</div>
</div>
<a class="anchor" id="a96e356d9a84ea1e476fcca77b4061dcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XCsiSs_Config::VcNo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Virtual Channels supported by system. </p>
<p>This can range from 1 - 4 to ALL </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
