Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 2f53f4ae96bc4d3f8dfda049cdc7c0f4 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_func_synth xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0110011001...
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_prim_...
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_gener...
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_top
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.data_mem_gen_0_blk_mem_gen_v8_3_...
Compiling module xil_defaultlib.data_mem_gen_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_func_synth
