	component system_0 is
		port (
			audio_0_avalon_slave_0_export_oAUD_DATA                     : out   std_logic;                                        -- oAUD_DATA
			audio_0_avalon_slave_0_export_oAUD_LRCK                     : out   std_logic;                                        -- oAUD_LRCK
			audio_0_avalon_slave_0_export_oAUD_BCK                      : out   std_logic;                                        -- oAUD_BCK
			audio_0_avalon_slave_0_export_oAUD_XCK                      : out   std_logic;                                        -- oAUD_XCK
			audio_0_avalon_slave_0_export_iCLK_18_4                     : in    std_logic                     := 'X';             -- iCLK_18_4
			button_pio_external_connection_export                       : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			clk_clk_in_clk                                              : in    std_logic                     := 'X';             -- clk
			clk_clk_in_reset_reset_n                                    : in    std_logic                     := 'X';             -- reset_n
			led_green_external_connection_export                        : out   std_logic_vector(7 downto 0);                     -- export
			led_red_external_connection_export                          : out   std_logic_vector(9 downto 0);                     -- export
			sd_clk_external_connection_export                           : out   std_logic;                                        -- export
			sd_cmd_external_connection_export                           : inout std_logic                     := 'X';             -- export
			sd_dat_external_connection_export                           : inout std_logic                     := 'X';             -- export
			sdram_0_wire_addr                                           : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_0_wire_ba                                             : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_0_wire_cas_n                                          : out   std_logic;                                        -- cas_n
			sdram_0_wire_cke                                            : out   std_logic;                                        -- cke
			sdram_0_wire_cs_n                                           : out   std_logic;                                        -- cs_n
			sdram_0_wire_dq                                             : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_0_wire_dqm                                            : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_0_wire_ras_n                                          : out   std_logic;                                        -- ras_n
			sdram_0_wire_we_n                                           : out   std_logic;                                        -- we_n
			seg7_display_conduit_end_oSEG0                              : out   std_logic_vector(6 downto 0);                     -- oSEG0
			seg7_display_conduit_end_oSEG1                              : out   std_logic_vector(6 downto 0);                     -- oSEG1
			seg7_display_conduit_end_oSEG2                              : out   std_logic_vector(6 downto 0);                     -- oSEG2
			seg7_display_conduit_end_oSEG3                              : out   std_logic_vector(6 downto 0);                     -- oSEG3
			seg7_display_conduit_end_oSEG4                              : out   std_logic_vector(6 downto 0);                     -- oSEG4
			seg7_display_conduit_end_oSEG5                              : out   std_logic_vector(6 downto 0);                     -- oSEG5
			seg7_display_conduit_end_oSEG6                              : out   std_logic_vector(6 downto 0);                     -- oSEG6
			seg7_display_conduit_end_oSEG7                              : out   std_logic_vector(6 downto 0);                     -- oSEG7
			sram_16bit_512k_0_avalon_slave_0_export_DQ                  : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_16bit_512k_0_avalon_slave_0_export_ADDR                : out   std_logic_vector(17 downto 0);                    -- ADDR
			sram_16bit_512k_0_avalon_slave_0_export_UB_N                : out   std_logic;                                        -- UB_N
			sram_16bit_512k_0_avalon_slave_0_export_LB_N                : out   std_logic;                                        -- LB_N
			sram_16bit_512k_0_avalon_slave_0_export_WE_N                : out   std_logic;                                        -- WE_N
			sram_16bit_512k_0_avalon_slave_0_export_CE_N                : out   std_logic;                                        -- CE_N
			sram_16bit_512k_0_avalon_slave_0_export_OE_N                : out   std_logic;                                        -- OE_N
			switch_pio_external_connection_export                       : in    std_logic_vector(17 downto 0) := (others => 'X'); -- export
			tri_state_bridge_0_bridge_0_out_tri_state_bridge_0_data     : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- tri_state_bridge_0_data
			tri_state_bridge_0_bridge_0_out_write_n_to_the_cfi_flash_0  : out   std_logic_vector(0 downto 0);                     -- write_n_to_the_cfi_flash_0
			tri_state_bridge_0_bridge_0_out_tri_state_bridge_0_readn    : out   std_logic_vector(0 downto 0);                     -- tri_state_bridge_0_readn
			tri_state_bridge_0_bridge_0_out_tri_state_bridge_0_address  : out   std_logic_vector(21 downto 0);                    -- tri_state_bridge_0_address
			tri_state_bridge_0_bridge_0_out_select_n_to_the_cfi_flash_0 : out   std_logic_vector(0 downto 0);                     -- select_n_to_the_cfi_flash_0
			uart_0_external_connection_rxd                              : in    std_logic                     := 'X';             -- rxd
			uart_0_external_connection_txd                              : out   std_logic                                         -- txd
		);
	end component system_0;

