
STM32F407G-DISC1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007850  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  080079d8  080079d8  000179d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079f4  080079f4  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  080079f4  080079f4  000179f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079fc  080079fc  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079fc  080079fc  000179fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a00  08007a00  00017a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08007a04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007c8  20000090  08007a94  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000858  08007a94  00020858  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   000186bb  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003553  00000000  00000000  0003877b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001108  00000000  00000000  0003bcd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fa8  00000000  00000000  0003cdd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000238bd  00000000  00000000  0003dd80  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001101c  00000000  00000000  0006163d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cadbb  00000000  00000000  00072659  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013d414  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047c0  00000000  00000000  0013d490  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000090 	.word	0x20000090
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080079c0 	.word	0x080079c0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000094 	.word	0x20000094
 80001c4:	080079c0 	.word	0x080079c0

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b972 	b.w	80004c4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	4688      	mov	r8, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14b      	bne.n	800029e <__udivmoddi4+0xa6>
 8000206:	428a      	cmp	r2, r1
 8000208:	4615      	mov	r5, r2
 800020a:	d967      	bls.n	80002dc <__udivmoddi4+0xe4>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0720 	rsb	r7, r2, #32
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	fa20 f707 	lsr.w	r7, r0, r7
 800021e:	4095      	lsls	r5, r2
 8000220:	ea47 0803 	orr.w	r8, r7, r3
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000230:	fa1f fc85 	uxth.w	ip, r5
 8000234:	fb0e 8817 	mls	r8, lr, r7, r8
 8000238:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023c:	fb07 f10c 	mul.w	r1, r7, ip
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18eb      	adds	r3, r5, r3
 8000246:	f107 30ff 	add.w	r0, r7, #4294967295
 800024a:	f080 811b 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8118 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000254:	3f02      	subs	r7, #2
 8000256:	442b      	add	r3, r5
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000260:	fb0e 3310 	mls	r3, lr, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fc0c 	mul.w	ip, r0, ip
 800026c:	45a4      	cmp	ip, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	192c      	adds	r4, r5, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295
 8000276:	f080 8107 	bcs.w	8000488 <__udivmoddi4+0x290>
 800027a:	45a4      	cmp	ip, r4
 800027c:	f240 8104 	bls.w	8000488 <__udivmoddi4+0x290>
 8000280:	3802      	subs	r0, #2
 8000282:	442c      	add	r4, r5
 8000284:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000288:	eba4 040c 	sub.w	r4, r4, ip
 800028c:	2700      	movs	r7, #0
 800028e:	b11e      	cbz	r6, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c6 4300 	strd	r4, r3, [r6]
 8000298:	4639      	mov	r1, r7
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d909      	bls.n	80002b6 <__udivmoddi4+0xbe>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80eb 	beq.w	800047e <__udivmoddi4+0x286>
 80002a8:	2700      	movs	r7, #0
 80002aa:	e9c6 0100 	strd	r0, r1, [r6]
 80002ae:	4638      	mov	r0, r7
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	fab3 f783 	clz	r7, r3
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d147      	bne.n	800034e <__udivmoddi4+0x156>
 80002be:	428b      	cmp	r3, r1
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xd0>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 80fa 	bhi.w	80004bc <__udivmoddi4+0x2c4>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb61 0303 	sbc.w	r3, r1, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4698      	mov	r8, r3
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d0e0      	beq.n	8000298 <__udivmoddi4+0xa0>
 80002d6:	e9c6 4800 	strd	r4, r8, [r6]
 80002da:	e7dd      	b.n	8000298 <__udivmoddi4+0xa0>
 80002dc:	b902      	cbnz	r2, 80002e0 <__udivmoddi4+0xe8>
 80002de:	deff      	udf	#255	; 0xff
 80002e0:	fab2 f282 	clz	r2, r2
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f040 808f 	bne.w	8000408 <__udivmoddi4+0x210>
 80002ea:	1b49      	subs	r1, r1, r5
 80002ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f0:	fa1f f885 	uxth.w	r8, r5
 80002f4:	2701      	movs	r7, #1
 80002f6:	fbb1 fcfe 	udiv	ip, r1, lr
 80002fa:	0c23      	lsrs	r3, r4, #16
 80002fc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb08 f10c 	mul.w	r1, r8, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d907      	bls.n	800031c <__udivmoddi4+0x124>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4299      	cmp	r1, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 800031a:	4684      	mov	ip, r0
 800031c:	1a59      	subs	r1, r3, r1
 800031e:	b2a3      	uxth	r3, r4
 8000320:	fbb1 f0fe 	udiv	r0, r1, lr
 8000324:	fb0e 1410 	mls	r4, lr, r0, r1
 8000328:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800032c:	fb08 f800 	mul.w	r8, r8, r0
 8000330:	45a0      	cmp	r8, r4
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x14c>
 8000334:	192c      	adds	r4, r5, r4
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x14a>
 800033c:	45a0      	cmp	r8, r4
 800033e:	f200 80b6 	bhi.w	80004ae <__udivmoddi4+0x2b6>
 8000342:	4618      	mov	r0, r3
 8000344:	eba4 0408 	sub.w	r4, r4, r8
 8000348:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800034c:	e79f      	b.n	800028e <__udivmoddi4+0x96>
 800034e:	f1c7 0c20 	rsb	ip, r7, #32
 8000352:	40bb      	lsls	r3, r7
 8000354:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000358:	ea4e 0e03 	orr.w	lr, lr, r3
 800035c:	fa01 f407 	lsl.w	r4, r1, r7
 8000360:	fa20 f50c 	lsr.w	r5, r0, ip
 8000364:	fa21 f30c 	lsr.w	r3, r1, ip
 8000368:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800036c:	4325      	orrs	r5, r4
 800036e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000372:	0c2c      	lsrs	r4, r5, #16
 8000374:	fb08 3319 	mls	r3, r8, r9, r3
 8000378:	fa1f fa8e 	uxth.w	sl, lr
 800037c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000380:	fb09 f40a 	mul.w	r4, r9, sl
 8000384:	429c      	cmp	r4, r3
 8000386:	fa02 f207 	lsl.w	r2, r2, r7
 800038a:	fa00 f107 	lsl.w	r1, r0, r7
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1e 0303 	adds.w	r3, lr, r3
 8000394:	f109 30ff 	add.w	r0, r9, #4294967295
 8000398:	f080 8087 	bcs.w	80004aa <__udivmoddi4+0x2b2>
 800039c:	429c      	cmp	r4, r3
 800039e:	f240 8084 	bls.w	80004aa <__udivmoddi4+0x2b2>
 80003a2:	f1a9 0902 	sub.w	r9, r9, #2
 80003a6:	4473      	add	r3, lr
 80003a8:	1b1b      	subs	r3, r3, r4
 80003aa:	b2ad      	uxth	r5, r5
 80003ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b0:	fb08 3310 	mls	r3, r8, r0, r3
 80003b4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003b8:	fb00 fa0a 	mul.w	sl, r0, sl
 80003bc:	45a2      	cmp	sl, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1e 0404 	adds.w	r4, lr, r4
 80003c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c8:	d26b      	bcs.n	80004a2 <__udivmoddi4+0x2aa>
 80003ca:	45a2      	cmp	sl, r4
 80003cc:	d969      	bls.n	80004a2 <__udivmoddi4+0x2aa>
 80003ce:	3802      	subs	r0, #2
 80003d0:	4474      	add	r4, lr
 80003d2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d6:	fba0 8902 	umull	r8, r9, r0, r2
 80003da:	eba4 040a 	sub.w	r4, r4, sl
 80003de:	454c      	cmp	r4, r9
 80003e0:	46c2      	mov	sl, r8
 80003e2:	464b      	mov	r3, r9
 80003e4:	d354      	bcc.n	8000490 <__udivmoddi4+0x298>
 80003e6:	d051      	beq.n	800048c <__udivmoddi4+0x294>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d069      	beq.n	80004c0 <__udivmoddi4+0x2c8>
 80003ec:	ebb1 050a 	subs.w	r5, r1, sl
 80003f0:	eb64 0403 	sbc.w	r4, r4, r3
 80003f4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003f8:	40fd      	lsrs	r5, r7
 80003fa:	40fc      	lsrs	r4, r7
 80003fc:	ea4c 0505 	orr.w	r5, ip, r5
 8000400:	e9c6 5400 	strd	r5, r4, [r6]
 8000404:	2700      	movs	r7, #0
 8000406:	e747      	b.n	8000298 <__udivmoddi4+0xa0>
 8000408:	f1c2 0320 	rsb	r3, r2, #32
 800040c:	fa20 f703 	lsr.w	r7, r0, r3
 8000410:	4095      	lsls	r5, r2
 8000412:	fa01 f002 	lsl.w	r0, r1, r2
 8000416:	fa21 f303 	lsr.w	r3, r1, r3
 800041a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800041e:	4338      	orrs	r0, r7
 8000420:	0c01      	lsrs	r1, r0, #16
 8000422:	fbb3 f7fe 	udiv	r7, r3, lr
 8000426:	fa1f f885 	uxth.w	r8, r5
 800042a:	fb0e 3317 	mls	r3, lr, r7, r3
 800042e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000432:	fb07 f308 	mul.w	r3, r7, r8
 8000436:	428b      	cmp	r3, r1
 8000438:	fa04 f402 	lsl.w	r4, r4, r2
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x256>
 800043e:	1869      	adds	r1, r5, r1
 8000440:	f107 3cff 	add.w	ip, r7, #4294967295
 8000444:	d22f      	bcs.n	80004a6 <__udivmoddi4+0x2ae>
 8000446:	428b      	cmp	r3, r1
 8000448:	d92d      	bls.n	80004a6 <__udivmoddi4+0x2ae>
 800044a:	3f02      	subs	r7, #2
 800044c:	4429      	add	r1, r5
 800044e:	1acb      	subs	r3, r1, r3
 8000450:	b281      	uxth	r1, r0
 8000452:	fbb3 f0fe 	udiv	r0, r3, lr
 8000456:	fb0e 3310 	mls	r3, lr, r0, r3
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb00 f308 	mul.w	r3, r0, r8
 8000462:	428b      	cmp	r3, r1
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x27e>
 8000466:	1869      	adds	r1, r5, r1
 8000468:	f100 3cff 	add.w	ip, r0, #4294967295
 800046c:	d217      	bcs.n	800049e <__udivmoddi4+0x2a6>
 800046e:	428b      	cmp	r3, r1
 8000470:	d915      	bls.n	800049e <__udivmoddi4+0x2a6>
 8000472:	3802      	subs	r0, #2
 8000474:	4429      	add	r1, r5
 8000476:	1ac9      	subs	r1, r1, r3
 8000478:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047c:	e73b      	b.n	80002f6 <__udivmoddi4+0xfe>
 800047e:	4637      	mov	r7, r6
 8000480:	4630      	mov	r0, r6
 8000482:	e709      	b.n	8000298 <__udivmoddi4+0xa0>
 8000484:	4607      	mov	r7, r0
 8000486:	e6e7      	b.n	8000258 <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fb      	b.n	8000284 <__udivmoddi4+0x8c>
 800048c:	4541      	cmp	r1, r8
 800048e:	d2ab      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000490:	ebb8 0a02 	subs.w	sl, r8, r2
 8000494:	eb69 020e 	sbc.w	r2, r9, lr
 8000498:	3801      	subs	r0, #1
 800049a:	4613      	mov	r3, r2
 800049c:	e7a4      	b.n	80003e8 <__udivmoddi4+0x1f0>
 800049e:	4660      	mov	r0, ip
 80004a0:	e7e9      	b.n	8000476 <__udivmoddi4+0x27e>
 80004a2:	4618      	mov	r0, r3
 80004a4:	e795      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a6:	4667      	mov	r7, ip
 80004a8:	e7d1      	b.n	800044e <__udivmoddi4+0x256>
 80004aa:	4681      	mov	r9, r0
 80004ac:	e77c      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004ae:	3802      	subs	r0, #2
 80004b0:	442c      	add	r4, r5
 80004b2:	e747      	b.n	8000344 <__udivmoddi4+0x14c>
 80004b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b8:	442b      	add	r3, r5
 80004ba:	e72f      	b.n	800031c <__udivmoddi4+0x124>
 80004bc:	4638      	mov	r0, r7
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xda>
 80004c0:	4637      	mov	r7, r6
 80004c2:	e6e9      	b.n	8000298 <__udivmoddi4+0xa0>

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004cc:	f000 fc00 	bl	8000cd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d0:	f000 f81c 	bl	800050c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d4:	f000 f930 	bl	8000738 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004d8:	f000 f89a 	bl	8000610 <MX_I2C1_Init>
  MX_I2S3_Init();
 80004dc:	f000 f8c6 	bl	800066c <MX_I2S3_Init>
  MX_SPI1_Init();
 80004e0:	f000 f8f4 	bl	80006cc <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004e4:	f006 fe68 	bl	80071b8 <MX_USB_HOST_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004e8:	f006 fe8c 	bl	8007204 <MX_USB_HOST_Process>

    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80004ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004f0:	4805      	ldr	r0, [pc, #20]	; (8000508 <main+0x40>)
 80004f2:	f000 ff46 	bl	8001382 <HAL_GPIO_TogglePin>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 80004f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004fa:	4803      	ldr	r0, [pc, #12]	; (8000508 <main+0x40>)
 80004fc:	f000 ff41 	bl	8001382 <HAL_GPIO_TogglePin>
    HAL_Delay(200);
 8000500:	20c8      	movs	r0, #200	; 0xc8
 8000502:	f000 fc57 	bl	8000db4 <HAL_Delay>
    MX_USB_HOST_Process();
 8000506:	e7ef      	b.n	80004e8 <main+0x20>
 8000508:	40020c00 	.word	0x40020c00

0800050c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b098      	sub	sp, #96	; 0x60
 8000510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000512:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000516:	2230      	movs	r2, #48	; 0x30
 8000518:	2100      	movs	r1, #0
 800051a:	4618      	mov	r0, r3
 800051c:	f007 f98e 	bl	800783c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000520:	f107 031c 	add.w	r3, r7, #28
 8000524:	2200      	movs	r2, #0
 8000526:	601a      	str	r2, [r3, #0]
 8000528:	605a      	str	r2, [r3, #4]
 800052a:	609a      	str	r2, [r3, #8]
 800052c:	60da      	str	r2, [r3, #12]
 800052e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000530:	f107 030c 	add.w	r3, r7, #12
 8000534:	2200      	movs	r2, #0
 8000536:	601a      	str	r2, [r3, #0]
 8000538:	605a      	str	r2, [r3, #4]
 800053a:	609a      	str	r2, [r3, #8]
 800053c:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800053e:	2300      	movs	r3, #0
 8000540:	60bb      	str	r3, [r7, #8]
 8000542:	4b31      	ldr	r3, [pc, #196]	; (8000608 <SystemClock_Config+0xfc>)
 8000544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000546:	4a30      	ldr	r2, [pc, #192]	; (8000608 <SystemClock_Config+0xfc>)
 8000548:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800054c:	6413      	str	r3, [r2, #64]	; 0x40
 800054e:	4b2e      	ldr	r3, [pc, #184]	; (8000608 <SystemClock_Config+0xfc>)
 8000550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000556:	60bb      	str	r3, [r7, #8]
 8000558:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800055a:	2300      	movs	r3, #0
 800055c:	607b      	str	r3, [r7, #4]
 800055e:	4b2b      	ldr	r3, [pc, #172]	; (800060c <SystemClock_Config+0x100>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	4a2a      	ldr	r2, [pc, #168]	; (800060c <SystemClock_Config+0x100>)
 8000564:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000568:	6013      	str	r3, [r2, #0]
 800056a:	4b28      	ldr	r3, [pc, #160]	; (800060c <SystemClock_Config+0x100>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000572:	607b      	str	r3, [r7, #4]
 8000574:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000576:	2301      	movs	r3, #1
 8000578:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800057a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800057e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000580:	2302      	movs	r3, #2
 8000582:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000584:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000588:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800058a:	2308      	movs	r3, #8
 800058c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 800058e:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000592:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000594:	2302      	movs	r3, #2
 8000596:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000598:	2307      	movs	r3, #7
 800059a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800059c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80005a0:	4618      	mov	r0, r3
 80005a2:	f003 f9d3 	bl	800394c <HAL_RCC_OscConfig>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d001      	beq.n	80005b0 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80005ac:	f000 f9c2 	bl	8000934 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b0:	230f      	movs	r3, #15
 80005b2:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b4:	2302      	movs	r3, #2
 80005b6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b8:	2300      	movs	r3, #0
 80005ba:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005bc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005c0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005c6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005c8:	f107 031c 	add.w	r3, r7, #28
 80005cc:	2105      	movs	r1, #5
 80005ce:	4618      	mov	r0, r3
 80005d0:	f003 fc2c 	bl	8003e2c <HAL_RCC_ClockConfig>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80005da:	f000 f9ab 	bl	8000934 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80005de:	2301      	movs	r3, #1
 80005e0:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80005e2:	23c0      	movs	r3, #192	; 0xc0
 80005e4:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80005e6:	2302      	movs	r3, #2
 80005e8:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80005ea:	f107 030c 	add.w	r3, r7, #12
 80005ee:	4618      	mov	r0, r3
 80005f0:	f003 fdfa 	bl	80041e8 <HAL_RCCEx_PeriphCLKConfig>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80005fa:	f000 f99b 	bl	8000934 <Error_Handler>
  }
}
 80005fe:	bf00      	nop
 8000600:	3760      	adds	r7, #96	; 0x60
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	40023800 	.word	0x40023800
 800060c:	40007000 	.word	0x40007000

08000610 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000614:	4b12      	ldr	r3, [pc, #72]	; (8000660 <MX_I2C1_Init+0x50>)
 8000616:	4a13      	ldr	r2, [pc, #76]	; (8000664 <MX_I2C1_Init+0x54>)
 8000618:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800061a:	4b11      	ldr	r3, [pc, #68]	; (8000660 <MX_I2C1_Init+0x50>)
 800061c:	4a12      	ldr	r2, [pc, #72]	; (8000668 <MX_I2C1_Init+0x58>)
 800061e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000620:	4b0f      	ldr	r3, [pc, #60]	; (8000660 <MX_I2C1_Init+0x50>)
 8000622:	2200      	movs	r2, #0
 8000624:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000626:	4b0e      	ldr	r3, [pc, #56]	; (8000660 <MX_I2C1_Init+0x50>)
 8000628:	2200      	movs	r2, #0
 800062a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800062c:	4b0c      	ldr	r3, [pc, #48]	; (8000660 <MX_I2C1_Init+0x50>)
 800062e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000632:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000634:	4b0a      	ldr	r3, [pc, #40]	; (8000660 <MX_I2C1_Init+0x50>)
 8000636:	2200      	movs	r2, #0
 8000638:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800063a:	4b09      	ldr	r3, [pc, #36]	; (8000660 <MX_I2C1_Init+0x50>)
 800063c:	2200      	movs	r2, #0
 800063e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000640:	4b07      	ldr	r3, [pc, #28]	; (8000660 <MX_I2C1_Init+0x50>)
 8000642:	2200      	movs	r2, #0
 8000644:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000646:	4b06      	ldr	r3, [pc, #24]	; (8000660 <MX_I2C1_Init+0x50>)
 8000648:	2200      	movs	r2, #0
 800064a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800064c:	4804      	ldr	r0, [pc, #16]	; (8000660 <MX_I2C1_Init+0x50>)
 800064e:	f002 fba5 	bl	8002d9c <HAL_I2C_Init>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000658:	f000 f96c 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800065c:	bf00      	nop
 800065e:	bd80      	pop	{r7, pc}
 8000660:	200000c0 	.word	0x200000c0
 8000664:	40005400 	.word	0x40005400
 8000668:	000186a0 	.word	0x000186a0

0800066c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000670:	4b13      	ldr	r3, [pc, #76]	; (80006c0 <MX_I2S3_Init+0x54>)
 8000672:	4a14      	ldr	r2, [pc, #80]	; (80006c4 <MX_I2S3_Init+0x58>)
 8000674:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000676:	4b12      	ldr	r3, [pc, #72]	; (80006c0 <MX_I2S3_Init+0x54>)
 8000678:	f44f 7200 	mov.w	r2, #512	; 0x200
 800067c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800067e:	4b10      	ldr	r3, [pc, #64]	; (80006c0 <MX_I2S3_Init+0x54>)
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000684:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <MX_I2S3_Init+0x54>)
 8000686:	2200      	movs	r2, #0
 8000688:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800068a:	4b0d      	ldr	r3, [pc, #52]	; (80006c0 <MX_I2S3_Init+0x54>)
 800068c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000690:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000692:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <MX_I2S3_Init+0x54>)
 8000694:	4a0c      	ldr	r2, [pc, #48]	; (80006c8 <MX_I2S3_Init+0x5c>)
 8000696:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000698:	4b09      	ldr	r3, [pc, #36]	; (80006c0 <MX_I2S3_Init+0x54>)
 800069a:	2200      	movs	r2, #0
 800069c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800069e:	4b08      	ldr	r3, [pc, #32]	; (80006c0 <MX_I2S3_Init+0x54>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006a4:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <MX_I2S3_Init+0x54>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006aa:	4805      	ldr	r0, [pc, #20]	; (80006c0 <MX_I2S3_Init+0x54>)
 80006ac:	f002 fcae 	bl	800300c <HAL_I2S_Init>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006b6:	f000 f93d 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	2000016c 	.word	0x2000016c
 80006c4:	40003c00 	.word	0x40003c00
 80006c8:	00017700 	.word	0x00017700

080006cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006d0:	4b17      	ldr	r3, [pc, #92]	; (8000730 <MX_SPI1_Init+0x64>)
 80006d2:	4a18      	ldr	r2, [pc, #96]	; (8000734 <MX_SPI1_Init+0x68>)
 80006d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006d6:	4b16      	ldr	r3, [pc, #88]	; (8000730 <MX_SPI1_Init+0x64>)
 80006d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006de:	4b14      	ldr	r3, [pc, #80]	; (8000730 <MX_SPI1_Init+0x64>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006e4:	4b12      	ldr	r3, [pc, #72]	; (8000730 <MX_SPI1_Init+0x64>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006ea:	4b11      	ldr	r3, [pc, #68]	; (8000730 <MX_SPI1_Init+0x64>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006f0:	4b0f      	ldr	r3, [pc, #60]	; (8000730 <MX_SPI1_Init+0x64>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006f6:	4b0e      	ldr	r3, [pc, #56]	; (8000730 <MX_SPI1_Init+0x64>)
 80006f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006fc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006fe:	4b0c      	ldr	r3, [pc, #48]	; (8000730 <MX_SPI1_Init+0x64>)
 8000700:	2200      	movs	r2, #0
 8000702:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000704:	4b0a      	ldr	r3, [pc, #40]	; (8000730 <MX_SPI1_Init+0x64>)
 8000706:	2200      	movs	r2, #0
 8000708:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800070a:	4b09      	ldr	r3, [pc, #36]	; (8000730 <MX_SPI1_Init+0x64>)
 800070c:	2200      	movs	r2, #0
 800070e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000710:	4b07      	ldr	r3, [pc, #28]	; (8000730 <MX_SPI1_Init+0x64>)
 8000712:	2200      	movs	r2, #0
 8000714:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000716:	4b06      	ldr	r3, [pc, #24]	; (8000730 <MX_SPI1_Init+0x64>)
 8000718:	220a      	movs	r2, #10
 800071a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800071c:	4804      	ldr	r0, [pc, #16]	; (8000730 <MX_SPI1_Init+0x64>)
 800071e:	f003 fea1 	bl	8004464 <HAL_SPI_Init>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000728:	f000 f904 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800072c:	bf00      	nop
 800072e:	bd80      	pop	{r7, pc}
 8000730:	20000114 	.word	0x20000114
 8000734:	40013000 	.word	0x40013000

08000738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b08c      	sub	sp, #48	; 0x30
 800073c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073e:	f107 031c 	add.w	r3, r7, #28
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
 800074a:	60da      	str	r2, [r3, #12]
 800074c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800074e:	2300      	movs	r3, #0
 8000750:	61bb      	str	r3, [r7, #24]
 8000752:	4b71      	ldr	r3, [pc, #452]	; (8000918 <MX_GPIO_Init+0x1e0>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	4a70      	ldr	r2, [pc, #448]	; (8000918 <MX_GPIO_Init+0x1e0>)
 8000758:	f043 0310 	orr.w	r3, r3, #16
 800075c:	6313      	str	r3, [r2, #48]	; 0x30
 800075e:	4b6e      	ldr	r3, [pc, #440]	; (8000918 <MX_GPIO_Init+0x1e0>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	f003 0310 	and.w	r3, r3, #16
 8000766:	61bb      	str	r3, [r7, #24]
 8000768:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]
 800076e:	4b6a      	ldr	r3, [pc, #424]	; (8000918 <MX_GPIO_Init+0x1e0>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	4a69      	ldr	r2, [pc, #420]	; (8000918 <MX_GPIO_Init+0x1e0>)
 8000774:	f043 0304 	orr.w	r3, r3, #4
 8000778:	6313      	str	r3, [r2, #48]	; 0x30
 800077a:	4b67      	ldr	r3, [pc, #412]	; (8000918 <MX_GPIO_Init+0x1e0>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077e:	f003 0304 	and.w	r3, r3, #4
 8000782:	617b      	str	r3, [r7, #20]
 8000784:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000786:	2300      	movs	r3, #0
 8000788:	613b      	str	r3, [r7, #16]
 800078a:	4b63      	ldr	r3, [pc, #396]	; (8000918 <MX_GPIO_Init+0x1e0>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a62      	ldr	r2, [pc, #392]	; (8000918 <MX_GPIO_Init+0x1e0>)
 8000790:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b60      	ldr	r3, [pc, #384]	; (8000918 <MX_GPIO_Init+0x1e0>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800079e:	613b      	str	r3, [r7, #16]
 80007a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	60fb      	str	r3, [r7, #12]
 80007a6:	4b5c      	ldr	r3, [pc, #368]	; (8000918 <MX_GPIO_Init+0x1e0>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	4a5b      	ldr	r2, [pc, #364]	; (8000918 <MX_GPIO_Init+0x1e0>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6313      	str	r3, [r2, #48]	; 0x30
 80007b2:	4b59      	ldr	r3, [pc, #356]	; (8000918 <MX_GPIO_Init+0x1e0>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	60bb      	str	r3, [r7, #8]
 80007c2:	4b55      	ldr	r3, [pc, #340]	; (8000918 <MX_GPIO_Init+0x1e0>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c6:	4a54      	ldr	r2, [pc, #336]	; (8000918 <MX_GPIO_Init+0x1e0>)
 80007c8:	f043 0302 	orr.w	r3, r3, #2
 80007cc:	6313      	str	r3, [r2, #48]	; 0x30
 80007ce:	4b52      	ldr	r3, [pc, #328]	; (8000918 <MX_GPIO_Init+0x1e0>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	f003 0302 	and.w	r3, r3, #2
 80007d6:	60bb      	str	r3, [r7, #8]
 80007d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	4b4e      	ldr	r3, [pc, #312]	; (8000918 <MX_GPIO_Init+0x1e0>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	4a4d      	ldr	r2, [pc, #308]	; (8000918 <MX_GPIO_Init+0x1e0>)
 80007e4:	f043 0308 	orr.w	r3, r3, #8
 80007e8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ea:	4b4b      	ldr	r3, [pc, #300]	; (8000918 <MX_GPIO_Init+0x1e0>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	f003 0308 	and.w	r3, r3, #8
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007f6:	2200      	movs	r2, #0
 80007f8:	2108      	movs	r1, #8
 80007fa:	4848      	ldr	r0, [pc, #288]	; (800091c <MX_GPIO_Init+0x1e4>)
 80007fc:	f000 fda8 	bl	8001350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000800:	2201      	movs	r2, #1
 8000802:	2101      	movs	r1, #1
 8000804:	4846      	ldr	r0, [pc, #280]	; (8000920 <MX_GPIO_Init+0x1e8>)
 8000806:	f000 fda3 	bl	8001350 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|LD3_Pin|LD5_Pin|LD6_Pin
 800080a:	2200      	movs	r2, #0
 800080c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000810:	4844      	ldr	r0, [pc, #272]	; (8000924 <MX_GPIO_Init+0x1ec>)
 8000812:	f000 fd9d 	bl	8001350 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000816:	2308      	movs	r3, #8
 8000818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081a:	2301      	movs	r3, #1
 800081c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000822:	2300      	movs	r3, #0
 8000824:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000826:	f107 031c 	add.w	r3, r7, #28
 800082a:	4619      	mov	r1, r3
 800082c:	483b      	ldr	r0, [pc, #236]	; (800091c <MX_GPIO_Init+0x1e4>)
 800082e:	f000 fbf5 	bl	800101c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000832:	2301      	movs	r3, #1
 8000834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000836:	2301      	movs	r3, #1
 8000838:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083e:	2300      	movs	r3, #0
 8000840:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	4619      	mov	r1, r3
 8000848:	4835      	ldr	r0, [pc, #212]	; (8000920 <MX_GPIO_Init+0x1e8>)
 800084a:	f000 fbe7 	bl	800101c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800084e:	2308      	movs	r3, #8
 8000850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000852:	2302      	movs	r3, #2
 8000854:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	2300      	movs	r3, #0
 800085c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800085e:	2305      	movs	r3, #5
 8000860:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000862:	f107 031c 	add.w	r3, r7, #28
 8000866:	4619      	mov	r1, r3
 8000868:	482d      	ldr	r0, [pc, #180]	; (8000920 <MX_GPIO_Init+0x1e8>)
 800086a:	f000 fbd7 	bl	800101c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800086e:	2301      	movs	r3, #1
 8000870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000872:	4b2d      	ldr	r3, [pc, #180]	; (8000928 <MX_GPIO_Init+0x1f0>)
 8000874:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	2300      	movs	r3, #0
 8000878:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800087a:	f107 031c 	add.w	r3, r7, #28
 800087e:	4619      	mov	r1, r3
 8000880:	482a      	ldr	r0, [pc, #168]	; (800092c <MX_GPIO_Init+0x1f4>)
 8000882:	f000 fbcb 	bl	800101c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000886:	2304      	movs	r3, #4
 8000888:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800088a:	2300      	movs	r3, #0
 800088c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	4619      	mov	r1, r3
 8000898:	4825      	ldr	r0, [pc, #148]	; (8000930 <MX_GPIO_Init+0x1f8>)
 800089a:	f000 fbbf 	bl	800101c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800089e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a4:	2302      	movs	r3, #2
 80008a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ac:	2300      	movs	r3, #0
 80008ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008b0:	2305      	movs	r3, #5
 80008b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008b4:	f107 031c 	add.w	r3, r7, #28
 80008b8:	4619      	mov	r1, r3
 80008ba:	481d      	ldr	r0, [pc, #116]	; (8000930 <MX_GPIO_Init+0x1f8>)
 80008bc:	f000 fbae 	bl	800101c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_12|LD3_Pin|LD5_Pin|LD6_Pin
 80008c0:	f24f 0310 	movw	r3, #61456	; 0xf010
 80008c4:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c6:	2301      	movs	r3, #1
 80008c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ce:	2300      	movs	r3, #0
 80008d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008d2:	f107 031c 	add.w	r3, r7, #28
 80008d6:	4619      	mov	r1, r3
 80008d8:	4812      	ldr	r0, [pc, #72]	; (8000924 <MX_GPIO_Init+0x1ec>)
 80008da:	f000 fb9f 	bl	800101c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80008de:	2320      	movs	r3, #32
 80008e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008e2:	2300      	movs	r3, #0
 80008e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	2300      	movs	r3, #0
 80008e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	4619      	mov	r1, r3
 80008f0:	480c      	ldr	r0, [pc, #48]	; (8000924 <MX_GPIO_Init+0x1ec>)
 80008f2:	f000 fb93 	bl	800101c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80008f6:	2302      	movs	r3, #2
 80008f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008fa:	4b0b      	ldr	r3, [pc, #44]	; (8000928 <MX_GPIO_Init+0x1f0>)
 80008fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000902:	f107 031c 	add.w	r3, r7, #28
 8000906:	4619      	mov	r1, r3
 8000908:	4804      	ldr	r0, [pc, #16]	; (800091c <MX_GPIO_Init+0x1e4>)
 800090a:	f000 fb87 	bl	800101c <HAL_GPIO_Init>

}
 800090e:	bf00      	nop
 8000910:	3730      	adds	r7, #48	; 0x30
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	40023800 	.word	0x40023800
 800091c:	40021000 	.word	0x40021000
 8000920:	40020800 	.word	0x40020800
 8000924:	40020c00 	.word	0x40020c00
 8000928:	10120000 	.word	0x10120000
 800092c:	40020000 	.word	0x40020000
 8000930:	40020400 	.word	0x40020400

08000934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000938:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800093a:	e7fe      	b.n	800093a <Error_Handler+0x6>

0800093c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	607b      	str	r3, [r7, #4]
 8000946:	4b10      	ldr	r3, [pc, #64]	; (8000988 <HAL_MspInit+0x4c>)
 8000948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800094a:	4a0f      	ldr	r2, [pc, #60]	; (8000988 <HAL_MspInit+0x4c>)
 800094c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000950:	6453      	str	r3, [r2, #68]	; 0x44
 8000952:	4b0d      	ldr	r3, [pc, #52]	; (8000988 <HAL_MspInit+0x4c>)
 8000954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000956:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800095e:	2300      	movs	r3, #0
 8000960:	603b      	str	r3, [r7, #0]
 8000962:	4b09      	ldr	r3, [pc, #36]	; (8000988 <HAL_MspInit+0x4c>)
 8000964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000966:	4a08      	ldr	r2, [pc, #32]	; (8000988 <HAL_MspInit+0x4c>)
 8000968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800096c:	6413      	str	r3, [r2, #64]	; 0x40
 800096e:	4b06      	ldr	r3, [pc, #24]	; (8000988 <HAL_MspInit+0x4c>)
 8000970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000976:	603b      	str	r3, [r7, #0]
 8000978:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800097a:	2007      	movs	r0, #7
 800097c:	f000 fb0c 	bl	8000f98 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000980:	bf00      	nop
 8000982:	3708      	adds	r7, #8
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}
 8000988:	40023800 	.word	0x40023800

0800098c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b08a      	sub	sp, #40	; 0x28
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000994:	f107 0314 	add.w	r3, r7, #20
 8000998:	2200      	movs	r2, #0
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	605a      	str	r2, [r3, #4]
 800099e:	609a      	str	r2, [r3, #8]
 80009a0:	60da      	str	r2, [r3, #12]
 80009a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	681b      	ldr	r3, [r3, #0]
 80009a8:	4a19      	ldr	r2, [pc, #100]	; (8000a10 <HAL_I2C_MspInit+0x84>)
 80009aa:	4293      	cmp	r3, r2
 80009ac:	d12c      	bne.n	8000a08 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	613b      	str	r3, [r7, #16]
 80009b2:	4b18      	ldr	r3, [pc, #96]	; (8000a14 <HAL_I2C_MspInit+0x88>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b6:	4a17      	ldr	r2, [pc, #92]	; (8000a14 <HAL_I2C_MspInit+0x88>)
 80009b8:	f043 0302 	orr.w	r3, r3, #2
 80009bc:	6313      	str	r3, [r2, #48]	; 0x30
 80009be:	4b15      	ldr	r3, [pc, #84]	; (8000a14 <HAL_I2C_MspInit+0x88>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c2:	f003 0302 	and.w	r3, r3, #2
 80009c6:	613b      	str	r3, [r7, #16]
 80009c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009ca:	f44f 7310 	mov.w	r3, #576	; 0x240
 80009ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009d0:	2312      	movs	r3, #18
 80009d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009d4:	2301      	movs	r3, #1
 80009d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d8:	2300      	movs	r3, #0
 80009da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009dc:	2304      	movs	r3, #4
 80009de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e0:	f107 0314 	add.w	r3, r7, #20
 80009e4:	4619      	mov	r1, r3
 80009e6:	480c      	ldr	r0, [pc, #48]	; (8000a18 <HAL_I2C_MspInit+0x8c>)
 80009e8:	f000 fb18 	bl	800101c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009ec:	2300      	movs	r3, #0
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	4b08      	ldr	r3, [pc, #32]	; (8000a14 <HAL_I2C_MspInit+0x88>)
 80009f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f4:	4a07      	ldr	r2, [pc, #28]	; (8000a14 <HAL_I2C_MspInit+0x88>)
 80009f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009fa:	6413      	str	r3, [r2, #64]	; 0x40
 80009fc:	4b05      	ldr	r3, [pc, #20]	; (8000a14 <HAL_I2C_MspInit+0x88>)
 80009fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a04:	60fb      	str	r3, [r7, #12]
 8000a06:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a08:	bf00      	nop
 8000a0a:	3728      	adds	r7, #40	; 0x28
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	40005400 	.word	0x40005400
 8000a14:	40023800 	.word	0x40023800
 8000a18:	40020400 	.word	0x40020400

08000a1c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08a      	sub	sp, #40	; 0x28
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a24:	f107 0314 	add.w	r3, r7, #20
 8000a28:	2200      	movs	r2, #0
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	605a      	str	r2, [r3, #4]
 8000a2e:	609a      	str	r2, [r3, #8]
 8000a30:	60da      	str	r2, [r3, #12]
 8000a32:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a28      	ldr	r2, [pc, #160]	; (8000adc <HAL_I2S_MspInit+0xc0>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d14a      	bne.n	8000ad4 <HAL_I2S_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	613b      	str	r3, [r7, #16]
 8000a42:	4b27      	ldr	r3, [pc, #156]	; (8000ae0 <HAL_I2S_MspInit+0xc4>)
 8000a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a46:	4a26      	ldr	r2, [pc, #152]	; (8000ae0 <HAL_I2S_MspInit+0xc4>)
 8000a48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a4c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a4e:	4b24      	ldr	r3, [pc, #144]	; (8000ae0 <HAL_I2S_MspInit+0xc4>)
 8000a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a56:	613b      	str	r3, [r7, #16]
 8000a58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	60fb      	str	r3, [r7, #12]
 8000a5e:	4b20      	ldr	r3, [pc, #128]	; (8000ae0 <HAL_I2S_MspInit+0xc4>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	4a1f      	ldr	r2, [pc, #124]	; (8000ae0 <HAL_I2S_MspInit+0xc4>)
 8000a64:	f043 0301 	orr.w	r3, r3, #1
 8000a68:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6a:	4b1d      	ldr	r3, [pc, #116]	; (8000ae0 <HAL_I2S_MspInit+0xc4>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	f003 0301 	and.w	r3, r3, #1
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	60bb      	str	r3, [r7, #8]
 8000a7a:	4b19      	ldr	r3, [pc, #100]	; (8000ae0 <HAL_I2S_MspInit+0xc4>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	4a18      	ldr	r2, [pc, #96]	; (8000ae0 <HAL_I2S_MspInit+0xc4>)
 8000a80:	f043 0304 	orr.w	r3, r3, #4
 8000a84:	6313      	str	r3, [r2, #48]	; 0x30
 8000a86:	4b16      	ldr	r3, [pc, #88]	; (8000ae0 <HAL_I2S_MspInit+0xc4>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	f003 0304 	and.w	r3, r3, #4
 8000a8e:	60bb      	str	r3, [r7, #8]
 8000a90:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000a92:	2310      	movs	r3, #16
 8000a94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a96:	2302      	movs	r3, #2
 8000a98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000aa2:	2306      	movs	r3, #6
 8000aa4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000aa6:	f107 0314 	add.w	r3, r7, #20
 8000aaa:	4619      	mov	r1, r3
 8000aac:	480d      	ldr	r0, [pc, #52]	; (8000ae4 <HAL_I2S_MspInit+0xc8>)
 8000aae:	f000 fab5 	bl	800101c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000ab2:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000ab6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab8:	2302      	movs	r3, #2
 8000aba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	2300      	movs	r3, #0
 8000abe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ac4:	2306      	movs	r3, #6
 8000ac6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ac8:	f107 0314 	add.w	r3, r7, #20
 8000acc:	4619      	mov	r1, r3
 8000ace:	4806      	ldr	r0, [pc, #24]	; (8000ae8 <HAL_I2S_MspInit+0xcc>)
 8000ad0:	f000 faa4 	bl	800101c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000ad4:	bf00      	nop
 8000ad6:	3728      	adds	r7, #40	; 0x28
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40003c00 	.word	0x40003c00
 8000ae0:	40023800 	.word	0x40023800
 8000ae4:	40020000 	.word	0x40020000
 8000ae8:	40020800 	.word	0x40020800

08000aec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b08a      	sub	sp, #40	; 0x28
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af4:	f107 0314 	add.w	r3, r7, #20
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
 8000afc:	605a      	str	r2, [r3, #4]
 8000afe:	609a      	str	r2, [r3, #8]
 8000b00:	60da      	str	r2, [r3, #12]
 8000b02:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a19      	ldr	r2, [pc, #100]	; (8000b70 <HAL_SPI_MspInit+0x84>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d12b      	bne.n	8000b66 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	613b      	str	r3, [r7, #16]
 8000b12:	4b18      	ldr	r3, [pc, #96]	; (8000b74 <HAL_SPI_MspInit+0x88>)
 8000b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b16:	4a17      	ldr	r2, [pc, #92]	; (8000b74 <HAL_SPI_MspInit+0x88>)
 8000b18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b1c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b1e:	4b15      	ldr	r3, [pc, #84]	; (8000b74 <HAL_SPI_MspInit+0x88>)
 8000b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b26:	613b      	str	r3, [r7, #16]
 8000b28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <HAL_SPI_MspInit+0x88>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b32:	4a10      	ldr	r2, [pc, #64]	; (8000b74 <HAL_SPI_MspInit+0x88>)
 8000b34:	f043 0301 	orr.w	r3, r3, #1
 8000b38:	6313      	str	r3, [r2, #48]	; 0x30
 8000b3a:	4b0e      	ldr	r3, [pc, #56]	; (8000b74 <HAL_SPI_MspInit+0x88>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	60fb      	str	r3, [r7, #12]
 8000b44:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000b46:	23e0      	movs	r3, #224	; 0xe0
 8000b48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b52:	2300      	movs	r3, #0
 8000b54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b56:	2305      	movs	r3, #5
 8000b58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5a:	f107 0314 	add.w	r3, r7, #20
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4805      	ldr	r0, [pc, #20]	; (8000b78 <HAL_SPI_MspInit+0x8c>)
 8000b62:	f000 fa5b 	bl	800101c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b66:	bf00      	nop
 8000b68:	3728      	adds	r7, #40	; 0x28
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40013000 	.word	0x40013000
 8000b74:	40023800 	.word	0x40023800
 8000b78:	40020000 	.word	0x40020000

08000b7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <NMI_Handler+0x4>

08000b82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b86:	e7fe      	b.n	8000b86 <HardFault_Handler+0x4>

08000b88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b8c:	e7fe      	b.n	8000b8c <MemManage_Handler+0x4>

08000b8e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b8e:	b480      	push	{r7}
 8000b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b92:	e7fe      	b.n	8000b92 <BusFault_Handler+0x4>

08000b94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b98:	e7fe      	b.n	8000b98 <UsageFault_Handler+0x4>

08000b9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b9e:	bf00      	nop
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr

08000bc4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc8:	f000 f8d4 	bl	8000d74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bcc:	bf00      	nop
 8000bce:	bd80      	pop	{r7, pc}

08000bd0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000bd4:	4802      	ldr	r0, [pc, #8]	; (8000be0 <OTG_FS_IRQHandler+0x10>)
 8000bd6:	f000 fe7f 	bl	80018d8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000bda:	bf00      	nop
 8000bdc:	bd80      	pop	{r7, pc}
 8000bde:	bf00      	nop
 8000be0:	20000590 	.word	0x20000590

08000be4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b086      	sub	sp, #24
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bec:	4a14      	ldr	r2, [pc, #80]	; (8000c40 <_sbrk+0x5c>)
 8000bee:	4b15      	ldr	r3, [pc, #84]	; (8000c44 <_sbrk+0x60>)
 8000bf0:	1ad3      	subs	r3, r2, r3
 8000bf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bf8:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <_sbrk+0x64>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d102      	bne.n	8000c06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c00:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <_sbrk+0x64>)
 8000c02:	4a12      	ldr	r2, [pc, #72]	; (8000c4c <_sbrk+0x68>)
 8000c04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c06:	4b10      	ldr	r3, [pc, #64]	; (8000c48 <_sbrk+0x64>)
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4413      	add	r3, r2
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d207      	bcs.n	8000c24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c14:	f006 fdd8 	bl	80077c8 <__errno>
 8000c18:	4602      	mov	r2, r0
 8000c1a:	230c      	movs	r3, #12
 8000c1c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c22:	e009      	b.n	8000c38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c24:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <_sbrk+0x64>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c2a:	4b07      	ldr	r3, [pc, #28]	; (8000c48 <_sbrk+0x64>)
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4413      	add	r3, r2
 8000c32:	4a05      	ldr	r2, [pc, #20]	; (8000c48 <_sbrk+0x64>)
 8000c34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c36:	68fb      	ldr	r3, [r7, #12]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3718      	adds	r7, #24
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	20020000 	.word	0x20020000
 8000c44:	00000400 	.word	0x00000400
 8000c48:	200000ac 	.word	0x200000ac
 8000c4c:	20000858 	.word	0x20000858

08000c50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c54:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <SystemInit+0x28>)
 8000c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c5a:	4a07      	ldr	r2, [pc, #28]	; (8000c78 <SystemInit+0x28>)
 8000c5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c64:	4b04      	ldr	r3, [pc, #16]	; (8000c78 <SystemInit+0x28>)
 8000c66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c6a:	609a      	str	r2, [r3, #8]
#endif
}
 8000c6c:	bf00      	nop
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	e000ed00 	.word	0xe000ed00

08000c7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cb4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000c80:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c82:	e003      	b.n	8000c8c <LoopCopyDataInit>

08000c84 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c84:	4b0c      	ldr	r3, [pc, #48]	; (8000cb8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000c86:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c88:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c8a:	3104      	adds	r1, #4

08000c8c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c8c:	480b      	ldr	r0, [pc, #44]	; (8000cbc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000c8e:	4b0c      	ldr	r3, [pc, #48]	; (8000cc0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000c90:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c92:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000c94:	d3f6      	bcc.n	8000c84 <CopyDataInit>
  ldr  r2, =_sbss
 8000c96:	4a0b      	ldr	r2, [pc, #44]	; (8000cc4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000c98:	e002      	b.n	8000ca0 <LoopFillZerobss>

08000c9a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000c9a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000c9c:	f842 3b04 	str.w	r3, [r2], #4

08000ca0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000ca0:	4b09      	ldr	r3, [pc, #36]	; (8000cc8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000ca2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000ca4:	d3f9      	bcc.n	8000c9a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000ca6:	f7ff ffd3 	bl	8000c50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000caa:	f006 fd93 	bl	80077d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cae:	f7ff fc0b 	bl	80004c8 <main>
  bx  lr    
 8000cb2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000cb4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000cb8:	08007a04 	.word	0x08007a04
  ldr  r0, =_sdata
 8000cbc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000cc0:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 8000cc4:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8000cc8:	20000858 	.word	0x20000858

08000ccc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ccc:	e7fe      	b.n	8000ccc <ADC_IRQHandler>
	...

08000cd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cd4:	4b0e      	ldr	r3, [pc, #56]	; (8000d10 <HAL_Init+0x40>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a0d      	ldr	r2, [pc, #52]	; (8000d10 <HAL_Init+0x40>)
 8000cda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ce0:	4b0b      	ldr	r3, [pc, #44]	; (8000d10 <HAL_Init+0x40>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a0a      	ldr	r2, [pc, #40]	; (8000d10 <HAL_Init+0x40>)
 8000ce6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cec:	4b08      	ldr	r3, [pc, #32]	; (8000d10 <HAL_Init+0x40>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a07      	ldr	r2, [pc, #28]	; (8000d10 <HAL_Init+0x40>)
 8000cf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cf6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cf8:	2003      	movs	r0, #3
 8000cfa:	f000 f94d 	bl	8000f98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cfe:	2000      	movs	r0, #0
 8000d00:	f000 f808 	bl	8000d14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d04:	f7ff fe1a 	bl	800093c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40023c00 	.word	0x40023c00

08000d14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d1c:	4b12      	ldr	r3, [pc, #72]	; (8000d68 <HAL_InitTick+0x54>)
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	4b12      	ldr	r3, [pc, #72]	; (8000d6c <HAL_InitTick+0x58>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	4619      	mov	r1, r3
 8000d26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d32:	4618      	mov	r0, r3
 8000d34:	f000 f965 	bl	8001002 <HAL_SYSTICK_Config>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e00e      	b.n	8000d60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2b0f      	cmp	r3, #15
 8000d46:	d80a      	bhi.n	8000d5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	6879      	ldr	r1, [r7, #4]
 8000d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d50:	f000 f92d 	bl	8000fae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d54:	4a06      	ldr	r2, [pc, #24]	; (8000d70 <HAL_InitTick+0x5c>)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	e000      	b.n	8000d60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d5e:	2301      	movs	r3, #1
}
 8000d60:	4618      	mov	r0, r3
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20000000 	.word	0x20000000
 8000d6c:	20000008 	.word	0x20000008
 8000d70:	20000004 	.word	0x20000004

08000d74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d78:	4b06      	ldr	r3, [pc, #24]	; (8000d94 <HAL_IncTick+0x20>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	461a      	mov	r2, r3
 8000d7e:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <HAL_IncTick+0x24>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4413      	add	r3, r2
 8000d84:	4a04      	ldr	r2, [pc, #16]	; (8000d98 <HAL_IncTick+0x24>)
 8000d86:	6013      	str	r3, [r2, #0]
}
 8000d88:	bf00      	nop
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	20000008 	.word	0x20000008
 8000d98:	200001b4 	.word	0x200001b4

08000d9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000da0:	4b03      	ldr	r3, [pc, #12]	; (8000db0 <HAL_GetTick+0x14>)
 8000da2:	681b      	ldr	r3, [r3, #0]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	200001b4 	.word	0x200001b4

08000db4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b084      	sub	sp, #16
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dbc:	f7ff ffee 	bl	8000d9c <HAL_GetTick>
 8000dc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dcc:	d005      	beq.n	8000dda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dce:	4b09      	ldr	r3, [pc, #36]	; (8000df4 <HAL_Delay+0x40>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	461a      	mov	r2, r3
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dda:	bf00      	nop
 8000ddc:	f7ff ffde 	bl	8000d9c <HAL_GetTick>
 8000de0:	4602      	mov	r2, r0
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	68fa      	ldr	r2, [r7, #12]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d8f7      	bhi.n	8000ddc <HAL_Delay+0x28>
  {
  }
}
 8000dec:	bf00      	nop
 8000dee:	3710      	adds	r7, #16
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000008 	.word	0x20000008

08000df8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	f003 0307 	and.w	r3, r3, #7
 8000e06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e08:	4b0c      	ldr	r3, [pc, #48]	; (8000e3c <__NVIC_SetPriorityGrouping+0x44>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e0e:	68ba      	ldr	r2, [r7, #8]
 8000e10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e14:	4013      	ands	r3, r2
 8000e16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e2a:	4a04      	ldr	r2, [pc, #16]	; (8000e3c <__NVIC_SetPriorityGrouping+0x44>)
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	60d3      	str	r3, [r2, #12]
}
 8000e30:	bf00      	nop
 8000e32:	3714      	adds	r7, #20
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr
 8000e3c:	e000ed00 	.word	0xe000ed00

08000e40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e44:	4b04      	ldr	r3, [pc, #16]	; (8000e58 <__NVIC_GetPriorityGrouping+0x18>)
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	0a1b      	lsrs	r3, r3, #8
 8000e4a:	f003 0307 	and.w	r3, r3, #7
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4603      	mov	r3, r0
 8000e64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	db0b      	blt.n	8000e86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	f003 021f 	and.w	r2, r3, #31
 8000e74:	4907      	ldr	r1, [pc, #28]	; (8000e94 <__NVIC_EnableIRQ+0x38>)
 8000e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7a:	095b      	lsrs	r3, r3, #5
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e86:	bf00      	nop
 8000e88:	370c      	adds	r7, #12
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	e000e100 	.word	0xe000e100

08000e98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	6039      	str	r1, [r7, #0]
 8000ea2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	db0a      	blt.n	8000ec2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	b2da      	uxtb	r2, r3
 8000eb0:	490c      	ldr	r1, [pc, #48]	; (8000ee4 <__NVIC_SetPriority+0x4c>)
 8000eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb6:	0112      	lsls	r2, r2, #4
 8000eb8:	b2d2      	uxtb	r2, r2
 8000eba:	440b      	add	r3, r1
 8000ebc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ec0:	e00a      	b.n	8000ed8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	b2da      	uxtb	r2, r3
 8000ec6:	4908      	ldr	r1, [pc, #32]	; (8000ee8 <__NVIC_SetPriority+0x50>)
 8000ec8:	79fb      	ldrb	r3, [r7, #7]
 8000eca:	f003 030f 	and.w	r3, r3, #15
 8000ece:	3b04      	subs	r3, #4
 8000ed0:	0112      	lsls	r2, r2, #4
 8000ed2:	b2d2      	uxtb	r2, r2
 8000ed4:	440b      	add	r3, r1
 8000ed6:	761a      	strb	r2, [r3, #24]
}
 8000ed8:	bf00      	nop
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr
 8000ee4:	e000e100 	.word	0xe000e100
 8000ee8:	e000ed00 	.word	0xe000ed00

08000eec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b089      	sub	sp, #36	; 0x24
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	f003 0307 	and.w	r3, r3, #7
 8000efe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f00:	69fb      	ldr	r3, [r7, #28]
 8000f02:	f1c3 0307 	rsb	r3, r3, #7
 8000f06:	2b04      	cmp	r3, #4
 8000f08:	bf28      	it	cs
 8000f0a:	2304      	movcs	r3, #4
 8000f0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	3304      	adds	r3, #4
 8000f12:	2b06      	cmp	r3, #6
 8000f14:	d902      	bls.n	8000f1c <NVIC_EncodePriority+0x30>
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	3b03      	subs	r3, #3
 8000f1a:	e000      	b.n	8000f1e <NVIC_EncodePriority+0x32>
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f20:	f04f 32ff 	mov.w	r2, #4294967295
 8000f24:	69bb      	ldr	r3, [r7, #24]
 8000f26:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2a:	43da      	mvns	r2, r3
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	401a      	ands	r2, r3
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f34:	f04f 31ff 	mov.w	r1, #4294967295
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f3e:	43d9      	mvns	r1, r3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f44:	4313      	orrs	r3, r2
         );
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3724      	adds	r7, #36	; 0x24
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
	...

08000f54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f64:	d301      	bcc.n	8000f6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f66:	2301      	movs	r3, #1
 8000f68:	e00f      	b.n	8000f8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f6a:	4a0a      	ldr	r2, [pc, #40]	; (8000f94 <SysTick_Config+0x40>)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	3b01      	subs	r3, #1
 8000f70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f72:	210f      	movs	r1, #15
 8000f74:	f04f 30ff 	mov.w	r0, #4294967295
 8000f78:	f7ff ff8e 	bl	8000e98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f7c:	4b05      	ldr	r3, [pc, #20]	; (8000f94 <SysTick_Config+0x40>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f82:	4b04      	ldr	r3, [pc, #16]	; (8000f94 <SysTick_Config+0x40>)
 8000f84:	2207      	movs	r2, #7
 8000f86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3708      	adds	r7, #8
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	e000e010 	.word	0xe000e010

08000f98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f7ff ff29 	bl	8000df8 <__NVIC_SetPriorityGrouping>
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b086      	sub	sp, #24
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	60b9      	str	r1, [r7, #8]
 8000fb8:	607a      	str	r2, [r7, #4]
 8000fba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fc0:	f7ff ff3e 	bl	8000e40 <__NVIC_GetPriorityGrouping>
 8000fc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	68b9      	ldr	r1, [r7, #8]
 8000fca:	6978      	ldr	r0, [r7, #20]
 8000fcc:	f7ff ff8e 	bl	8000eec <NVIC_EncodePriority>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fd6:	4611      	mov	r1, r2
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff ff5d 	bl	8000e98 <__NVIC_SetPriority>
}
 8000fde:	bf00      	nop
 8000fe0:	3718      	adds	r7, #24
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b082      	sub	sp, #8
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	4603      	mov	r3, r0
 8000fee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ff0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff ff31 	bl	8000e5c <__NVIC_EnableIRQ>
}
 8000ffa:	bf00      	nop
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f7ff ffa2 	bl	8000f54 <SysTick_Config>
 8001010:	4603      	mov	r3, r0
}
 8001012:	4618      	mov	r0, r3
 8001014:	3708      	adds	r7, #8
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
	...

0800101c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800101c:	b480      	push	{r7}
 800101e:	b089      	sub	sp, #36	; 0x24
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001026:	2300      	movs	r3, #0
 8001028:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800102e:	2300      	movs	r3, #0
 8001030:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001032:	2300      	movs	r3, #0
 8001034:	61fb      	str	r3, [r7, #28]
 8001036:	e16b      	b.n	8001310 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001038:	2201      	movs	r2, #1
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	fa02 f303 	lsl.w	r3, r2, r3
 8001040:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	697a      	ldr	r2, [r7, #20]
 8001048:	4013      	ands	r3, r2
 800104a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	429a      	cmp	r2, r3
 8001052:	f040 815a 	bne.w	800130a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	2b01      	cmp	r3, #1
 800105c:	d00b      	beq.n	8001076 <HAL_GPIO_Init+0x5a>
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	2b02      	cmp	r3, #2
 8001064:	d007      	beq.n	8001076 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800106a:	2b11      	cmp	r3, #17
 800106c:	d003      	beq.n	8001076 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	2b12      	cmp	r3, #18
 8001074:	d130      	bne.n	80010d8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	2203      	movs	r2, #3
 8001082:	fa02 f303 	lsl.w	r3, r2, r3
 8001086:	43db      	mvns	r3, r3
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	4013      	ands	r3, r2
 800108c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	68da      	ldr	r2, [r3, #12]
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	005b      	lsls	r3, r3, #1
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4313      	orrs	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010ac:	2201      	movs	r2, #1
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	43db      	mvns	r3, r3
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	4013      	ands	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	091b      	lsrs	r3, r3, #4
 80010c2:	f003 0201 	and.w	r2, r3, #1
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	fa02 f303 	lsl.w	r3, r2, r3
 80010cc:	69ba      	ldr	r2, [r7, #24]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	2203      	movs	r2, #3
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	43db      	mvns	r3, r3
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	4013      	ands	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	689a      	ldr	r2, [r3, #8]
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	fa02 f303 	lsl.w	r3, r2, r3
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	4313      	orrs	r3, r2
 8001100:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	2b02      	cmp	r3, #2
 800110e:	d003      	beq.n	8001118 <HAL_GPIO_Init+0xfc>
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	2b12      	cmp	r3, #18
 8001116:	d123      	bne.n	8001160 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	08da      	lsrs	r2, r3, #3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	3208      	adds	r2, #8
 8001120:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001124:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	f003 0307 	and.w	r3, r3, #7
 800112c:	009b      	lsls	r3, r3, #2
 800112e:	220f      	movs	r2, #15
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	43db      	mvns	r3, r3
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	4013      	ands	r3, r2
 800113a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	691a      	ldr	r2, [r3, #16]
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	f003 0307 	and.w	r3, r3, #7
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	4313      	orrs	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	08da      	lsrs	r2, r3, #3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	3208      	adds	r2, #8
 800115a:	69b9      	ldr	r1, [r7, #24]
 800115c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	2203      	movs	r2, #3
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	43db      	mvns	r3, r3
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4013      	ands	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f003 0203 	and.w	r2, r3, #3
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	fa02 f303 	lsl.w	r3, r2, r3
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	4313      	orrs	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800119c:	2b00      	cmp	r3, #0
 800119e:	f000 80b4 	beq.w	800130a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	4b5f      	ldr	r3, [pc, #380]	; (8001324 <HAL_GPIO_Init+0x308>)
 80011a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011aa:	4a5e      	ldr	r2, [pc, #376]	; (8001324 <HAL_GPIO_Init+0x308>)
 80011ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011b0:	6453      	str	r3, [r2, #68]	; 0x44
 80011b2:	4b5c      	ldr	r3, [pc, #368]	; (8001324 <HAL_GPIO_Init+0x308>)
 80011b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011be:	4a5a      	ldr	r2, [pc, #360]	; (8001328 <HAL_GPIO_Init+0x30c>)
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	089b      	lsrs	r3, r3, #2
 80011c4:	3302      	adds	r3, #2
 80011c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011cc:	69fb      	ldr	r3, [r7, #28]
 80011ce:	f003 0303 	and.w	r3, r3, #3
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	220f      	movs	r2, #15
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	43db      	mvns	r3, r3
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	4013      	ands	r3, r2
 80011e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a51      	ldr	r2, [pc, #324]	; (800132c <HAL_GPIO_Init+0x310>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d02b      	beq.n	8001242 <HAL_GPIO_Init+0x226>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4a50      	ldr	r2, [pc, #320]	; (8001330 <HAL_GPIO_Init+0x314>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d025      	beq.n	800123e <HAL_GPIO_Init+0x222>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	4a4f      	ldr	r2, [pc, #316]	; (8001334 <HAL_GPIO_Init+0x318>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d01f      	beq.n	800123a <HAL_GPIO_Init+0x21e>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4a4e      	ldr	r2, [pc, #312]	; (8001338 <HAL_GPIO_Init+0x31c>)
 80011fe:	4293      	cmp	r3, r2
 8001200:	d019      	beq.n	8001236 <HAL_GPIO_Init+0x21a>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	4a4d      	ldr	r2, [pc, #308]	; (800133c <HAL_GPIO_Init+0x320>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d013      	beq.n	8001232 <HAL_GPIO_Init+0x216>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a4c      	ldr	r2, [pc, #304]	; (8001340 <HAL_GPIO_Init+0x324>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d00d      	beq.n	800122e <HAL_GPIO_Init+0x212>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4a4b      	ldr	r2, [pc, #300]	; (8001344 <HAL_GPIO_Init+0x328>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d007      	beq.n	800122a <HAL_GPIO_Init+0x20e>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4a4a      	ldr	r2, [pc, #296]	; (8001348 <HAL_GPIO_Init+0x32c>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d101      	bne.n	8001226 <HAL_GPIO_Init+0x20a>
 8001222:	2307      	movs	r3, #7
 8001224:	e00e      	b.n	8001244 <HAL_GPIO_Init+0x228>
 8001226:	2308      	movs	r3, #8
 8001228:	e00c      	b.n	8001244 <HAL_GPIO_Init+0x228>
 800122a:	2306      	movs	r3, #6
 800122c:	e00a      	b.n	8001244 <HAL_GPIO_Init+0x228>
 800122e:	2305      	movs	r3, #5
 8001230:	e008      	b.n	8001244 <HAL_GPIO_Init+0x228>
 8001232:	2304      	movs	r3, #4
 8001234:	e006      	b.n	8001244 <HAL_GPIO_Init+0x228>
 8001236:	2303      	movs	r3, #3
 8001238:	e004      	b.n	8001244 <HAL_GPIO_Init+0x228>
 800123a:	2302      	movs	r3, #2
 800123c:	e002      	b.n	8001244 <HAL_GPIO_Init+0x228>
 800123e:	2301      	movs	r3, #1
 8001240:	e000      	b.n	8001244 <HAL_GPIO_Init+0x228>
 8001242:	2300      	movs	r3, #0
 8001244:	69fa      	ldr	r2, [r7, #28]
 8001246:	f002 0203 	and.w	r2, r2, #3
 800124a:	0092      	lsls	r2, r2, #2
 800124c:	4093      	lsls	r3, r2
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4313      	orrs	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001254:	4934      	ldr	r1, [pc, #208]	; (8001328 <HAL_GPIO_Init+0x30c>)
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	089b      	lsrs	r3, r3, #2
 800125a:	3302      	adds	r3, #2
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001262:	4b3a      	ldr	r3, [pc, #232]	; (800134c <HAL_GPIO_Init+0x330>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	43db      	mvns	r3, r3
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	4013      	ands	r3, r2
 8001270:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800127a:	2b00      	cmp	r3, #0
 800127c:	d003      	beq.n	8001286 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800127e:	69ba      	ldr	r2, [r7, #24]
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	4313      	orrs	r3, r2
 8001284:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001286:	4a31      	ldr	r2, [pc, #196]	; (800134c <HAL_GPIO_Init+0x330>)
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800128c:	4b2f      	ldr	r3, [pc, #188]	; (800134c <HAL_GPIO_Init+0x330>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001292:	693b      	ldr	r3, [r7, #16]
 8001294:	43db      	mvns	r3, r3
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	4013      	ands	r3, r2
 800129a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d003      	beq.n	80012b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	693b      	ldr	r3, [r7, #16]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012b0:	4a26      	ldr	r2, [pc, #152]	; (800134c <HAL_GPIO_Init+0x330>)
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012b6:	4b25      	ldr	r3, [pc, #148]	; (800134c <HAL_GPIO_Init+0x330>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	43db      	mvns	r3, r3
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	4013      	ands	r3, r2
 80012c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d003      	beq.n	80012da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012da:	4a1c      	ldr	r2, [pc, #112]	; (800134c <HAL_GPIO_Init+0x330>)
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012e0:	4b1a      	ldr	r3, [pc, #104]	; (800134c <HAL_GPIO_Init+0x330>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	43db      	mvns	r3, r3
 80012ea:	69ba      	ldr	r2, [r7, #24]
 80012ec:	4013      	ands	r3, r2
 80012ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d003      	beq.n	8001304 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	4313      	orrs	r3, r2
 8001302:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001304:	4a11      	ldr	r2, [pc, #68]	; (800134c <HAL_GPIO_Init+0x330>)
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	3301      	adds	r3, #1
 800130e:	61fb      	str	r3, [r7, #28]
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	2b0f      	cmp	r3, #15
 8001314:	f67f ae90 	bls.w	8001038 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001318:	bf00      	nop
 800131a:	3724      	adds	r7, #36	; 0x24
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr
 8001324:	40023800 	.word	0x40023800
 8001328:	40013800 	.word	0x40013800
 800132c:	40020000 	.word	0x40020000
 8001330:	40020400 	.word	0x40020400
 8001334:	40020800 	.word	0x40020800
 8001338:	40020c00 	.word	0x40020c00
 800133c:	40021000 	.word	0x40021000
 8001340:	40021400 	.word	0x40021400
 8001344:	40021800 	.word	0x40021800
 8001348:	40021c00 	.word	0x40021c00
 800134c:	40013c00 	.word	0x40013c00

08001350 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001350:	b480      	push	{r7}
 8001352:	b083      	sub	sp, #12
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	460b      	mov	r3, r1
 800135a:	807b      	strh	r3, [r7, #2]
 800135c:	4613      	mov	r3, r2
 800135e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001360:	787b      	ldrb	r3, [r7, #1]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d003      	beq.n	800136e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001366:	887a      	ldrh	r2, [r7, #2]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800136c:	e003      	b.n	8001376 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800136e:	887b      	ldrh	r3, [r7, #2]
 8001370:	041a      	lsls	r2, r3, #16
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	619a      	str	r2, [r3, #24]
}
 8001376:	bf00      	nop
 8001378:	370c      	adds	r7, #12
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr

08001382 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001382:	b480      	push	{r7}
 8001384:	b083      	sub	sp, #12
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
 800138a:	460b      	mov	r3, r1
 800138c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	695a      	ldr	r2, [r3, #20]
 8001392:	887b      	ldrh	r3, [r7, #2]
 8001394:	401a      	ands	r2, r3
 8001396:	887b      	ldrh	r3, [r7, #2]
 8001398:	429a      	cmp	r2, r3
 800139a:	d104      	bne.n	80013a6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800139c:	887b      	ldrh	r3, [r7, #2]
 800139e:	041a      	lsls	r2, r3, #16
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80013a4:	e002      	b.n	80013ac <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80013a6:	887a      	ldrh	r2, [r7, #2]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	619a      	str	r2, [r3, #24]
}
 80013ac:	bf00      	nop
 80013ae:	370c      	adds	r7, #12
 80013b0:	46bd      	mov	sp, r7
 80013b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b6:	4770      	bx	lr

080013b8 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80013b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013ba:	b08f      	sub	sp, #60	; 0x3c
 80013bc:	af0a      	add	r7, sp, #40	; 0x28
 80013be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d101      	bne.n	80013ca <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e054      	b.n	8001474 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d106      	bne.n	80013ea <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2200      	movs	r2, #0
 80013e0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f005 ff45 	bl	8007274 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2203      	movs	r2, #3
 80013ee:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d102      	bne.n	8001404 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2200      	movs	r2, #0
 8001402:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4618      	mov	r0, r3
 800140a:	f003 f901 	bl	8004610 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	603b      	str	r3, [r7, #0]
 8001414:	687e      	ldr	r6, [r7, #4]
 8001416:	466d      	mov	r5, sp
 8001418:	f106 0410 	add.w	r4, r6, #16
 800141c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800141e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001420:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001422:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001424:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001428:	e885 0003 	stmia.w	r5, {r0, r1}
 800142c:	1d33      	adds	r3, r6, #4
 800142e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001430:	6838      	ldr	r0, [r7, #0]
 8001432:	f003 f87b 	bl	800452c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2101      	movs	r1, #1
 800143c:	4618      	mov	r0, r3
 800143e:	f003 f8f8 	bl	8004632 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	603b      	str	r3, [r7, #0]
 8001448:	687e      	ldr	r6, [r7, #4]
 800144a:	466d      	mov	r5, sp
 800144c:	f106 0410 	add.w	r4, r6, #16
 8001450:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001452:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001454:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001456:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001458:	e894 0003 	ldmia.w	r4, {r0, r1}
 800145c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001460:	1d33      	adds	r3, r6, #4
 8001462:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001464:	6838      	ldr	r0, [r7, #0]
 8001466:	f003 fa0b 	bl	8004880 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2201      	movs	r2, #1
 800146e:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8001472:	2300      	movs	r3, #0
}
 8001474:	4618      	mov	r0, r3
 8001476:	3714      	adds	r7, #20
 8001478:	46bd      	mov	sp, r7
 800147a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800147c <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800147c:	b590      	push	{r4, r7, lr}
 800147e:	b089      	sub	sp, #36	; 0x24
 8001480:	af04      	add	r7, sp, #16
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	4608      	mov	r0, r1
 8001486:	4611      	mov	r1, r2
 8001488:	461a      	mov	r2, r3
 800148a:	4603      	mov	r3, r0
 800148c:	70fb      	strb	r3, [r7, #3]
 800148e:	460b      	mov	r3, r1
 8001490:	70bb      	strb	r3, [r7, #2]
 8001492:	4613      	mov	r3, r2
 8001494:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800149c:	2b01      	cmp	r3, #1
 800149e:	d101      	bne.n	80014a4 <HAL_HCD_HC_Init+0x28>
 80014a0:	2302      	movs	r3, #2
 80014a2:	e07f      	b.n	80015a4 <HAL_HCD_HC_Init+0x128>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2201      	movs	r2, #1
 80014a8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 80014ac:	78fa      	ldrb	r2, [r7, #3]
 80014ae:	6879      	ldr	r1, [r7, #4]
 80014b0:	4613      	mov	r3, r2
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	4413      	add	r3, r2
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	440b      	add	r3, r1
 80014ba:	333d      	adds	r3, #61	; 0x3d
 80014bc:	2200      	movs	r2, #0
 80014be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80014c0:	78fa      	ldrb	r2, [r7, #3]
 80014c2:	6879      	ldr	r1, [r7, #4]
 80014c4:	4613      	mov	r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	4413      	add	r3, r2
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	440b      	add	r3, r1
 80014ce:	3338      	adds	r3, #56	; 0x38
 80014d0:	787a      	ldrb	r2, [r7, #1]
 80014d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80014d4:	78fa      	ldrb	r2, [r7, #3]
 80014d6:	6879      	ldr	r1, [r7, #4]
 80014d8:	4613      	mov	r3, r2
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	4413      	add	r3, r2
 80014de:	00db      	lsls	r3, r3, #3
 80014e0:	440b      	add	r3, r1
 80014e2:	3340      	adds	r3, #64	; 0x40
 80014e4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80014e6:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80014e8:	78fa      	ldrb	r2, [r7, #3]
 80014ea:	6879      	ldr	r1, [r7, #4]
 80014ec:	4613      	mov	r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4413      	add	r3, r2
 80014f2:	00db      	lsls	r3, r3, #3
 80014f4:	440b      	add	r3, r1
 80014f6:	3339      	adds	r3, #57	; 0x39
 80014f8:	78fa      	ldrb	r2, [r7, #3]
 80014fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80014fc:	78fa      	ldrb	r2, [r7, #3]
 80014fe:	6879      	ldr	r1, [r7, #4]
 8001500:	4613      	mov	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4413      	add	r3, r2
 8001506:	00db      	lsls	r3, r3, #3
 8001508:	440b      	add	r3, r1
 800150a:	333f      	adds	r3, #63	; 0x3f
 800150c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001510:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001512:	78fa      	ldrb	r2, [r7, #3]
 8001514:	78bb      	ldrb	r3, [r7, #2]
 8001516:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800151a:	b2d8      	uxtb	r0, r3
 800151c:	6879      	ldr	r1, [r7, #4]
 800151e:	4613      	mov	r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	4413      	add	r3, r2
 8001524:	00db      	lsls	r3, r3, #3
 8001526:	440b      	add	r3, r1
 8001528:	333a      	adds	r3, #58	; 0x3a
 800152a:	4602      	mov	r2, r0
 800152c:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800152e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001532:	2b00      	cmp	r3, #0
 8001534:	da0a      	bge.n	800154c <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001536:	78fa      	ldrb	r2, [r7, #3]
 8001538:	6879      	ldr	r1, [r7, #4]
 800153a:	4613      	mov	r3, r2
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	4413      	add	r3, r2
 8001540:	00db      	lsls	r3, r3, #3
 8001542:	440b      	add	r3, r1
 8001544:	333b      	adds	r3, #59	; 0x3b
 8001546:	2201      	movs	r2, #1
 8001548:	701a      	strb	r2, [r3, #0]
 800154a:	e009      	b.n	8001560 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800154c:	78fa      	ldrb	r2, [r7, #3]
 800154e:	6879      	ldr	r1, [r7, #4]
 8001550:	4613      	mov	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	4413      	add	r3, r2
 8001556:	00db      	lsls	r3, r3, #3
 8001558:	440b      	add	r3, r1
 800155a:	333b      	adds	r3, #59	; 0x3b
 800155c:	2200      	movs	r2, #0
 800155e:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001560:	78fa      	ldrb	r2, [r7, #3]
 8001562:	6879      	ldr	r1, [r7, #4]
 8001564:	4613      	mov	r3, r2
 8001566:	009b      	lsls	r3, r3, #2
 8001568:	4413      	add	r3, r2
 800156a:	00db      	lsls	r3, r3, #3
 800156c:	440b      	add	r3, r1
 800156e:	333c      	adds	r3, #60	; 0x3c
 8001570:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001574:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6818      	ldr	r0, [r3, #0]
 800157a:	787c      	ldrb	r4, [r7, #1]
 800157c:	78ba      	ldrb	r2, [r7, #2]
 800157e:	78f9      	ldrb	r1, [r7, #3]
 8001580:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001582:	9302      	str	r3, [sp, #8]
 8001584:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001588:	9301      	str	r3, [sp, #4]
 800158a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	4623      	mov	r3, r4
 8001592:	f003 faf7 	bl	8004b84 <USB_HC_Init>
 8001596:	4603      	mov	r3, r0
 8001598:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2200      	movs	r2, #0
 800159e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 80015a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3714      	adds	r7, #20
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd90      	pop	{r4, r7, pc}

080015ac <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	460b      	mov	r3, r1
 80015b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80015b8:	2300      	movs	r3, #0
 80015ba:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d101      	bne.n	80015ca <HAL_HCD_HC_Halt+0x1e>
 80015c6:	2302      	movs	r3, #2
 80015c8:	e00f      	b.n	80015ea <HAL_HCD_HC_Halt+0x3e>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2201      	movs	r2, #1
 80015ce:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	78fa      	ldrb	r2, [r7, #3]
 80015d8:	4611      	mov	r1, r2
 80015da:	4618      	mov	r0, r3
 80015dc:	f003 fd33 	bl	8005046 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 80015e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	4608      	mov	r0, r1
 80015fe:	4611      	mov	r1, r2
 8001600:	461a      	mov	r2, r3
 8001602:	4603      	mov	r3, r0
 8001604:	70fb      	strb	r3, [r7, #3]
 8001606:	460b      	mov	r3, r1
 8001608:	70bb      	strb	r3, [r7, #2]
 800160a:	4613      	mov	r3, r2
 800160c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800160e:	78fa      	ldrb	r2, [r7, #3]
 8001610:	6879      	ldr	r1, [r7, #4]
 8001612:	4613      	mov	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	4413      	add	r3, r2
 8001618:	00db      	lsls	r3, r3, #3
 800161a:	440b      	add	r3, r1
 800161c:	333b      	adds	r3, #59	; 0x3b
 800161e:	78ba      	ldrb	r2, [r7, #2]
 8001620:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001622:	78fa      	ldrb	r2, [r7, #3]
 8001624:	6879      	ldr	r1, [r7, #4]
 8001626:	4613      	mov	r3, r2
 8001628:	009b      	lsls	r3, r3, #2
 800162a:	4413      	add	r3, r2
 800162c:	00db      	lsls	r3, r3, #3
 800162e:	440b      	add	r3, r1
 8001630:	333f      	adds	r3, #63	; 0x3f
 8001632:	787a      	ldrb	r2, [r7, #1]
 8001634:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001636:	7c3b      	ldrb	r3, [r7, #16]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d114      	bne.n	8001666 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800163c:	78fa      	ldrb	r2, [r7, #3]
 800163e:	6879      	ldr	r1, [r7, #4]
 8001640:	4613      	mov	r3, r2
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	4413      	add	r3, r2
 8001646:	00db      	lsls	r3, r3, #3
 8001648:	440b      	add	r3, r1
 800164a:	3342      	adds	r3, #66	; 0x42
 800164c:	2203      	movs	r2, #3
 800164e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001650:	78fa      	ldrb	r2, [r7, #3]
 8001652:	6879      	ldr	r1, [r7, #4]
 8001654:	4613      	mov	r3, r2
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	4413      	add	r3, r2
 800165a:	00db      	lsls	r3, r3, #3
 800165c:	440b      	add	r3, r1
 800165e:	333d      	adds	r3, #61	; 0x3d
 8001660:	7f3a      	ldrb	r2, [r7, #28]
 8001662:	701a      	strb	r2, [r3, #0]
 8001664:	e009      	b.n	800167a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001666:	78fa      	ldrb	r2, [r7, #3]
 8001668:	6879      	ldr	r1, [r7, #4]
 800166a:	4613      	mov	r3, r2
 800166c:	009b      	lsls	r3, r3, #2
 800166e:	4413      	add	r3, r2
 8001670:	00db      	lsls	r3, r3, #3
 8001672:	440b      	add	r3, r1
 8001674:	3342      	adds	r3, #66	; 0x42
 8001676:	2202      	movs	r2, #2
 8001678:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800167a:	787b      	ldrb	r3, [r7, #1]
 800167c:	2b03      	cmp	r3, #3
 800167e:	f200 80d6 	bhi.w	800182e <HAL_HCD_HC_SubmitRequest+0x23a>
 8001682:	a201      	add	r2, pc, #4	; (adr r2, 8001688 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001688:	08001699 	.word	0x08001699
 800168c:	08001819 	.word	0x08001819
 8001690:	08001705 	.word	0x08001705
 8001694:	0800178f 	.word	0x0800178f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001698:	7c3b      	ldrb	r3, [r7, #16]
 800169a:	2b01      	cmp	r3, #1
 800169c:	f040 80c9 	bne.w	8001832 <HAL_HCD_HC_SubmitRequest+0x23e>
 80016a0:	78bb      	ldrb	r3, [r7, #2]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	f040 80c5 	bne.w	8001832 <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 80016a8:	8b3b      	ldrh	r3, [r7, #24]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d109      	bne.n	80016c2 <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80016ae:	78fa      	ldrb	r2, [r7, #3]
 80016b0:	6879      	ldr	r1, [r7, #4]
 80016b2:	4613      	mov	r3, r2
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	4413      	add	r3, r2
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	440b      	add	r3, r1
 80016bc:	3351      	adds	r3, #81	; 0x51
 80016be:	2201      	movs	r2, #1
 80016c0:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80016c2:	78fa      	ldrb	r2, [r7, #3]
 80016c4:	6879      	ldr	r1, [r7, #4]
 80016c6:	4613      	mov	r3, r2
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	4413      	add	r3, r2
 80016cc:	00db      	lsls	r3, r3, #3
 80016ce:	440b      	add	r3, r1
 80016d0:	3351      	adds	r3, #81	; 0x51
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d10a      	bne.n	80016ee <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016d8:	78fa      	ldrb	r2, [r7, #3]
 80016da:	6879      	ldr	r1, [r7, #4]
 80016dc:	4613      	mov	r3, r2
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	4413      	add	r3, r2
 80016e2:	00db      	lsls	r3, r3, #3
 80016e4:	440b      	add	r3, r1
 80016e6:	3342      	adds	r3, #66	; 0x42
 80016e8:	2200      	movs	r2, #0
 80016ea:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80016ec:	e0a1      	b.n	8001832 <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80016ee:	78fa      	ldrb	r2, [r7, #3]
 80016f0:	6879      	ldr	r1, [r7, #4]
 80016f2:	4613      	mov	r3, r2
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4413      	add	r3, r2
 80016f8:	00db      	lsls	r3, r3, #3
 80016fa:	440b      	add	r3, r1
 80016fc:	3342      	adds	r3, #66	; 0x42
 80016fe:	2202      	movs	r2, #2
 8001700:	701a      	strb	r2, [r3, #0]
      break;
 8001702:	e096      	b.n	8001832 <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001704:	78bb      	ldrb	r3, [r7, #2]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d120      	bne.n	800174c <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800170a:	78fa      	ldrb	r2, [r7, #3]
 800170c:	6879      	ldr	r1, [r7, #4]
 800170e:	4613      	mov	r3, r2
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	4413      	add	r3, r2
 8001714:	00db      	lsls	r3, r3, #3
 8001716:	440b      	add	r3, r1
 8001718:	3351      	adds	r3, #81	; 0x51
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d10a      	bne.n	8001736 <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001720:	78fa      	ldrb	r2, [r7, #3]
 8001722:	6879      	ldr	r1, [r7, #4]
 8001724:	4613      	mov	r3, r2
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4413      	add	r3, r2
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	440b      	add	r3, r1
 800172e:	3342      	adds	r3, #66	; 0x42
 8001730:	2200      	movs	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001734:	e07e      	b.n	8001834 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001736:	78fa      	ldrb	r2, [r7, #3]
 8001738:	6879      	ldr	r1, [r7, #4]
 800173a:	4613      	mov	r3, r2
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	4413      	add	r3, r2
 8001740:	00db      	lsls	r3, r3, #3
 8001742:	440b      	add	r3, r1
 8001744:	3342      	adds	r3, #66	; 0x42
 8001746:	2202      	movs	r2, #2
 8001748:	701a      	strb	r2, [r3, #0]
      break;
 800174a:	e073      	b.n	8001834 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800174c:	78fa      	ldrb	r2, [r7, #3]
 800174e:	6879      	ldr	r1, [r7, #4]
 8001750:	4613      	mov	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	4413      	add	r3, r2
 8001756:	00db      	lsls	r3, r3, #3
 8001758:	440b      	add	r3, r1
 800175a:	3350      	adds	r3, #80	; 0x50
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b00      	cmp	r3, #0
 8001760:	d10a      	bne.n	8001778 <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001762:	78fa      	ldrb	r2, [r7, #3]
 8001764:	6879      	ldr	r1, [r7, #4]
 8001766:	4613      	mov	r3, r2
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	4413      	add	r3, r2
 800176c:	00db      	lsls	r3, r3, #3
 800176e:	440b      	add	r3, r1
 8001770:	3342      	adds	r3, #66	; 0x42
 8001772:	2200      	movs	r2, #0
 8001774:	701a      	strb	r2, [r3, #0]
      break;
 8001776:	e05d      	b.n	8001834 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001778:	78fa      	ldrb	r2, [r7, #3]
 800177a:	6879      	ldr	r1, [r7, #4]
 800177c:	4613      	mov	r3, r2
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	4413      	add	r3, r2
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	440b      	add	r3, r1
 8001786:	3342      	adds	r3, #66	; 0x42
 8001788:	2202      	movs	r2, #2
 800178a:	701a      	strb	r2, [r3, #0]
      break;
 800178c:	e052      	b.n	8001834 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800178e:	78bb      	ldrb	r3, [r7, #2]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d120      	bne.n	80017d6 <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001794:	78fa      	ldrb	r2, [r7, #3]
 8001796:	6879      	ldr	r1, [r7, #4]
 8001798:	4613      	mov	r3, r2
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	4413      	add	r3, r2
 800179e:	00db      	lsls	r3, r3, #3
 80017a0:	440b      	add	r3, r1
 80017a2:	3351      	adds	r3, #81	; 0x51
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d10a      	bne.n	80017c0 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017aa:	78fa      	ldrb	r2, [r7, #3]
 80017ac:	6879      	ldr	r1, [r7, #4]
 80017ae:	4613      	mov	r3, r2
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	4413      	add	r3, r2
 80017b4:	00db      	lsls	r3, r3, #3
 80017b6:	440b      	add	r3, r1
 80017b8:	3342      	adds	r3, #66	; 0x42
 80017ba:	2200      	movs	r2, #0
 80017bc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80017be:	e039      	b.n	8001834 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017c0:	78fa      	ldrb	r2, [r7, #3]
 80017c2:	6879      	ldr	r1, [r7, #4]
 80017c4:	4613      	mov	r3, r2
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	4413      	add	r3, r2
 80017ca:	00db      	lsls	r3, r3, #3
 80017cc:	440b      	add	r3, r1
 80017ce:	3342      	adds	r3, #66	; 0x42
 80017d0:	2202      	movs	r2, #2
 80017d2:	701a      	strb	r2, [r3, #0]
      break;
 80017d4:	e02e      	b.n	8001834 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80017d6:	78fa      	ldrb	r2, [r7, #3]
 80017d8:	6879      	ldr	r1, [r7, #4]
 80017da:	4613      	mov	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	4413      	add	r3, r2
 80017e0:	00db      	lsls	r3, r3, #3
 80017e2:	440b      	add	r3, r1
 80017e4:	3350      	adds	r3, #80	; 0x50
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d10a      	bne.n	8001802 <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017ec:	78fa      	ldrb	r2, [r7, #3]
 80017ee:	6879      	ldr	r1, [r7, #4]
 80017f0:	4613      	mov	r3, r2
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	4413      	add	r3, r2
 80017f6:	00db      	lsls	r3, r3, #3
 80017f8:	440b      	add	r3, r1
 80017fa:	3342      	adds	r3, #66	; 0x42
 80017fc:	2200      	movs	r2, #0
 80017fe:	701a      	strb	r2, [r3, #0]
      break;
 8001800:	e018      	b.n	8001834 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001802:	78fa      	ldrb	r2, [r7, #3]
 8001804:	6879      	ldr	r1, [r7, #4]
 8001806:	4613      	mov	r3, r2
 8001808:	009b      	lsls	r3, r3, #2
 800180a:	4413      	add	r3, r2
 800180c:	00db      	lsls	r3, r3, #3
 800180e:	440b      	add	r3, r1
 8001810:	3342      	adds	r3, #66	; 0x42
 8001812:	2202      	movs	r2, #2
 8001814:	701a      	strb	r2, [r3, #0]
      break;
 8001816:	e00d      	b.n	8001834 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001818:	78fa      	ldrb	r2, [r7, #3]
 800181a:	6879      	ldr	r1, [r7, #4]
 800181c:	4613      	mov	r3, r2
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	4413      	add	r3, r2
 8001822:	00db      	lsls	r3, r3, #3
 8001824:	440b      	add	r3, r1
 8001826:	3342      	adds	r3, #66	; 0x42
 8001828:	2200      	movs	r2, #0
 800182a:	701a      	strb	r2, [r3, #0]
      break;
 800182c:	e002      	b.n	8001834 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 800182e:	bf00      	nop
 8001830:	e000      	b.n	8001834 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 8001832:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001834:	78fa      	ldrb	r2, [r7, #3]
 8001836:	6879      	ldr	r1, [r7, #4]
 8001838:	4613      	mov	r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	440b      	add	r3, r1
 8001842:	3344      	adds	r3, #68	; 0x44
 8001844:	697a      	ldr	r2, [r7, #20]
 8001846:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001848:	78fa      	ldrb	r2, [r7, #3]
 800184a:	8b39      	ldrh	r1, [r7, #24]
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	4613      	mov	r3, r2
 8001850:	009b      	lsls	r3, r3, #2
 8001852:	4413      	add	r3, r2
 8001854:	00db      	lsls	r3, r3, #3
 8001856:	4403      	add	r3, r0
 8001858:	3348      	adds	r3, #72	; 0x48
 800185a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800185c:	78fa      	ldrb	r2, [r7, #3]
 800185e:	6879      	ldr	r1, [r7, #4]
 8001860:	4613      	mov	r3, r2
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	4413      	add	r3, r2
 8001866:	00db      	lsls	r3, r3, #3
 8001868:	440b      	add	r3, r1
 800186a:	335c      	adds	r3, #92	; 0x5c
 800186c:	2200      	movs	r2, #0
 800186e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001870:	78fa      	ldrb	r2, [r7, #3]
 8001872:	6879      	ldr	r1, [r7, #4]
 8001874:	4613      	mov	r3, r2
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	4413      	add	r3, r2
 800187a:	00db      	lsls	r3, r3, #3
 800187c:	440b      	add	r3, r1
 800187e:	334c      	adds	r3, #76	; 0x4c
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001884:	78fa      	ldrb	r2, [r7, #3]
 8001886:	6879      	ldr	r1, [r7, #4]
 8001888:	4613      	mov	r3, r2
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	4413      	add	r3, r2
 800188e:	00db      	lsls	r3, r3, #3
 8001890:	440b      	add	r3, r1
 8001892:	3339      	adds	r3, #57	; 0x39
 8001894:	78fa      	ldrb	r2, [r7, #3]
 8001896:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001898:	78fa      	ldrb	r2, [r7, #3]
 800189a:	6879      	ldr	r1, [r7, #4]
 800189c:	4613      	mov	r3, r2
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	4413      	add	r3, r2
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	440b      	add	r3, r1
 80018a6:	335d      	adds	r3, #93	; 0x5d
 80018a8:	2200      	movs	r2, #0
 80018aa:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6818      	ldr	r0, [r3, #0]
 80018b0:	78fa      	ldrb	r2, [r7, #3]
 80018b2:	4613      	mov	r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	4413      	add	r3, r2
 80018b8:	00db      	lsls	r3, r3, #3
 80018ba:	3338      	adds	r3, #56	; 0x38
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	18d1      	adds	r1, r2, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	691b      	ldr	r3, [r3, #16]
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	461a      	mov	r2, r3
 80018c8:	f003 fa66 	bl	8004d98 <USB_HC_StartXfer>
 80018cc:	4603      	mov	r3, r0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop

080018d8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f002 ff83 	bl	80047fa <USB_GetMode>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	f040 80ef 	bne.w	8001ada <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4618      	mov	r0, r3
 8001902:	f002 ff67 	bl	80047d4 <USB_ReadInterrupts>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	f000 80e5 	beq.w	8001ad8 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4618      	mov	r0, r3
 8001914:	f002 ff5e 	bl	80047d4 <USB_ReadInterrupts>
 8001918:	4603      	mov	r3, r0
 800191a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800191e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001922:	d104      	bne.n	800192e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800192c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f002 ff4e 	bl	80047d4 <USB_ReadInterrupts>
 8001938:	4603      	mov	r3, r0
 800193a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800193e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001942:	d104      	bne.n	800194e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800194c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4618      	mov	r0, r3
 8001954:	f002 ff3e 	bl	80047d4 <USB_ReadInterrupts>
 8001958:	4603      	mov	r3, r0
 800195a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800195e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001962:	d104      	bne.n	800196e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800196c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	f002 ff2e 	bl	80047d4 <USB_ReadInterrupts>
 8001978:	4603      	mov	r3, r0
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	2b02      	cmp	r3, #2
 8001980:	d103      	bne.n	800198a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2202      	movs	r2, #2
 8001988:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f002 ff20 	bl	80047d4 <USB_ReadInterrupts>
 8001994:	4603      	mov	r3, r0
 8001996:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800199a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800199e:	d115      	bne.n	80019cc <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80019a8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d108      	bne.n	80019cc <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f005 fcd8 	bl	8007370 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2101      	movs	r1, #1
 80019c6:	4618      	mov	r0, r3
 80019c8:	f003 f816 	bl	80049f8 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f002 feff 	bl	80047d4 <USB_ReadInterrupts>
 80019d6:	4603      	mov	r3, r0
 80019d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80019dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80019e0:	d102      	bne.n	80019e8 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f001 f966 	bl	8002cb4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f002 fef1 	bl	80047d4 <USB_ReadInterrupts>
 80019f2:	4603      	mov	r3, r0
 80019f4:	f003 0308 	and.w	r3, r3, #8
 80019f8:	2b08      	cmp	r3, #8
 80019fa:	d106      	bne.n	8001a0a <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f005 fc9b 	bl	8007338 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2208      	movs	r2, #8
 8001a08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f002 fee0 	bl	80047d4 <USB_ReadInterrupts>
 8001a14:	4603      	mov	r3, r0
 8001a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001a1e:	d138      	bne.n	8001a92 <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f003 fafd 	bl	8005024 <USB_HC_ReadInterrupt>
 8001a2a:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
 8001a30:	e025      	b.n	8001a7e <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	f003 030f 	and.w	r3, r3, #15
 8001a38:	68ba      	ldr	r2, [r7, #8]
 8001a3a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d018      	beq.n	8001a78 <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001a46:	697b      	ldr	r3, [r7, #20]
 8001a48:	015a      	lsls	r2, r3, #5
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a5c:	d106      	bne.n	8001a6c <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	4619      	mov	r1, r3
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f000 f8cf 	bl	8001c08 <HCD_HC_IN_IRQHandler>
 8001a6a:	e005      	b.n	8001a78 <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	4619      	mov	r1, r3
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f000 fcfd 	bl	8002472 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	617b      	str	r3, [r7, #20]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	697a      	ldr	r2, [r7, #20]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d3d4      	bcc.n	8001a32 <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f002 fe9c 	bl	80047d4 <USB_ReadInterrupts>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	f003 0310 	and.w	r3, r3, #16
 8001aa2:	2b10      	cmp	r3, #16
 8001aa4:	d101      	bne.n	8001aaa <HAL_HCD_IRQHandler+0x1d2>
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e000      	b.n	8001aac <HAL_HCD_IRQHandler+0x1d4>
 8001aaa:	2300      	movs	r3, #0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d014      	beq.n	8001ada <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	699a      	ldr	r2, [r3, #24]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f022 0210 	bic.w	r2, r2, #16
 8001abe:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f001 f84b 	bl	8002b5c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	699a      	ldr	r2, [r3, #24]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f042 0210 	orr.w	r2, r2, #16
 8001ad4:	619a      	str	r2, [r3, #24]
 8001ad6:	e000      	b.n	8001ada <HAL_HCD_IRQHandler+0x202>
      return;
 8001ad8:	bf00      	nop
    }
  }
}
 8001ada:	3718      	adds	r7, #24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d101      	bne.n	8001af6 <HAL_HCD_Start+0x16>
 8001af2:	2302      	movs	r3, #2
 8001af4:	e013      	b.n	8001b1e <HAL_HCD_Start+0x3e>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2201      	movs	r2, #1
 8001afa:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f002 fd73 	bl	80045ee <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f002 ffd6 	bl	8004ac0 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	b082      	sub	sp, #8
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d101      	bne.n	8001b3c <HAL_HCD_Stop+0x16>
 8001b38:	2302      	movs	r3, #2
 8001b3a:	e00d      	b.n	8001b58 <HAL_HCD_Stop+0x32>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2201      	movs	r2, #1
 8001b40:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f003 fbb7 	bl	80052bc <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2200      	movs	r2, #0
 8001b52:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8001b56:	2300      	movs	r3, #0
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3708      	adds	r7, #8
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f002 ff7d 	bl	8004a6c <USB_ResetPort>
 8001b72:	4603      	mov	r3, r0
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3708      	adds	r7, #8
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	460b      	mov	r3, r1
 8001b86:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001b88:	78fa      	ldrb	r2, [r7, #3]
 8001b8a:	6879      	ldr	r1, [r7, #4]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	4413      	add	r3, r2
 8001b92:	00db      	lsls	r3, r3, #3
 8001b94:	440b      	add	r3, r1
 8001b96:	335c      	adds	r3, #92	; 0x5c
 8001b98:	781b      	ldrb	r3, [r3, #0]
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b083      	sub	sp, #12
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
 8001bae:	460b      	mov	r3, r1
 8001bb0:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001bb2:	78fa      	ldrb	r2, [r7, #3]
 8001bb4:	6879      	ldr	r1, [r7, #4]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	4413      	add	r3, r2
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	440b      	add	r3, r1
 8001bc0:	334c      	adds	r3, #76	; 0x4c
 8001bc2:	681b      	ldr	r3, [r3, #0]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr

08001bd0 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f002 ffbf 	bl	8004b60 <USB_GetCurrentFrame>
 8001be2:	4603      	mov	r3, r0
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f002 ff9a 	bl	8004b32 <USB_GetHostSpeed>
 8001bfe:	4603      	mov	r3, r0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	460b      	mov	r3, r1
 8001c12:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001c1e:	78fb      	ldrb	r3, [r7, #3]
 8001c20:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	015a      	lsls	r2, r3, #5
 8001c26:	693b      	ldr	r3, [r7, #16]
 8001c28:	4413      	add	r3, r2
 8001c2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	f003 0304 	and.w	r3, r3, #4
 8001c34:	2b04      	cmp	r3, #4
 8001c36:	d119      	bne.n	8001c6c <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	015a      	lsls	r2, r3, #5
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	4413      	add	r3, r2
 8001c40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c44:	461a      	mov	r2, r3
 8001c46:	2304      	movs	r3, #4
 8001c48:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	015a      	lsls	r2, r3, #5
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	4413      	add	r3, r2
 8001c52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c56:	68db      	ldr	r3, [r3, #12]
 8001c58:	68fa      	ldr	r2, [r7, #12]
 8001c5a:	0151      	lsls	r1, r2, #5
 8001c5c:	693a      	ldr	r2, [r7, #16]
 8001c5e:	440a      	add	r2, r1
 8001c60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001c64:	f043 0302 	orr.w	r3, r3, #2
 8001c68:	60d3      	str	r3, [r2, #12]
 8001c6a:	e0ce      	b.n	8001e0a <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	015a      	lsls	r2, r3, #5
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	4413      	add	r3, r2
 8001c74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c82:	d12c      	bne.n	8001cde <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	015a      	lsls	r2, r3, #5
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c90:	461a      	mov	r2, r3
 8001c92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c96:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001c98:	6879      	ldr	r1, [r7, #4]
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4413      	add	r3, r2
 8001ca2:	00db      	lsls	r3, r3, #3
 8001ca4:	440b      	add	r3, r1
 8001ca6:	335d      	adds	r3, #93	; 0x5d
 8001ca8:	2207      	movs	r2, #7
 8001caa:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	015a      	lsls	r2, r3, #5
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	68fa      	ldr	r2, [r7, #12]
 8001cbc:	0151      	lsls	r1, r2, #5
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	440a      	add	r2, r1
 8001cc2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001cc6:	f043 0302 	orr.w	r3, r3, #2
 8001cca:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	68fa      	ldr	r2, [r7, #12]
 8001cd2:	b2d2      	uxtb	r2, r2
 8001cd4:	4611      	mov	r1, r2
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f003 f9b5 	bl	8005046 <USB_HC_Halt>
 8001cdc:	e095      	b.n	8001e0a <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	015a      	lsls	r2, r3, #5
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	f003 0320 	and.w	r3, r3, #32
 8001cf0:	2b20      	cmp	r3, #32
 8001cf2:	d109      	bne.n	8001d08 <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	015a      	lsls	r2, r3, #5
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d00:	461a      	mov	r2, r3
 8001d02:	2320      	movs	r3, #32
 8001d04:	6093      	str	r3, [r2, #8]
 8001d06:	e080      	b.n	8001e0a <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	015a      	lsls	r2, r3, #5
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	4413      	add	r3, r2
 8001d10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	f003 0308 	and.w	r3, r3, #8
 8001d1a:	2b08      	cmp	r3, #8
 8001d1c:	d134      	bne.n	8001d88 <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	015a      	lsls	r2, r3, #5
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	4413      	add	r3, r2
 8001d26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	68fa      	ldr	r2, [r7, #12]
 8001d2e:	0151      	lsls	r1, r2, #5
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	440a      	add	r2, r1
 8001d34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001d38:	f043 0302 	orr.w	r3, r3, #2
 8001d3c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8001d3e:	6879      	ldr	r1, [r7, #4]
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	4613      	mov	r3, r2
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	4413      	add	r3, r2
 8001d48:	00db      	lsls	r3, r3, #3
 8001d4a:	440b      	add	r3, r1
 8001d4c:	335d      	adds	r3, #93	; 0x5d
 8001d4e:	2205      	movs	r2, #5
 8001d50:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	015a      	lsls	r2, r3, #5
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	4413      	add	r3, r2
 8001d5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d5e:	461a      	mov	r2, r3
 8001d60:	2310      	movs	r3, #16
 8001d62:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	015a      	lsls	r2, r3, #5
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d70:	461a      	mov	r2, r3
 8001d72:	2308      	movs	r3, #8
 8001d74:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	68fa      	ldr	r2, [r7, #12]
 8001d7c:	b2d2      	uxtb	r2, r2
 8001d7e:	4611      	mov	r1, r2
 8001d80:	4618      	mov	r0, r3
 8001d82:	f003 f960 	bl	8005046 <USB_HC_Halt>
 8001d86:	e040      	b.n	8001e0a <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	015a      	lsls	r2, r3, #5
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	4413      	add	r3, r2
 8001d90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d9e:	d134      	bne.n	8001e0a <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	015a      	lsls	r2, r3, #5
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	4413      	add	r3, r2
 8001da8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	0151      	lsls	r1, r2, #5
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	440a      	add	r2, r1
 8001db6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001dba:	f043 0302 	orr.w	r3, r3, #2
 8001dbe:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	b2d2      	uxtb	r2, r2
 8001dc8:	4611      	mov	r1, r2
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f003 f93b 	bl	8005046 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	015a      	lsls	r2, r3, #5
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ddc:	461a      	mov	r2, r3
 8001dde:	2310      	movs	r3, #16
 8001de0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001de2:	6879      	ldr	r1, [r7, #4]
 8001de4:	68fa      	ldr	r2, [r7, #12]
 8001de6:	4613      	mov	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	4413      	add	r3, r2
 8001dec:	00db      	lsls	r3, r3, #3
 8001dee:	440b      	add	r3, r1
 8001df0:	335d      	adds	r3, #93	; 0x5d
 8001df2:	2208      	movs	r2, #8
 8001df4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	015a      	lsls	r2, r3, #5
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e02:	461a      	mov	r2, r3
 8001e04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e08:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	015a      	lsls	r2, r3, #5
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	4413      	add	r3, r2
 8001e12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e16:	689b      	ldr	r3, [r3, #8]
 8001e18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e20:	d122      	bne.n	8001e68 <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	015a      	lsls	r2, r3, #5
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	4413      	add	r3, r2
 8001e2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	68fa      	ldr	r2, [r7, #12]
 8001e32:	0151      	lsls	r1, r2, #5
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	440a      	add	r2, r1
 8001e38:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001e3c:	f043 0302 	orr.w	r3, r3, #2
 8001e40:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	68fa      	ldr	r2, [r7, #12]
 8001e48:	b2d2      	uxtb	r2, r2
 8001e4a:	4611      	mov	r1, r2
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f003 f8fa 	bl	8005046 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	015a      	lsls	r2, r3, #5
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	4413      	add	r3, r2
 8001e5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e5e:	461a      	mov	r2, r3
 8001e60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e64:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001e66:	e300      	b.n	800246a <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	015a      	lsls	r2, r3, #5
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	4413      	add	r3, r2
 8001e70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	f040 80fd 	bne.w	800207a <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	691b      	ldr	r3, [r3, #16]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d01b      	beq.n	8001ec0 <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8001e88:	6879      	ldr	r1, [r7, #4]
 8001e8a:	68fa      	ldr	r2, [r7, #12]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4413      	add	r3, r2
 8001e92:	00db      	lsls	r3, r3, #3
 8001e94:	440b      	add	r3, r1
 8001e96:	3348      	adds	r3, #72	; 0x48
 8001e98:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	0159      	lsls	r1, r3, #5
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	440b      	add	r3, r1
 8001ea2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8001eac:	1ad1      	subs	r1, r2, r3
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	68fa      	ldr	r2, [r7, #12]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	4413      	add	r3, r2
 8001eb8:	00db      	lsls	r3, r3, #3
 8001eba:	4403      	add	r3, r0
 8001ebc:	334c      	adds	r3, #76	; 0x4c
 8001ebe:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001ec0:	6879      	ldr	r1, [r7, #4]
 8001ec2:	68fa      	ldr	r2, [r7, #12]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	4413      	add	r3, r2
 8001eca:	00db      	lsls	r3, r3, #3
 8001ecc:	440b      	add	r3, r1
 8001ece:	335d      	adds	r3, #93	; 0x5d
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001ed4:	6879      	ldr	r1, [r7, #4]
 8001ed6:	68fa      	ldr	r2, [r7, #12]
 8001ed8:	4613      	mov	r3, r2
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	4413      	add	r3, r2
 8001ede:	00db      	lsls	r3, r3, #3
 8001ee0:	440b      	add	r3, r1
 8001ee2:	3358      	adds	r3, #88	; 0x58
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	015a      	lsls	r2, r3, #5
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	4413      	add	r3, r2
 8001ef0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001efa:	6879      	ldr	r1, [r7, #4]
 8001efc:	68fa      	ldr	r2, [r7, #12]
 8001efe:	4613      	mov	r3, r2
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	4413      	add	r3, r2
 8001f04:	00db      	lsls	r3, r3, #3
 8001f06:	440b      	add	r3, r1
 8001f08:	333f      	adds	r3, #63	; 0x3f
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d00a      	beq.n	8001f26 <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001f10:	6879      	ldr	r1, [r7, #4]
 8001f12:	68fa      	ldr	r2, [r7, #12]
 8001f14:	4613      	mov	r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	00db      	lsls	r3, r3, #3
 8001f1c:	440b      	add	r3, r1
 8001f1e:	333f      	adds	r3, #63	; 0x3f
 8001f20:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d121      	bne.n	8001f6a <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	015a      	lsls	r2, r3, #5
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	68fa      	ldr	r2, [r7, #12]
 8001f36:	0151      	lsls	r1, r2, #5
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	440a      	add	r2, r1
 8001f3c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f40:	f043 0302 	orr.w	r3, r3, #2
 8001f44:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	b2d2      	uxtb	r2, r2
 8001f4e:	4611      	mov	r1, r2
 8001f50:	4618      	mov	r0, r3
 8001f52:	f003 f878 	bl	8005046 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	015a      	lsls	r2, r3, #5
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f62:	461a      	mov	r2, r3
 8001f64:	2310      	movs	r3, #16
 8001f66:	6093      	str	r3, [r2, #8]
 8001f68:	e070      	b.n	800204c <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	68fa      	ldr	r2, [r7, #12]
 8001f6e:	4613      	mov	r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	4413      	add	r3, r2
 8001f74:	00db      	lsls	r3, r3, #3
 8001f76:	440b      	add	r3, r1
 8001f78:	333f      	adds	r3, #63	; 0x3f
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	2b03      	cmp	r3, #3
 8001f7e:	d12a      	bne.n	8001fd6 <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	015a      	lsls	r2, r3, #5
 8001f84:	693b      	ldr	r3, [r7, #16]
 8001f86:	4413      	add	r3, r2
 8001f88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	0151      	lsls	r1, r2, #5
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	440a      	add	r2, r1
 8001f96:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001f9a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001f9e:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001fa0:	6879      	ldr	r1, [r7, #4]
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	4413      	add	r3, r2
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	440b      	add	r3, r1
 8001fae:	335c      	adds	r3, #92	; 0x5c
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	b2d8      	uxtb	r0, r3
 8001fb8:	6879      	ldr	r1, [r7, #4]
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4413      	add	r3, r2
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	440b      	add	r3, r1
 8001fc6:	335c      	adds	r3, #92	; 0x5c
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	461a      	mov	r2, r3
 8001fcc:	4601      	mov	r1, r0
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	f005 f9dc 	bl	800738c <HAL_HCD_HC_NotifyURBChange_Callback>
 8001fd4:	e03a      	b.n	800204c <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8001fd6:	6879      	ldr	r1, [r7, #4]
 8001fd8:	68fa      	ldr	r2, [r7, #12]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	4413      	add	r3, r2
 8001fe0:	00db      	lsls	r3, r3, #3
 8001fe2:	440b      	add	r3, r1
 8001fe4:	333f      	adds	r3, #63	; 0x3f
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d12f      	bne.n	800204c <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001fec:	6879      	ldr	r1, [r7, #4]
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	4413      	add	r3, r2
 8001ff6:	00db      	lsls	r3, r3, #3
 8001ff8:	440b      	add	r3, r1
 8001ffa:	335c      	adds	r3, #92	; 0x5c
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002000:	6879      	ldr	r1, [r7, #4]
 8002002:	68fa      	ldr	r2, [r7, #12]
 8002004:	4613      	mov	r3, r2
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	4413      	add	r3, r2
 800200a:	00db      	lsls	r3, r3, #3
 800200c:	440b      	add	r3, r1
 800200e:	3350      	adds	r3, #80	; 0x50
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	f083 0301 	eor.w	r3, r3, #1
 8002016:	b2d8      	uxtb	r0, r3
 8002018:	6879      	ldr	r1, [r7, #4]
 800201a:	68fa      	ldr	r2, [r7, #12]
 800201c:	4613      	mov	r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	4413      	add	r3, r2
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	440b      	add	r3, r1
 8002026:	3350      	adds	r3, #80	; 0x50
 8002028:	4602      	mov	r2, r0
 800202a:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	b2d8      	uxtb	r0, r3
 8002030:	6879      	ldr	r1, [r7, #4]
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	4613      	mov	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	440b      	add	r3, r1
 800203e:	335c      	adds	r3, #92	; 0x5c
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	461a      	mov	r2, r3
 8002044:	4601      	mov	r1, r0
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f005 f9a0 	bl	800738c <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 800204c:	6879      	ldr	r1, [r7, #4]
 800204e:	68fa      	ldr	r2, [r7, #12]
 8002050:	4613      	mov	r3, r2
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	4413      	add	r3, r2
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	440b      	add	r3, r1
 800205a:	3350      	adds	r3, #80	; 0x50
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	f083 0301 	eor.w	r3, r3, #1
 8002062:	b2d8      	uxtb	r0, r3
 8002064:	6879      	ldr	r1, [r7, #4]
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	4613      	mov	r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	4413      	add	r3, r2
 800206e:	00db      	lsls	r3, r3, #3
 8002070:	440b      	add	r3, r1
 8002072:	3350      	adds	r3, #80	; 0x50
 8002074:	4602      	mov	r2, r0
 8002076:	701a      	strb	r2, [r3, #0]
}
 8002078:	e1f7      	b.n	800246a <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	015a      	lsls	r2, r3, #5
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	4413      	add	r3, r2
 8002082:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f003 0302 	and.w	r3, r3, #2
 800208c:	2b02      	cmp	r3, #2
 800208e:	f040 811a 	bne.w	80022c6 <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	015a      	lsls	r2, r3, #5
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	4413      	add	r3, r2
 800209a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	68fa      	ldr	r2, [r7, #12]
 80020a2:	0151      	lsls	r1, r2, #5
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	440a      	add	r2, r1
 80020a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80020ac:	f023 0302 	bic.w	r3, r3, #2
 80020b0:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80020b2:	6879      	ldr	r1, [r7, #4]
 80020b4:	68fa      	ldr	r2, [r7, #12]
 80020b6:	4613      	mov	r3, r2
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	4413      	add	r3, r2
 80020bc:	00db      	lsls	r3, r3, #3
 80020be:	440b      	add	r3, r1
 80020c0:	335d      	adds	r3, #93	; 0x5d
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d10a      	bne.n	80020de <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80020c8:	6879      	ldr	r1, [r7, #4]
 80020ca:	68fa      	ldr	r2, [r7, #12]
 80020cc:	4613      	mov	r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4413      	add	r3, r2
 80020d2:	00db      	lsls	r3, r3, #3
 80020d4:	440b      	add	r3, r1
 80020d6:	335c      	adds	r3, #92	; 0x5c
 80020d8:	2201      	movs	r2, #1
 80020da:	701a      	strb	r2, [r3, #0]
 80020dc:	e0d9      	b.n	8002292 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80020de:	6879      	ldr	r1, [r7, #4]
 80020e0:	68fa      	ldr	r2, [r7, #12]
 80020e2:	4613      	mov	r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	4413      	add	r3, r2
 80020e8:	00db      	lsls	r3, r3, #3
 80020ea:	440b      	add	r3, r1
 80020ec:	335d      	adds	r3, #93	; 0x5d
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	2b05      	cmp	r3, #5
 80020f2:	d10a      	bne.n	800210a <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80020f4:	6879      	ldr	r1, [r7, #4]
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	4613      	mov	r3, r2
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	4413      	add	r3, r2
 80020fe:	00db      	lsls	r3, r3, #3
 8002100:	440b      	add	r3, r1
 8002102:	335c      	adds	r3, #92	; 0x5c
 8002104:	2205      	movs	r2, #5
 8002106:	701a      	strb	r2, [r3, #0]
 8002108:	e0c3      	b.n	8002292 <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800210a:	6879      	ldr	r1, [r7, #4]
 800210c:	68fa      	ldr	r2, [r7, #12]
 800210e:	4613      	mov	r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	4413      	add	r3, r2
 8002114:	00db      	lsls	r3, r3, #3
 8002116:	440b      	add	r3, r1
 8002118:	335d      	adds	r3, #93	; 0x5d
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	2b06      	cmp	r3, #6
 800211e:	d00a      	beq.n	8002136 <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002120:	6879      	ldr	r1, [r7, #4]
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	4613      	mov	r3, r2
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	4413      	add	r3, r2
 800212a:	00db      	lsls	r3, r3, #3
 800212c:	440b      	add	r3, r1
 800212e:	335d      	adds	r3, #93	; 0x5d
 8002130:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002132:	2b08      	cmp	r3, #8
 8002134:	d156      	bne.n	80021e4 <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 8002136:	6879      	ldr	r1, [r7, #4]
 8002138:	68fa      	ldr	r2, [r7, #12]
 800213a:	4613      	mov	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4413      	add	r3, r2
 8002140:	00db      	lsls	r3, r3, #3
 8002142:	440b      	add	r3, r1
 8002144:	3358      	adds	r3, #88	; 0x58
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	1c59      	adds	r1, r3, #1
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	68fa      	ldr	r2, [r7, #12]
 800214e:	4613      	mov	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	00db      	lsls	r3, r3, #3
 8002156:	4403      	add	r3, r0
 8002158:	3358      	adds	r3, #88	; 0x58
 800215a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 800215c:	6879      	ldr	r1, [r7, #4]
 800215e:	68fa      	ldr	r2, [r7, #12]
 8002160:	4613      	mov	r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	4413      	add	r3, r2
 8002166:	00db      	lsls	r3, r3, #3
 8002168:	440b      	add	r3, r1
 800216a:	3358      	adds	r3, #88	; 0x58
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	2b03      	cmp	r3, #3
 8002170:	d914      	bls.n	800219c <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002172:	6879      	ldr	r1, [r7, #4]
 8002174:	68fa      	ldr	r2, [r7, #12]
 8002176:	4613      	mov	r3, r2
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	4413      	add	r3, r2
 800217c:	00db      	lsls	r3, r3, #3
 800217e:	440b      	add	r3, r1
 8002180:	3358      	adds	r3, #88	; 0x58
 8002182:	2200      	movs	r2, #0
 8002184:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002186:	6879      	ldr	r1, [r7, #4]
 8002188:	68fa      	ldr	r2, [r7, #12]
 800218a:	4613      	mov	r3, r2
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	4413      	add	r3, r2
 8002190:	00db      	lsls	r3, r3, #3
 8002192:	440b      	add	r3, r1
 8002194:	335c      	adds	r3, #92	; 0x5c
 8002196:	2204      	movs	r2, #4
 8002198:	701a      	strb	r2, [r3, #0]
 800219a:	e009      	b.n	80021b0 <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800219c:	6879      	ldr	r1, [r7, #4]
 800219e:	68fa      	ldr	r2, [r7, #12]
 80021a0:	4613      	mov	r3, r2
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	4413      	add	r3, r2
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	440b      	add	r3, r1
 80021aa:	335c      	adds	r3, #92	; 0x5c
 80021ac:	2202      	movs	r2, #2
 80021ae:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	015a      	lsls	r2, r3, #5
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	4413      	add	r3, r2
 80021b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80021c6:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80021ce:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	015a      	lsls	r2, r3, #5
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	4413      	add	r3, r2
 80021d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021dc:	461a      	mov	r2, r3
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	6013      	str	r3, [r2, #0]
 80021e2:	e056      	b.n	8002292 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80021e4:	6879      	ldr	r1, [r7, #4]
 80021e6:	68fa      	ldr	r2, [r7, #12]
 80021e8:	4613      	mov	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4413      	add	r3, r2
 80021ee:	00db      	lsls	r3, r3, #3
 80021f0:	440b      	add	r3, r1
 80021f2:	335d      	adds	r3, #93	; 0x5d
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	2b03      	cmp	r3, #3
 80021f8:	d123      	bne.n	8002242 <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80021fa:	6879      	ldr	r1, [r7, #4]
 80021fc:	68fa      	ldr	r2, [r7, #12]
 80021fe:	4613      	mov	r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	4413      	add	r3, r2
 8002204:	00db      	lsls	r3, r3, #3
 8002206:	440b      	add	r3, r1
 8002208:	335c      	adds	r3, #92	; 0x5c
 800220a:	2202      	movs	r2, #2
 800220c:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	015a      	lsls	r2, r3, #5
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	4413      	add	r3, r2
 8002216:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002224:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800222c:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	015a      	lsls	r2, r3, #5
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	4413      	add	r3, r2
 8002236:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800223a:	461a      	mov	r2, r3
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	6013      	str	r3, [r2, #0]
 8002240:	e027      	b.n	8002292 <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002242:	6879      	ldr	r1, [r7, #4]
 8002244:	68fa      	ldr	r2, [r7, #12]
 8002246:	4613      	mov	r3, r2
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	4413      	add	r3, r2
 800224c:	00db      	lsls	r3, r3, #3
 800224e:	440b      	add	r3, r1
 8002250:	335d      	adds	r3, #93	; 0x5d
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	2b07      	cmp	r3, #7
 8002256:	d11c      	bne.n	8002292 <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 8002258:	6879      	ldr	r1, [r7, #4]
 800225a:	68fa      	ldr	r2, [r7, #12]
 800225c:	4613      	mov	r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	4413      	add	r3, r2
 8002262:	00db      	lsls	r3, r3, #3
 8002264:	440b      	add	r3, r1
 8002266:	3358      	adds	r3, #88	; 0x58
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	1c59      	adds	r1, r3, #1
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	68fa      	ldr	r2, [r7, #12]
 8002270:	4613      	mov	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	4413      	add	r3, r2
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	4403      	add	r3, r0
 800227a:	3358      	adds	r3, #88	; 0x58
 800227c:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800227e:	6879      	ldr	r1, [r7, #4]
 8002280:	68fa      	ldr	r2, [r7, #12]
 8002282:	4613      	mov	r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	4413      	add	r3, r2
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	440b      	add	r3, r1
 800228c:	335c      	adds	r3, #92	; 0x5c
 800228e:	2204      	movs	r2, #4
 8002290:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	015a      	lsls	r2, r3, #5
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	4413      	add	r3, r2
 800229a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800229e:	461a      	mov	r2, r3
 80022a0:	2302      	movs	r3, #2
 80022a2:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	b2d8      	uxtb	r0, r3
 80022a8:	6879      	ldr	r1, [r7, #4]
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	4613      	mov	r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	4413      	add	r3, r2
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	440b      	add	r3, r1
 80022b6:	335c      	adds	r3, #92	; 0x5c
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	461a      	mov	r2, r3
 80022bc:	4601      	mov	r1, r0
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f005 f864 	bl	800738c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80022c4:	e0d1      	b.n	800246a <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	015a      	lsls	r2, r3, #5
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	4413      	add	r3, r2
 80022ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022d8:	2b80      	cmp	r3, #128	; 0x80
 80022da:	d13e      	bne.n	800235a <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	015a      	lsls	r2, r3, #5
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	4413      	add	r3, r2
 80022e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022e8:	68db      	ldr	r3, [r3, #12]
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	0151      	lsls	r1, r2, #5
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	440a      	add	r2, r1
 80022f2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80022f6:	f043 0302 	orr.w	r3, r3, #2
 80022fa:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80022fc:	6879      	ldr	r1, [r7, #4]
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	4613      	mov	r3, r2
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	4413      	add	r3, r2
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	440b      	add	r3, r1
 800230a:	3358      	adds	r3, #88	; 0x58
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	1c59      	adds	r1, r3, #1
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	68fa      	ldr	r2, [r7, #12]
 8002314:	4613      	mov	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	4413      	add	r3, r2
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	4403      	add	r3, r0
 800231e:	3358      	adds	r3, #88	; 0x58
 8002320:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002322:	6879      	ldr	r1, [r7, #4]
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	4613      	mov	r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4413      	add	r3, r2
 800232c:	00db      	lsls	r3, r3, #3
 800232e:	440b      	add	r3, r1
 8002330:	335d      	adds	r3, #93	; 0x5d
 8002332:	2206      	movs	r2, #6
 8002334:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	68fa      	ldr	r2, [r7, #12]
 800233c:	b2d2      	uxtb	r2, r2
 800233e:	4611      	mov	r1, r2
 8002340:	4618      	mov	r0, r3
 8002342:	f002 fe80 	bl	8005046 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	015a      	lsls	r2, r3, #5
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	4413      	add	r3, r2
 800234e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002352:	461a      	mov	r2, r3
 8002354:	2380      	movs	r3, #128	; 0x80
 8002356:	6093      	str	r3, [r2, #8]
}
 8002358:	e087      	b.n	800246a <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	015a      	lsls	r2, r3, #5
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	4413      	add	r3, r2
 8002362:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	f003 0310 	and.w	r3, r3, #16
 800236c:	2b10      	cmp	r3, #16
 800236e:	d17c      	bne.n	800246a <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002370:	6879      	ldr	r1, [r7, #4]
 8002372:	68fa      	ldr	r2, [r7, #12]
 8002374:	4613      	mov	r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	4413      	add	r3, r2
 800237a:	00db      	lsls	r3, r3, #3
 800237c:	440b      	add	r3, r1
 800237e:	333f      	adds	r3, #63	; 0x3f
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	2b03      	cmp	r3, #3
 8002384:	d122      	bne.n	80023cc <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002386:	6879      	ldr	r1, [r7, #4]
 8002388:	68fa      	ldr	r2, [r7, #12]
 800238a:	4613      	mov	r3, r2
 800238c:	009b      	lsls	r3, r3, #2
 800238e:	4413      	add	r3, r2
 8002390:	00db      	lsls	r3, r3, #3
 8002392:	440b      	add	r3, r1
 8002394:	3358      	adds	r3, #88	; 0x58
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	015a      	lsls	r2, r3, #5
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	4413      	add	r3, r2
 80023a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	68fa      	ldr	r2, [r7, #12]
 80023aa:	0151      	lsls	r1, r2, #5
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	440a      	add	r2, r1
 80023b0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80023b4:	f043 0302 	orr.w	r3, r3, #2
 80023b8:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	b2d2      	uxtb	r2, r2
 80023c2:	4611      	mov	r1, r2
 80023c4:	4618      	mov	r0, r3
 80023c6:	f002 fe3e 	bl	8005046 <USB_HC_Halt>
 80023ca:	e045      	b.n	8002458 <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80023cc:	6879      	ldr	r1, [r7, #4]
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	4613      	mov	r3, r2
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	4413      	add	r3, r2
 80023d6:	00db      	lsls	r3, r3, #3
 80023d8:	440b      	add	r3, r1
 80023da:	333f      	adds	r3, #63	; 0x3f
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00a      	beq.n	80023f8 <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	4613      	mov	r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4413      	add	r3, r2
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	440b      	add	r3, r1
 80023f0:	333f      	adds	r3, #63	; 0x3f
 80023f2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d12f      	bne.n	8002458 <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80023f8:	6879      	ldr	r1, [r7, #4]
 80023fa:	68fa      	ldr	r2, [r7, #12]
 80023fc:	4613      	mov	r3, r2
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	4413      	add	r3, r2
 8002402:	00db      	lsls	r3, r3, #3
 8002404:	440b      	add	r3, r1
 8002406:	3358      	adds	r3, #88	; 0x58
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	691b      	ldr	r3, [r3, #16]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d121      	bne.n	8002458 <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 8002414:	6879      	ldr	r1, [r7, #4]
 8002416:	68fa      	ldr	r2, [r7, #12]
 8002418:	4613      	mov	r3, r2
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	4413      	add	r3, r2
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	440b      	add	r3, r1
 8002422:	335d      	adds	r3, #93	; 0x5d
 8002424:	2203      	movs	r2, #3
 8002426:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	015a      	lsls	r2, r3, #5
 800242c:	693b      	ldr	r3, [r7, #16]
 800242e:	4413      	add	r3, r2
 8002430:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	68fa      	ldr	r2, [r7, #12]
 8002438:	0151      	lsls	r1, r2, #5
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	440a      	add	r2, r1
 800243e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002442:	f043 0302 	orr.w	r3, r3, #2
 8002446:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	68fa      	ldr	r2, [r7, #12]
 800244e:	b2d2      	uxtb	r2, r2
 8002450:	4611      	mov	r1, r2
 8002452:	4618      	mov	r0, r3
 8002454:	f002 fdf7 	bl	8005046 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	015a      	lsls	r2, r3, #5
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	4413      	add	r3, r2
 8002460:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002464:	461a      	mov	r2, r3
 8002466:	2310      	movs	r3, #16
 8002468:	6093      	str	r3, [r2, #8]
}
 800246a:	bf00      	nop
 800246c:	3718      	adds	r7, #24
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b086      	sub	sp, #24
 8002476:	af00      	add	r7, sp, #0
 8002478:	6078      	str	r0, [r7, #4]
 800247a:	460b      	mov	r3, r1
 800247c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002488:	78fb      	ldrb	r3, [r7, #3]
 800248a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	015a      	lsls	r2, r3, #5
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	4413      	add	r3, r2
 8002494:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	f003 0304 	and.w	r3, r3, #4
 800249e:	2b04      	cmp	r3, #4
 80024a0:	d119      	bne.n	80024d6 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	015a      	lsls	r2, r3, #5
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	4413      	add	r3, r2
 80024aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ae:	461a      	mov	r2, r3
 80024b0:	2304      	movs	r3, #4
 80024b2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	015a      	lsls	r2, r3, #5
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	4413      	add	r3, r2
 80024bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	0151      	lsls	r1, r2, #5
 80024c6:	693a      	ldr	r2, [r7, #16]
 80024c8:	440a      	add	r2, r1
 80024ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80024ce:	f043 0302 	orr.w	r3, r3, #2
 80024d2:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80024d4:	e33e      	b.n	8002b54 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	015a      	lsls	r2, r3, #5
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	4413      	add	r3, r2
 80024de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f003 0320 	and.w	r3, r3, #32
 80024e8:	2b20      	cmp	r3, #32
 80024ea:	d141      	bne.n	8002570 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	015a      	lsls	r2, r3, #5
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	4413      	add	r3, r2
 80024f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024f8:	461a      	mov	r2, r3
 80024fa:	2320      	movs	r3, #32
 80024fc:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80024fe:	6879      	ldr	r1, [r7, #4]
 8002500:	68fa      	ldr	r2, [r7, #12]
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	440b      	add	r3, r1
 800250c:	333d      	adds	r3, #61	; 0x3d
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	2b01      	cmp	r3, #1
 8002512:	f040 831f 	bne.w	8002b54 <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8002516:	6879      	ldr	r1, [r7, #4]
 8002518:	68fa      	ldr	r2, [r7, #12]
 800251a:	4613      	mov	r3, r2
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	4413      	add	r3, r2
 8002520:	00db      	lsls	r3, r3, #3
 8002522:	440b      	add	r3, r1
 8002524:	333d      	adds	r3, #61	; 0x3d
 8002526:	2200      	movs	r2, #0
 8002528:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	68fa      	ldr	r2, [r7, #12]
 800252e:	4613      	mov	r3, r2
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	4413      	add	r3, r2
 8002534:	00db      	lsls	r3, r3, #3
 8002536:	440b      	add	r3, r1
 8002538:	335c      	adds	r3, #92	; 0x5c
 800253a:	2202      	movs	r2, #2
 800253c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	015a      	lsls	r2, r3, #5
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4413      	add	r3, r2
 8002546:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	68fa      	ldr	r2, [r7, #12]
 800254e:	0151      	lsls	r1, r2, #5
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	440a      	add	r2, r1
 8002554:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002558:	f043 0302 	orr.w	r3, r3, #2
 800255c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	68fa      	ldr	r2, [r7, #12]
 8002564:	b2d2      	uxtb	r2, r2
 8002566:	4611      	mov	r1, r2
 8002568:	4618      	mov	r0, r3
 800256a:	f002 fd6c 	bl	8005046 <USB_HC_Halt>
}
 800256e:	e2f1      	b.n	8002b54 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	015a      	lsls	r2, r3, #5
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	4413      	add	r3, r2
 8002578:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002582:	2b40      	cmp	r3, #64	; 0x40
 8002584:	d13f      	bne.n	8002606 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8002586:	6879      	ldr	r1, [r7, #4]
 8002588:	68fa      	ldr	r2, [r7, #12]
 800258a:	4613      	mov	r3, r2
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	4413      	add	r3, r2
 8002590:	00db      	lsls	r3, r3, #3
 8002592:	440b      	add	r3, r1
 8002594:	335d      	adds	r3, #93	; 0x5d
 8002596:	2204      	movs	r2, #4
 8002598:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800259a:	6879      	ldr	r1, [r7, #4]
 800259c:	68fa      	ldr	r2, [r7, #12]
 800259e:	4613      	mov	r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	4413      	add	r3, r2
 80025a4:	00db      	lsls	r3, r3, #3
 80025a6:	440b      	add	r3, r1
 80025a8:	333d      	adds	r3, #61	; 0x3d
 80025aa:	2201      	movs	r2, #1
 80025ac:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80025ae:	6879      	ldr	r1, [r7, #4]
 80025b0:	68fa      	ldr	r2, [r7, #12]
 80025b2:	4613      	mov	r3, r2
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	4413      	add	r3, r2
 80025b8:	00db      	lsls	r3, r3, #3
 80025ba:	440b      	add	r3, r1
 80025bc:	3358      	adds	r3, #88	; 0x58
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	015a      	lsls	r2, r3, #5
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	4413      	add	r3, r2
 80025ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	68fa      	ldr	r2, [r7, #12]
 80025d2:	0151      	lsls	r1, r2, #5
 80025d4:	693a      	ldr	r2, [r7, #16]
 80025d6:	440a      	add	r2, r1
 80025d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80025dc:	f043 0302 	orr.w	r3, r3, #2
 80025e0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	b2d2      	uxtb	r2, r2
 80025ea:	4611      	mov	r1, r2
 80025ec:	4618      	mov	r0, r3
 80025ee:	f002 fd2a 	bl	8005046 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	015a      	lsls	r2, r3, #5
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	4413      	add	r3, r2
 80025fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025fe:	461a      	mov	r2, r3
 8002600:	2340      	movs	r3, #64	; 0x40
 8002602:	6093      	str	r3, [r2, #8]
}
 8002604:	e2a6      	b.n	8002b54 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	015a      	lsls	r2, r3, #5
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	4413      	add	r3, r2
 800260e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002618:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800261c:	d122      	bne.n	8002664 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	015a      	lsls	r2, r3, #5
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	4413      	add	r3, r2
 8002626:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	68fa      	ldr	r2, [r7, #12]
 800262e:	0151      	lsls	r1, r2, #5
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	440a      	add	r2, r1
 8002634:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002638:	f043 0302 	orr.w	r3, r3, #2
 800263c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	b2d2      	uxtb	r2, r2
 8002646:	4611      	mov	r1, r2
 8002648:	4618      	mov	r0, r3
 800264a:	f002 fcfc 	bl	8005046 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	015a      	lsls	r2, r3, #5
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	4413      	add	r3, r2
 8002656:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800265a:	461a      	mov	r2, r3
 800265c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002660:	6093      	str	r3, [r2, #8]
}
 8002662:	e277      	b.n	8002b54 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	015a      	lsls	r2, r3, #5
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	4413      	add	r3, r2
 800266c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	2b01      	cmp	r3, #1
 8002678:	d135      	bne.n	80026e6 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800267a:	6879      	ldr	r1, [r7, #4]
 800267c:	68fa      	ldr	r2, [r7, #12]
 800267e:	4613      	mov	r3, r2
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	4413      	add	r3, r2
 8002684:	00db      	lsls	r3, r3, #3
 8002686:	440b      	add	r3, r1
 8002688:	3358      	adds	r3, #88	; 0x58
 800268a:	2200      	movs	r2, #0
 800268c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	015a      	lsls	r2, r3, #5
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	4413      	add	r3, r2
 8002696:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	68fa      	ldr	r2, [r7, #12]
 800269e:	0151      	lsls	r1, r2, #5
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	440a      	add	r2, r1
 80026a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80026a8:	f043 0302 	orr.w	r3, r3, #2
 80026ac:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68fa      	ldr	r2, [r7, #12]
 80026b4:	b2d2      	uxtb	r2, r2
 80026b6:	4611      	mov	r1, r2
 80026b8:	4618      	mov	r0, r3
 80026ba:	f002 fcc4 	bl	8005046 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	015a      	lsls	r2, r3, #5
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	4413      	add	r3, r2
 80026c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026ca:	461a      	mov	r2, r3
 80026cc:	2301      	movs	r3, #1
 80026ce:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80026d0:	6879      	ldr	r1, [r7, #4]
 80026d2:	68fa      	ldr	r2, [r7, #12]
 80026d4:	4613      	mov	r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	4413      	add	r3, r2
 80026da:	00db      	lsls	r3, r3, #3
 80026dc:	440b      	add	r3, r1
 80026de:	335d      	adds	r3, #93	; 0x5d
 80026e0:	2201      	movs	r2, #1
 80026e2:	701a      	strb	r2, [r3, #0]
}
 80026e4:	e236      	b.n	8002b54 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	015a      	lsls	r2, r3, #5
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	4413      	add	r3, r2
 80026ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f003 0308 	and.w	r3, r3, #8
 80026f8:	2b08      	cmp	r3, #8
 80026fa:	d12b      	bne.n	8002754 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	015a      	lsls	r2, r3, #5
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	4413      	add	r3, r2
 8002704:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002708:	461a      	mov	r2, r3
 800270a:	2308      	movs	r3, #8
 800270c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	015a      	lsls	r2, r3, #5
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	4413      	add	r3, r2
 8002716:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	68fa      	ldr	r2, [r7, #12]
 800271e:	0151      	lsls	r1, r2, #5
 8002720:	693a      	ldr	r2, [r7, #16]
 8002722:	440a      	add	r2, r1
 8002724:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002728:	f043 0302 	orr.w	r3, r3, #2
 800272c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	4611      	mov	r1, r2
 8002738:	4618      	mov	r0, r3
 800273a:	f002 fc84 	bl	8005046 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800273e:	6879      	ldr	r1, [r7, #4]
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	4613      	mov	r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	4413      	add	r3, r2
 8002748:	00db      	lsls	r3, r3, #3
 800274a:	440b      	add	r3, r1
 800274c:	335d      	adds	r3, #93	; 0x5d
 800274e:	2205      	movs	r2, #5
 8002750:	701a      	strb	r2, [r3, #0]
}
 8002752:	e1ff      	b.n	8002b54 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	015a      	lsls	r2, r3, #5
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	4413      	add	r3, r2
 800275c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f003 0310 	and.w	r3, r3, #16
 8002766:	2b10      	cmp	r3, #16
 8002768:	d155      	bne.n	8002816 <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800276a:	6879      	ldr	r1, [r7, #4]
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	4613      	mov	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	4413      	add	r3, r2
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	440b      	add	r3, r1
 8002778:	3358      	adds	r3, #88	; 0x58
 800277a:	2200      	movs	r2, #0
 800277c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800277e:	6879      	ldr	r1, [r7, #4]
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	4613      	mov	r3, r2
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	4413      	add	r3, r2
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	440b      	add	r3, r1
 800278c:	335d      	adds	r3, #93	; 0x5d
 800278e:	2203      	movs	r2, #3
 8002790:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	68fa      	ldr	r2, [r7, #12]
 8002796:	4613      	mov	r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	4413      	add	r3, r2
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	440b      	add	r3, r1
 80027a0:	333d      	adds	r3, #61	; 0x3d
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d114      	bne.n	80027d2 <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 80027a8:	6879      	ldr	r1, [r7, #4]
 80027aa:	68fa      	ldr	r2, [r7, #12]
 80027ac:	4613      	mov	r3, r2
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	4413      	add	r3, r2
 80027b2:	00db      	lsls	r3, r3, #3
 80027b4:	440b      	add	r3, r1
 80027b6:	333c      	adds	r3, #60	; 0x3c
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d109      	bne.n	80027d2 <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 80027be:	6879      	ldr	r1, [r7, #4]
 80027c0:	68fa      	ldr	r2, [r7, #12]
 80027c2:	4613      	mov	r3, r2
 80027c4:	009b      	lsls	r3, r3, #2
 80027c6:	4413      	add	r3, r2
 80027c8:	00db      	lsls	r3, r3, #3
 80027ca:	440b      	add	r3, r1
 80027cc:	333d      	adds	r3, #61	; 0x3d
 80027ce:	2201      	movs	r2, #1
 80027d0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	015a      	lsls	r2, r3, #5
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	4413      	add	r3, r2
 80027da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	68fa      	ldr	r2, [r7, #12]
 80027e2:	0151      	lsls	r1, r2, #5
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	440a      	add	r2, r1
 80027e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80027ec:	f043 0302 	orr.w	r3, r3, #2
 80027f0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	b2d2      	uxtb	r2, r2
 80027fa:	4611      	mov	r1, r2
 80027fc:	4618      	mov	r0, r3
 80027fe:	f002 fc22 	bl	8005046 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	015a      	lsls	r2, r3, #5
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	4413      	add	r3, r2
 800280a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800280e:	461a      	mov	r2, r3
 8002810:	2310      	movs	r3, #16
 8002812:	6093      	str	r3, [r2, #8]
}
 8002814:	e19e      	b.n	8002b54 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	015a      	lsls	r2, r3, #5
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	4413      	add	r3, r2
 800281e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002828:	2b80      	cmp	r3, #128	; 0x80
 800282a:	d12b      	bne.n	8002884 <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	015a      	lsls	r2, r3, #5
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	4413      	add	r3, r2
 8002834:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	68fa      	ldr	r2, [r7, #12]
 800283c:	0151      	lsls	r1, r2, #5
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	440a      	add	r2, r1
 8002842:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002846:	f043 0302 	orr.w	r3, r3, #2
 800284a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	b2d2      	uxtb	r2, r2
 8002854:	4611      	mov	r1, r2
 8002856:	4618      	mov	r0, r3
 8002858:	f002 fbf5 	bl	8005046 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 800285c:	6879      	ldr	r1, [r7, #4]
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	4613      	mov	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	4413      	add	r3, r2
 8002866:	00db      	lsls	r3, r3, #3
 8002868:	440b      	add	r3, r1
 800286a:	335d      	adds	r3, #93	; 0x5d
 800286c:	2206      	movs	r2, #6
 800286e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	015a      	lsls	r2, r3, #5
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	4413      	add	r3, r2
 8002878:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800287c:	461a      	mov	r2, r3
 800287e:	2380      	movs	r3, #128	; 0x80
 8002880:	6093      	str	r3, [r2, #8]
}
 8002882:	e167      	b.n	8002b54 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	015a      	lsls	r2, r3, #5
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	4413      	add	r3, r2
 800288c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002896:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800289a:	d135      	bne.n	8002908 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	015a      	lsls	r2, r3, #5
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	4413      	add	r3, r2
 80028a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028a8:	68db      	ldr	r3, [r3, #12]
 80028aa:	68fa      	ldr	r2, [r7, #12]
 80028ac:	0151      	lsls	r1, r2, #5
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	440a      	add	r2, r1
 80028b2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80028b6:	f043 0302 	orr.w	r3, r3, #2
 80028ba:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	68fa      	ldr	r2, [r7, #12]
 80028c2:	b2d2      	uxtb	r2, r2
 80028c4:	4611      	mov	r1, r2
 80028c6:	4618      	mov	r0, r3
 80028c8:	f002 fbbd 	bl	8005046 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	015a      	lsls	r2, r3, #5
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	4413      	add	r3, r2
 80028d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028d8:	461a      	mov	r2, r3
 80028da:	2310      	movs	r3, #16
 80028dc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	015a      	lsls	r2, r3, #5
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	4413      	add	r3, r2
 80028e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028ea:	461a      	mov	r2, r3
 80028ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028f0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80028f2:	6879      	ldr	r1, [r7, #4]
 80028f4:	68fa      	ldr	r2, [r7, #12]
 80028f6:	4613      	mov	r3, r2
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	4413      	add	r3, r2
 80028fc:	00db      	lsls	r3, r3, #3
 80028fe:	440b      	add	r3, r1
 8002900:	335d      	adds	r3, #93	; 0x5d
 8002902:	2208      	movs	r2, #8
 8002904:	701a      	strb	r2, [r3, #0]
}
 8002906:	e125      	b.n	8002b54 <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	015a      	lsls	r2, r3, #5
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	4413      	add	r3, r2
 8002910:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	f003 0302 	and.w	r3, r3, #2
 800291a:	2b02      	cmp	r3, #2
 800291c:	f040 811a 	bne.w	8002b54 <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	015a      	lsls	r2, r3, #5
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	4413      	add	r3, r2
 8002928:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	0151      	lsls	r1, r2, #5
 8002932:	693a      	ldr	r2, [r7, #16]
 8002934:	440a      	add	r2, r1
 8002936:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800293a:	f023 0302 	bic.w	r3, r3, #2
 800293e:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002940:	6879      	ldr	r1, [r7, #4]
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	4613      	mov	r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	4413      	add	r3, r2
 800294a:	00db      	lsls	r3, r3, #3
 800294c:	440b      	add	r3, r1
 800294e:	335d      	adds	r3, #93	; 0x5d
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d137      	bne.n	80029c6 <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002956:	6879      	ldr	r1, [r7, #4]
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	4613      	mov	r3, r2
 800295c:	009b      	lsls	r3, r3, #2
 800295e:	4413      	add	r3, r2
 8002960:	00db      	lsls	r3, r3, #3
 8002962:	440b      	add	r3, r1
 8002964:	335c      	adds	r3, #92	; 0x5c
 8002966:	2201      	movs	r2, #1
 8002968:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800296a:	6879      	ldr	r1, [r7, #4]
 800296c:	68fa      	ldr	r2, [r7, #12]
 800296e:	4613      	mov	r3, r2
 8002970:	009b      	lsls	r3, r3, #2
 8002972:	4413      	add	r3, r2
 8002974:	00db      	lsls	r3, r3, #3
 8002976:	440b      	add	r3, r1
 8002978:	333f      	adds	r3, #63	; 0x3f
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	2b02      	cmp	r3, #2
 800297e:	d00b      	beq.n	8002998 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002980:	6879      	ldr	r1, [r7, #4]
 8002982:	68fa      	ldr	r2, [r7, #12]
 8002984:	4613      	mov	r3, r2
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4413      	add	r3, r2
 800298a:	00db      	lsls	r3, r3, #3
 800298c:	440b      	add	r3, r1
 800298e:	333f      	adds	r3, #63	; 0x3f
 8002990:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002992:	2b03      	cmp	r3, #3
 8002994:	f040 80c5 	bne.w	8002b22 <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8002998:	6879      	ldr	r1, [r7, #4]
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	4613      	mov	r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	4413      	add	r3, r2
 80029a2:	00db      	lsls	r3, r3, #3
 80029a4:	440b      	add	r3, r1
 80029a6:	3351      	adds	r3, #81	; 0x51
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	f083 0301 	eor.w	r3, r3, #1
 80029ae:	b2d8      	uxtb	r0, r3
 80029b0:	6879      	ldr	r1, [r7, #4]
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	4613      	mov	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	4413      	add	r3, r2
 80029ba:	00db      	lsls	r3, r3, #3
 80029bc:	440b      	add	r3, r1
 80029be:	3351      	adds	r3, #81	; 0x51
 80029c0:	4602      	mov	r2, r0
 80029c2:	701a      	strb	r2, [r3, #0]
 80029c4:	e0ad      	b.n	8002b22 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80029c6:	6879      	ldr	r1, [r7, #4]
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	4613      	mov	r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	4413      	add	r3, r2
 80029d0:	00db      	lsls	r3, r3, #3
 80029d2:	440b      	add	r3, r1
 80029d4:	335d      	adds	r3, #93	; 0x5d
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	2b03      	cmp	r3, #3
 80029da:	d10a      	bne.n	80029f2 <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80029dc:	6879      	ldr	r1, [r7, #4]
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	4613      	mov	r3, r2
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	4413      	add	r3, r2
 80029e6:	00db      	lsls	r3, r3, #3
 80029e8:	440b      	add	r3, r1
 80029ea:	335c      	adds	r3, #92	; 0x5c
 80029ec:	2202      	movs	r2, #2
 80029ee:	701a      	strb	r2, [r3, #0]
 80029f0:	e097      	b.n	8002b22 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80029f2:	6879      	ldr	r1, [r7, #4]
 80029f4:	68fa      	ldr	r2, [r7, #12]
 80029f6:	4613      	mov	r3, r2
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	4413      	add	r3, r2
 80029fc:	00db      	lsls	r3, r3, #3
 80029fe:	440b      	add	r3, r1
 8002a00:	335d      	adds	r3, #93	; 0x5d
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	2b04      	cmp	r3, #4
 8002a06:	d10a      	bne.n	8002a1e <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002a08:	6879      	ldr	r1, [r7, #4]
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	4613      	mov	r3, r2
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	4413      	add	r3, r2
 8002a12:	00db      	lsls	r3, r3, #3
 8002a14:	440b      	add	r3, r1
 8002a16:	335c      	adds	r3, #92	; 0x5c
 8002a18:	2202      	movs	r2, #2
 8002a1a:	701a      	strb	r2, [r3, #0]
 8002a1c:	e081      	b.n	8002b22 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002a1e:	6879      	ldr	r1, [r7, #4]
 8002a20:	68fa      	ldr	r2, [r7, #12]
 8002a22:	4613      	mov	r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	4413      	add	r3, r2
 8002a28:	00db      	lsls	r3, r3, #3
 8002a2a:	440b      	add	r3, r1
 8002a2c:	335d      	adds	r3, #93	; 0x5d
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	2b05      	cmp	r3, #5
 8002a32:	d10a      	bne.n	8002a4a <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002a34:	6879      	ldr	r1, [r7, #4]
 8002a36:	68fa      	ldr	r2, [r7, #12]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	4413      	add	r3, r2
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	440b      	add	r3, r1
 8002a42:	335c      	adds	r3, #92	; 0x5c
 8002a44:	2205      	movs	r2, #5
 8002a46:	701a      	strb	r2, [r3, #0]
 8002a48:	e06b      	b.n	8002b22 <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002a4a:	6879      	ldr	r1, [r7, #4]
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	4413      	add	r3, r2
 8002a54:	00db      	lsls	r3, r3, #3
 8002a56:	440b      	add	r3, r1
 8002a58:	335d      	adds	r3, #93	; 0x5d
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	2b06      	cmp	r3, #6
 8002a5e:	d00a      	beq.n	8002a76 <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002a60:	6879      	ldr	r1, [r7, #4]
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	4613      	mov	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	4413      	add	r3, r2
 8002a6a:	00db      	lsls	r3, r3, #3
 8002a6c:	440b      	add	r3, r1
 8002a6e:	335d      	adds	r3, #93	; 0x5d
 8002a70:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002a72:	2b08      	cmp	r3, #8
 8002a74:	d155      	bne.n	8002b22 <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 8002a76:	6879      	ldr	r1, [r7, #4]
 8002a78:	68fa      	ldr	r2, [r7, #12]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	4413      	add	r3, r2
 8002a80:	00db      	lsls	r3, r3, #3
 8002a82:	440b      	add	r3, r1
 8002a84:	3358      	adds	r3, #88	; 0x58
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	1c59      	adds	r1, r3, #1
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	68fa      	ldr	r2, [r7, #12]
 8002a8e:	4613      	mov	r3, r2
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	4413      	add	r3, r2
 8002a94:	00db      	lsls	r3, r3, #3
 8002a96:	4403      	add	r3, r0
 8002a98:	3358      	adds	r3, #88	; 0x58
 8002a9a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8002a9c:	6879      	ldr	r1, [r7, #4]
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	4413      	add	r3, r2
 8002aa6:	00db      	lsls	r3, r3, #3
 8002aa8:	440b      	add	r3, r1
 8002aaa:	3358      	adds	r3, #88	; 0x58
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2b03      	cmp	r3, #3
 8002ab0:	d914      	bls.n	8002adc <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	68fa      	ldr	r2, [r7, #12]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	4413      	add	r3, r2
 8002abc:	00db      	lsls	r3, r3, #3
 8002abe:	440b      	add	r3, r1
 8002ac0:	3358      	adds	r3, #88	; 0x58
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002ac6:	6879      	ldr	r1, [r7, #4]
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	4613      	mov	r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	4413      	add	r3, r2
 8002ad0:	00db      	lsls	r3, r3, #3
 8002ad2:	440b      	add	r3, r1
 8002ad4:	335c      	adds	r3, #92	; 0x5c
 8002ad6:	2204      	movs	r2, #4
 8002ad8:	701a      	strb	r2, [r3, #0]
 8002ada:	e009      	b.n	8002af0 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002adc:	6879      	ldr	r1, [r7, #4]
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	4413      	add	r3, r2
 8002ae6:	00db      	lsls	r3, r3, #3
 8002ae8:	440b      	add	r3, r1
 8002aea:	335c      	adds	r3, #92	; 0x5c
 8002aec:	2202      	movs	r2, #2
 8002aee:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	015a      	lsls	r2, r3, #5
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	4413      	add	r3, r2
 8002af8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b06:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b0e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	015a      	lsls	r2, r3, #5
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	4413      	add	r3, r2
 8002b18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	015a      	lsls	r2, r3, #5
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	4413      	add	r3, r2
 8002b2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b2e:	461a      	mov	r2, r3
 8002b30:	2302      	movs	r3, #2
 8002b32:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	b2d8      	uxtb	r0, r3
 8002b38:	6879      	ldr	r1, [r7, #4]
 8002b3a:	68fa      	ldr	r2, [r7, #12]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	009b      	lsls	r3, r3, #2
 8002b40:	4413      	add	r3, r2
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	440b      	add	r3, r1
 8002b46:	335c      	adds	r3, #92	; 0x5c
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	4601      	mov	r1, r0
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f004 fc1c 	bl	800738c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002b54:	bf00      	nop
 8002b56:	3718      	adds	r7, #24
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b08a      	sub	sp, #40	; 0x28
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6c:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	6a1b      	ldr	r3, [r3, #32]
 8002b74:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	f003 030f 	and.w	r3, r3, #15
 8002b7c:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	0c5b      	lsrs	r3, r3, #17
 8002b82:	f003 030f 	and.w	r3, r3, #15
 8002b86:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	091b      	lsrs	r3, r3, #4
 8002b8c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b90:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d003      	beq.n	8002ba0 <HCD_RXQLVL_IRQHandler+0x44>
 8002b98:	2b05      	cmp	r3, #5
 8002b9a:	f000 8082 	beq.w	8002ca2 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002b9e:	e083      	b.n	8002ca8 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d07f      	beq.n	8002ca6 <HCD_RXQLVL_IRQHandler+0x14a>
 8002ba6:	6879      	ldr	r1, [r7, #4]
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	4613      	mov	r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	4413      	add	r3, r2
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	440b      	add	r3, r1
 8002bb4:	3344      	adds	r3, #68	; 0x44
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d074      	beq.n	8002ca6 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6818      	ldr	r0, [r3, #0]
 8002bc0:	6879      	ldr	r1, [r7, #4]
 8002bc2:	69ba      	ldr	r2, [r7, #24]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	4413      	add	r3, r2
 8002bca:	00db      	lsls	r3, r3, #3
 8002bcc:	440b      	add	r3, r1
 8002bce:	3344      	adds	r3, #68	; 0x44
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	693a      	ldr	r2, [r7, #16]
 8002bd4:	b292      	uxth	r2, r2
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	f001 fdd3 	bl	8004782 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002bdc:	6879      	ldr	r1, [r7, #4]
 8002bde:	69ba      	ldr	r2, [r7, #24]
 8002be0:	4613      	mov	r3, r2
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	4413      	add	r3, r2
 8002be6:	00db      	lsls	r3, r3, #3
 8002be8:	440b      	add	r3, r1
 8002bea:	3344      	adds	r3, #68	; 0x44
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	18d1      	adds	r1, r2, r3
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	69ba      	ldr	r2, [r7, #24]
 8002bf6:	4613      	mov	r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	4413      	add	r3, r2
 8002bfc:	00db      	lsls	r3, r3, #3
 8002bfe:	4403      	add	r3, r0
 8002c00:	3344      	adds	r3, #68	; 0x44
 8002c02:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8002c04:	6879      	ldr	r1, [r7, #4]
 8002c06:	69ba      	ldr	r2, [r7, #24]
 8002c08:	4613      	mov	r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	4413      	add	r3, r2
 8002c0e:	00db      	lsls	r3, r3, #3
 8002c10:	440b      	add	r3, r1
 8002c12:	334c      	adds	r3, #76	; 0x4c
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	18d1      	adds	r1, r2, r3
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	4613      	mov	r3, r2
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	4413      	add	r3, r2
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	4403      	add	r3, r0
 8002c28:	334c      	adds	r3, #76	; 0x4c
 8002c2a:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	015a      	lsls	r2, r3, #5
 8002c30:	6a3b      	ldr	r3, [r7, #32]
 8002c32:	4413      	add	r3, r2
 8002c34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c38:	691a      	ldr	r2, [r3, #16]
 8002c3a:	4b1d      	ldr	r3, [pc, #116]	; (8002cb0 <HCD_RXQLVL_IRQHandler+0x154>)
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d031      	beq.n	8002ca6 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	015a      	lsls	r2, r3, #5
 8002c46:	6a3b      	ldr	r3, [r7, #32]
 8002c48:	4413      	add	r3, r2
 8002c4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002c58:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c60:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	015a      	lsls	r2, r3, #5
 8002c66:	6a3b      	ldr	r3, [r7, #32]
 8002c68:	4413      	add	r3, r2
 8002c6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c6e:	461a      	mov	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8002c74:	6879      	ldr	r1, [r7, #4]
 8002c76:	69ba      	ldr	r2, [r7, #24]
 8002c78:	4613      	mov	r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	4413      	add	r3, r2
 8002c7e:	00db      	lsls	r3, r3, #3
 8002c80:	440b      	add	r3, r1
 8002c82:	3350      	adds	r3, #80	; 0x50
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	f083 0301 	eor.w	r3, r3, #1
 8002c8a:	b2d8      	uxtb	r0, r3
 8002c8c:	6879      	ldr	r1, [r7, #4]
 8002c8e:	69ba      	ldr	r2, [r7, #24]
 8002c90:	4613      	mov	r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	4413      	add	r3, r2
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	440b      	add	r3, r1
 8002c9a:	3350      	adds	r3, #80	; 0x50
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	701a      	strb	r2, [r3, #0]
      break;
 8002ca0:	e001      	b.n	8002ca6 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8002ca2:	bf00      	nop
 8002ca4:	e000      	b.n	8002ca8 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8002ca6:	bf00      	nop
  }
}
 8002ca8:	bf00      	nop
 8002caa:	3728      	adds	r7, #40	; 0x28
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	1ff80000 	.word	0x1ff80000

08002cb4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002ce0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d10b      	bne.n	8002d04 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d102      	bne.n	8002cfc <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f004 fb2c 	bl	8007354 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	f043 0302 	orr.w	r3, r3, #2
 8002d02:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f003 0308 	and.w	r3, r3, #8
 8002d0a:	2b08      	cmp	r3, #8
 8002d0c:	d132      	bne.n	8002d74 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	f043 0308 	orr.w	r3, r3, #8
 8002d14:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f003 0304 	and.w	r3, r3, #4
 8002d1c:	2b04      	cmp	r3, #4
 8002d1e:	d126      	bne.n	8002d6e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d113      	bne.n	8002d50 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002d2e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d32:	d106      	bne.n	8002d42 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	2102      	movs	r1, #2
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f001 fe5c 	bl	80049f8 <USB_InitFSLSPClkSel>
 8002d40:	e011      	b.n	8002d66 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	2101      	movs	r1, #1
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f001 fe55 	bl	80049f8 <USB_InitFSLSPClkSel>
 8002d4e:	e00a      	b.n	8002d66 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d106      	bne.n	8002d66 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d5e:	461a      	mov	r2, r3
 8002d60:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002d64:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f004 fb1e 	bl	80073a8 <HAL_HCD_PortEnabled_Callback>
 8002d6c:	e002      	b.n	8002d74 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f004 fb28 	bl	80073c4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f003 0320 	and.w	r3, r3, #32
 8002d7a:	2b20      	cmp	r3, #32
 8002d7c:	d103      	bne.n	8002d86 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	f043 0320 	orr.w	r3, r3, #32
 8002d84:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	6013      	str	r3, [r2, #0]
}
 8002d92:	bf00      	nop
 8002d94:	3718      	adds	r7, #24
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
	...

08002d9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d101      	bne.n	8002dae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	e11f      	b.n	8002fee <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d106      	bne.n	8002dc8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f7fd fde2 	bl	800098c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2224      	movs	r2, #36	; 0x24
 8002dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 0201 	bic.w	r2, r2, #1
 8002dde:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dfe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e00:	f001 f9de 	bl	80041c0 <HAL_RCC_GetPCLK1Freq>
 8002e04:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	4a7b      	ldr	r2, [pc, #492]	; (8002ff8 <HAL_I2C_Init+0x25c>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d807      	bhi.n	8002e20 <HAL_I2C_Init+0x84>
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	4a7a      	ldr	r2, [pc, #488]	; (8002ffc <HAL_I2C_Init+0x260>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	bf94      	ite	ls
 8002e18:	2301      	movls	r3, #1
 8002e1a:	2300      	movhi	r3, #0
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	e006      	b.n	8002e2e <HAL_I2C_Init+0x92>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	4a77      	ldr	r2, [pc, #476]	; (8003000 <HAL_I2C_Init+0x264>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	bf94      	ite	ls
 8002e28:	2301      	movls	r3, #1
 8002e2a:	2300      	movhi	r3, #0
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d001      	beq.n	8002e36 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e0db      	b.n	8002fee <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	4a72      	ldr	r2, [pc, #456]	; (8003004 <HAL_I2C_Init+0x268>)
 8002e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e3e:	0c9b      	lsrs	r3, r3, #18
 8002e40:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68ba      	ldr	r2, [r7, #8]
 8002e52:	430a      	orrs	r2, r1
 8002e54:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	6a1b      	ldr	r3, [r3, #32]
 8002e5c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	4a64      	ldr	r2, [pc, #400]	; (8002ff8 <HAL_I2C_Init+0x25c>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d802      	bhi.n	8002e70 <HAL_I2C_Init+0xd4>
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	e009      	b.n	8002e84 <HAL_I2C_Init+0xe8>
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e76:	fb02 f303 	mul.w	r3, r2, r3
 8002e7a:	4a63      	ldr	r2, [pc, #396]	; (8003008 <HAL_I2C_Init+0x26c>)
 8002e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e80:	099b      	lsrs	r3, r3, #6
 8002e82:	3301      	adds	r3, #1
 8002e84:	687a      	ldr	r2, [r7, #4]
 8002e86:	6812      	ldr	r2, [r2, #0]
 8002e88:	430b      	orrs	r3, r1
 8002e8a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	69db      	ldr	r3, [r3, #28]
 8002e92:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e96:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	4956      	ldr	r1, [pc, #344]	; (8002ff8 <HAL_I2C_Init+0x25c>)
 8002ea0:	428b      	cmp	r3, r1
 8002ea2:	d80d      	bhi.n	8002ec0 <HAL_I2C_Init+0x124>
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	1e59      	subs	r1, r3, #1
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb8:	2b04      	cmp	r3, #4
 8002eba:	bf38      	it	cc
 8002ebc:	2304      	movcc	r3, #4
 8002ebe:	e04f      	b.n	8002f60 <HAL_I2C_Init+0x1c4>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d111      	bne.n	8002eec <HAL_I2C_Init+0x150>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	1e58      	subs	r0, r3, #1
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6859      	ldr	r1, [r3, #4]
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	440b      	add	r3, r1
 8002ed6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eda:	3301      	adds	r3, #1
 8002edc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	bf0c      	ite	eq
 8002ee4:	2301      	moveq	r3, #1
 8002ee6:	2300      	movne	r3, #0
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	e012      	b.n	8002f12 <HAL_I2C_Init+0x176>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	1e58      	subs	r0, r3, #1
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6859      	ldr	r1, [r3, #4]
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	0099      	lsls	r1, r3, #2
 8002efc:	440b      	add	r3, r1
 8002efe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f02:	3301      	adds	r3, #1
 8002f04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	bf0c      	ite	eq
 8002f0c:	2301      	moveq	r3, #1
 8002f0e:	2300      	movne	r3, #0
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <HAL_I2C_Init+0x17e>
 8002f16:	2301      	movs	r3, #1
 8002f18:	e022      	b.n	8002f60 <HAL_I2C_Init+0x1c4>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10e      	bne.n	8002f40 <HAL_I2C_Init+0x1a4>
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	1e58      	subs	r0, r3, #1
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6859      	ldr	r1, [r3, #4]
 8002f2a:	460b      	mov	r3, r1
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	440b      	add	r3, r1
 8002f30:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f34:	3301      	adds	r3, #1
 8002f36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f3e:	e00f      	b.n	8002f60 <HAL_I2C_Init+0x1c4>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	1e58      	subs	r0, r3, #1
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6859      	ldr	r1, [r3, #4]
 8002f48:	460b      	mov	r3, r1
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	440b      	add	r3, r1
 8002f4e:	0099      	lsls	r1, r3, #2
 8002f50:	440b      	add	r3, r1
 8002f52:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f56:	3301      	adds	r3, #1
 8002f58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f5c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f60:	6879      	ldr	r1, [r7, #4]
 8002f62:	6809      	ldr	r1, [r1, #0]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	69da      	ldr	r2, [r3, #28]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a1b      	ldr	r3, [r3, #32]
 8002f7a:	431a      	orrs	r2, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	430a      	orrs	r2, r1
 8002f82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f8e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f92:	687a      	ldr	r2, [r7, #4]
 8002f94:	6911      	ldr	r1, [r2, #16]
 8002f96:	687a      	ldr	r2, [r7, #4]
 8002f98:	68d2      	ldr	r2, [r2, #12]
 8002f9a:	4311      	orrs	r1, r2
 8002f9c:	687a      	ldr	r2, [r7, #4]
 8002f9e:	6812      	ldr	r2, [r2, #0]
 8002fa0:	430b      	orrs	r3, r1
 8002fa2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	695a      	ldr	r2, [r3, #20]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	699b      	ldr	r3, [r3, #24]
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	430a      	orrs	r2, r1
 8002fbe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f042 0201 	orr.w	r2, r2, #1
 8002fce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2220      	movs	r2, #32
 8002fda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002fec:	2300      	movs	r3, #0
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3710      	adds	r7, #16
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	000186a0 	.word	0x000186a0
 8002ffc:	001e847f 	.word	0x001e847f
 8003000:	003d08ff 	.word	0x003d08ff
 8003004:	431bde83 	.word	0x431bde83
 8003008:	10624dd3 	.word	0x10624dd3

0800300c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b088      	sub	sp, #32
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e128      	b.n	8003270 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d109      	bne.n	800303e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a90      	ldr	r2, [pc, #576]	; (8003278 <HAL_I2S_Init+0x26c>)
 8003036:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f7fd fcef 	bl	8000a1c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2202      	movs	r2, #2
 8003042:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	69db      	ldr	r3, [r3, #28]
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	6812      	ldr	r2, [r2, #0]
 8003050:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003054:	f023 030f 	bic.w	r3, r3, #15
 8003058:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2202      	movs	r2, #2
 8003060:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	695b      	ldr	r3, [r3, #20]
 8003066:	2b02      	cmp	r3, #2
 8003068:	d060      	beq.n	800312c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d102      	bne.n	8003078 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003072:	2310      	movs	r3, #16
 8003074:	617b      	str	r3, [r7, #20]
 8003076:	e001      	b.n	800307c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003078:	2320      	movs	r3, #32
 800307a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	2b20      	cmp	r3, #32
 8003082:	d802      	bhi.n	800308a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	005b      	lsls	r3, r3, #1
 8003088:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800308a:	2001      	movs	r0, #1
 800308c:	f001 f98e 	bl	80043ac <HAL_RCCEx_GetPeriphCLKFreq>
 8003090:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800309a:	d125      	bne.n	80030e8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d010      	beq.n	80030c6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	68fa      	ldr	r2, [r7, #12]
 80030aa:	fbb2 f2f3 	udiv	r2, r2, r3
 80030ae:	4613      	mov	r3, r2
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	4413      	add	r3, r2
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	461a      	mov	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	695b      	ldr	r3, [r3, #20]
 80030bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c0:	3305      	adds	r3, #5
 80030c2:	613b      	str	r3, [r7, #16]
 80030c4:	e01f      	b.n	8003106 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	00db      	lsls	r3, r3, #3
 80030ca:	68fa      	ldr	r2, [r7, #12]
 80030cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80030d0:	4613      	mov	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	4413      	add	r3, r2
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	461a      	mov	r2, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e2:	3305      	adds	r3, #5
 80030e4:	613b      	str	r3, [r7, #16]
 80030e6:	e00e      	b.n	8003106 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80030f0:	4613      	mov	r3, r2
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	4413      	add	r3, r2
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	461a      	mov	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003102:	3305      	adds	r3, #5
 8003104:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	4a5c      	ldr	r2, [pc, #368]	; (800327c <HAL_I2S_Init+0x270>)
 800310a:	fba2 2303 	umull	r2, r3, r2, r3
 800310e:	08db      	lsrs	r3, r3, #3
 8003110:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	f003 0301 	and.w	r3, r3, #1
 8003118:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800311a:	693a      	ldr	r2, [r7, #16]
 800311c:	69bb      	ldr	r3, [r7, #24]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	085b      	lsrs	r3, r3, #1
 8003122:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	021b      	lsls	r3, r3, #8
 8003128:	61bb      	str	r3, [r7, #24]
 800312a:	e003      	b.n	8003134 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800312c:	2302      	movs	r3, #2
 800312e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003130:	2300      	movs	r3, #0
 8003132:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	2b01      	cmp	r3, #1
 8003138:	d902      	bls.n	8003140 <HAL_I2S_Init+0x134>
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	2bff      	cmp	r3, #255	; 0xff
 800313e:	d907      	bls.n	8003150 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003144:	f043 0210 	orr.w	r2, r3, #16
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e08f      	b.n	8003270 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	691a      	ldr	r2, [r3, #16]
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	ea42 0103 	orr.w	r1, r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	69fa      	ldr	r2, [r7, #28]
 8003160:	430a      	orrs	r2, r1
 8003162:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	69db      	ldr	r3, [r3, #28]
 800316a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800316e:	f023 030f 	bic.w	r3, r3, #15
 8003172:	687a      	ldr	r2, [r7, #4]
 8003174:	6851      	ldr	r1, [r2, #4]
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	6892      	ldr	r2, [r2, #8]
 800317a:	4311      	orrs	r1, r2
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	68d2      	ldr	r2, [r2, #12]
 8003180:	4311      	orrs	r1, r2
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	6992      	ldr	r2, [r2, #24]
 8003186:	430a      	orrs	r2, r1
 8003188:	431a      	orrs	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003192:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d161      	bne.n	8003260 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a38      	ldr	r2, [pc, #224]	; (8003280 <HAL_I2S_Init+0x274>)
 80031a0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a37      	ldr	r2, [pc, #220]	; (8003284 <HAL_I2S_Init+0x278>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d101      	bne.n	80031b0 <HAL_I2S_Init+0x1a4>
 80031ac:	4b36      	ldr	r3, [pc, #216]	; (8003288 <HAL_I2S_Init+0x27c>)
 80031ae:	e001      	b.n	80031b4 <HAL_I2S_Init+0x1a8>
 80031b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031b4:	69db      	ldr	r3, [r3, #28]
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	6812      	ldr	r2, [r2, #0]
 80031ba:	4932      	ldr	r1, [pc, #200]	; (8003284 <HAL_I2S_Init+0x278>)
 80031bc:	428a      	cmp	r2, r1
 80031be:	d101      	bne.n	80031c4 <HAL_I2S_Init+0x1b8>
 80031c0:	4a31      	ldr	r2, [pc, #196]	; (8003288 <HAL_I2S_Init+0x27c>)
 80031c2:	e001      	b.n	80031c8 <HAL_I2S_Init+0x1bc>
 80031c4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80031c8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80031cc:	f023 030f 	bic.w	r3, r3, #15
 80031d0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a2b      	ldr	r2, [pc, #172]	; (8003284 <HAL_I2S_Init+0x278>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d101      	bne.n	80031e0 <HAL_I2S_Init+0x1d4>
 80031dc:	4b2a      	ldr	r3, [pc, #168]	; (8003288 <HAL_I2S_Init+0x27c>)
 80031de:	e001      	b.n	80031e4 <HAL_I2S_Init+0x1d8>
 80031e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031e4:	2202      	movs	r2, #2
 80031e6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a25      	ldr	r2, [pc, #148]	; (8003284 <HAL_I2S_Init+0x278>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d101      	bne.n	80031f6 <HAL_I2S_Init+0x1ea>
 80031f2:	4b25      	ldr	r3, [pc, #148]	; (8003288 <HAL_I2S_Init+0x27c>)
 80031f4:	e001      	b.n	80031fa <HAL_I2S_Init+0x1ee>
 80031f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031fa:	69db      	ldr	r3, [r3, #28]
 80031fc:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003206:	d003      	beq.n	8003210 <HAL_I2S_Init+0x204>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d103      	bne.n	8003218 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003210:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003214:	613b      	str	r3, [r7, #16]
 8003216:	e001      	b.n	800321c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003218:	2300      	movs	r3, #0
 800321a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	b299      	uxth	r1, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	699b      	ldr	r3, [r3, #24]
 8003230:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8003232:	4303      	orrs	r3, r0
 8003234:	b29b      	uxth	r3, r3
 8003236:	430b      	orrs	r3, r1
 8003238:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800323a:	4313      	orrs	r3, r2
 800323c:	b29a      	uxth	r2, r3
 800323e:	897b      	ldrh	r3, [r7, #10]
 8003240:	4313      	orrs	r3, r2
 8003242:	b29b      	uxth	r3, r3
 8003244:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003248:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a0d      	ldr	r2, [pc, #52]	; (8003284 <HAL_I2S_Init+0x278>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d101      	bne.n	8003258 <HAL_I2S_Init+0x24c>
 8003254:	4b0c      	ldr	r3, [pc, #48]	; (8003288 <HAL_I2S_Init+0x27c>)
 8003256:	e001      	b.n	800325c <HAL_I2S_Init+0x250>
 8003258:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800325c:	897a      	ldrh	r2, [r7, #10]
 800325e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	3720      	adds	r7, #32
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	08003383 	.word	0x08003383
 800327c:	cccccccd 	.word	0xcccccccd
 8003280:	08003499 	.word	0x08003499
 8003284:	40003800 	.word	0x40003800
 8003288:	40003400 	.word	0x40003400

0800328c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003294:	bf00      	nop
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b083      	sub	sp, #12
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c6:	4770      	bx	lr

080032c8 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d4:	881a      	ldrh	r2, [r3, #0]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e0:	1c9a      	adds	r2, r3, #2
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ea:	b29b      	uxth	r3, r3
 80032ec:	3b01      	subs	r3, #1
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d10e      	bne.n	800331c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	685a      	ldr	r2, [r3, #4]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800330c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f7ff ffb8 	bl	800328c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800331c:	bf00      	nop
 800331e:	3708      	adds	r7, #8
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}

08003324 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	68da      	ldr	r2, [r3, #12]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003336:	b292      	uxth	r2, r2
 8003338:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800333e:	1c9a      	adds	r2, r3, #2
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003348:	b29b      	uxth	r3, r3
 800334a:	3b01      	subs	r3, #1
 800334c:	b29a      	uxth	r2, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003356:	b29b      	uxth	r3, r3
 8003358:	2b00      	cmp	r3, #0
 800335a:	d10e      	bne.n	800337a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	685a      	ldr	r2, [r3, #4]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800336a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f7ff ff93 	bl	80032a0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800337a:	bf00      	nop
 800337c:	3708      	adds	r7, #8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003382:	b580      	push	{r7, lr}
 8003384:	b086      	sub	sp, #24
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003398:	b2db      	uxtb	r3, r3
 800339a:	2b04      	cmp	r3, #4
 800339c:	d13a      	bne.n	8003414 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d109      	bne.n	80033bc <I2S_IRQHandler+0x3a>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033b2:	2b40      	cmp	r3, #64	; 0x40
 80033b4:	d102      	bne.n	80033bc <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f7ff ffb4 	bl	8003324 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033c2:	2b40      	cmp	r3, #64	; 0x40
 80033c4:	d126      	bne.n	8003414 <I2S_IRQHandler+0x92>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f003 0320 	and.w	r3, r3, #32
 80033d0:	2b20      	cmp	r3, #32
 80033d2:	d11f      	bne.n	8003414 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	685a      	ldr	r2, [r3, #4]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80033e2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80033e4:	2300      	movs	r3, #0
 80033e6:	613b      	str	r3, [r7, #16]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	613b      	str	r3, [r7, #16]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	613b      	str	r3, [r7, #16]
 80033f8:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003406:	f043 0202 	orr.w	r2, r3, #2
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f7ff ff50 	bl	80032b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800341a:	b2db      	uxtb	r3, r3
 800341c:	2b03      	cmp	r3, #3
 800341e:	d136      	bne.n	800348e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	2b02      	cmp	r3, #2
 8003428:	d109      	bne.n	800343e <I2S_IRQHandler+0xbc>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003434:	2b80      	cmp	r3, #128	; 0x80
 8003436:	d102      	bne.n	800343e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f7ff ff45 	bl	80032c8 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	f003 0308 	and.w	r3, r3, #8
 8003444:	2b08      	cmp	r3, #8
 8003446:	d122      	bne.n	800348e <I2S_IRQHandler+0x10c>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f003 0320 	and.w	r3, r3, #32
 8003452:	2b20      	cmp	r3, #32
 8003454:	d11b      	bne.n	800348e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	685a      	ldr	r2, [r3, #4]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003464:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003466:	2300      	movs	r3, #0
 8003468:	60fb      	str	r3, [r7, #12]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	60fb      	str	r3, [r7, #12]
 8003472:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2201      	movs	r2, #1
 8003478:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003480:	f043 0204 	orr.w	r2, r3, #4
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f7ff ff13 	bl	80032b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800348e:	bf00      	nop
 8003490:	3718      	adds	r7, #24
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
	...

08003498 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b088      	sub	sp, #32
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4aa2      	ldr	r2, [pc, #648]	; (8003738 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d101      	bne.n	80034b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80034b2:	4ba2      	ldr	r3, [pc, #648]	; (800373c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80034b4:	e001      	b.n	80034ba <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80034b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a9b      	ldr	r2, [pc, #620]	; (8003738 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d101      	bne.n	80034d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80034d0:	4b9a      	ldr	r3, [pc, #616]	; (800373c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80034d2:	e001      	b.n	80034d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80034d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034e4:	d004      	beq.n	80034f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	f040 8099 	bne.w	8003622 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	f003 0302 	and.w	r3, r3, #2
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d107      	bne.n	800350a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003500:	2b00      	cmp	r3, #0
 8003502:	d002      	beq.n	800350a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f000 f925 	bl	8003754 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b01      	cmp	r3, #1
 8003512:	d107      	bne.n	8003524 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800351a:	2b00      	cmp	r3, #0
 800351c:	d002      	beq.n	8003524 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 f9c8 	bl	80038b4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800352a:	2b40      	cmp	r3, #64	; 0x40
 800352c:	d13a      	bne.n	80035a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	f003 0320 	and.w	r3, r3, #32
 8003534:	2b00      	cmp	r3, #0
 8003536:	d035      	beq.n	80035a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a7e      	ldr	r2, [pc, #504]	; (8003738 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d101      	bne.n	8003546 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003542:	4b7e      	ldr	r3, [pc, #504]	; (800373c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003544:	e001      	b.n	800354a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003546:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800354a:	685a      	ldr	r2, [r3, #4]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4979      	ldr	r1, [pc, #484]	; (8003738 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003552:	428b      	cmp	r3, r1
 8003554:	d101      	bne.n	800355a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003556:	4b79      	ldr	r3, [pc, #484]	; (800373c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003558:	e001      	b.n	800355e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800355a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800355e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003562:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	685a      	ldr	r2, [r3, #4]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003572:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003574:	2300      	movs	r3, #0
 8003576:	60fb      	str	r3, [r7, #12]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	68db      	ldr	r3, [r3, #12]
 800357e:	60fb      	str	r3, [r7, #12]
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	60fb      	str	r3, [r7, #12]
 8003588:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003596:	f043 0202 	orr.w	r2, r3, #2
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f7ff fe88 	bl	80032b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80035a4:	69fb      	ldr	r3, [r7, #28]
 80035a6:	f003 0308 	and.w	r3, r3, #8
 80035aa:	2b08      	cmp	r3, #8
 80035ac:	f040 80be 	bne.w	800372c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	f003 0320 	and.w	r3, r3, #32
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	f000 80b8 	beq.w	800372c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	685a      	ldr	r2, [r3, #4]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80035ca:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a59      	ldr	r2, [pc, #356]	; (8003738 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d101      	bne.n	80035da <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80035d6:	4b59      	ldr	r3, [pc, #356]	; (800373c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80035d8:	e001      	b.n	80035de <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80035da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4954      	ldr	r1, [pc, #336]	; (8003738 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80035e6:	428b      	cmp	r3, r1
 80035e8:	d101      	bne.n	80035ee <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80035ea:	4b54      	ldr	r3, [pc, #336]	; (800373c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80035ec:	e001      	b.n	80035f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80035ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035f2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80035f6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80035f8:	2300      	movs	r3, #0
 80035fa:	60bb      	str	r3, [r7, #8]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	60bb      	str	r3, [r7, #8]
 8003604:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003612:	f043 0204 	orr.w	r2, r3, #4
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f7ff fe4a 	bl	80032b4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003620:	e084      	b.n	800372c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	f003 0302 	and.w	r3, r3, #2
 8003628:	2b02      	cmp	r3, #2
 800362a:	d107      	bne.n	800363c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003632:	2b00      	cmp	r3, #0
 8003634:	d002      	beq.n	800363c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 f8be 	bl	80037b8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	2b01      	cmp	r3, #1
 8003644:	d107      	bne.n	8003656 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800364c:	2b00      	cmp	r3, #0
 800364e:	d002      	beq.n	8003656 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 f8fd 	bl	8003850 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800365c:	2b40      	cmp	r3, #64	; 0x40
 800365e:	d12f      	bne.n	80036c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	f003 0320 	and.w	r3, r3, #32
 8003666:	2b00      	cmp	r3, #0
 8003668:	d02a      	beq.n	80036c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	685a      	ldr	r2, [r3, #4]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003678:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a2e      	ldr	r2, [pc, #184]	; (8003738 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d101      	bne.n	8003688 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003684:	4b2d      	ldr	r3, [pc, #180]	; (800373c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003686:	e001      	b.n	800368c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003688:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800368c:	685a      	ldr	r2, [r3, #4]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4929      	ldr	r1, [pc, #164]	; (8003738 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003694:	428b      	cmp	r3, r1
 8003696:	d101      	bne.n	800369c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003698:	4b28      	ldr	r3, [pc, #160]	; (800373c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800369a:	e001      	b.n	80036a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800369c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036a0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80036a4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2201      	movs	r2, #1
 80036aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b2:	f043 0202 	orr.w	r2, r3, #2
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f7ff fdfa 	bl	80032b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80036c0:	69bb      	ldr	r3, [r7, #24]
 80036c2:	f003 0308 	and.w	r3, r3, #8
 80036c6:	2b08      	cmp	r3, #8
 80036c8:	d131      	bne.n	800372e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	f003 0320 	and.w	r3, r3, #32
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d02c      	beq.n	800372e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a17      	ldr	r2, [pc, #92]	; (8003738 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d101      	bne.n	80036e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80036de:	4b17      	ldr	r3, [pc, #92]	; (800373c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80036e0:	e001      	b.n	80036e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80036e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036e6:	685a      	ldr	r2, [r3, #4]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4912      	ldr	r1, [pc, #72]	; (8003738 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80036ee:	428b      	cmp	r3, r1
 80036f0:	d101      	bne.n	80036f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 80036f2:	4b12      	ldr	r3, [pc, #72]	; (800373c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80036f4:	e001      	b.n	80036fa <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 80036f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036fa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80036fe:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800370e:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800371c:	f043 0204 	orr.w	r2, r3, #4
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f7ff fdc5 	bl	80032b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800372a:	e000      	b.n	800372e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800372c:	bf00      	nop
}
 800372e:	bf00      	nop
 8003730:	3720      	adds	r7, #32
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	40003800 	.word	0x40003800
 800373c:	40003400 	.word	0x40003400

08003740 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003748:	bf00      	nop
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr

08003754 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003760:	1c99      	adds	r1, r3, #2
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6251      	str	r1, [r2, #36]	; 0x24
 8003766:	881a      	ldrh	r2, [r3, #0]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003772:	b29b      	uxth	r3, r3
 8003774:	3b01      	subs	r3, #1
 8003776:	b29a      	uxth	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003780:	b29b      	uxth	r3, r3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d113      	bne.n	80037ae <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003794:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800379a:	b29b      	uxth	r3, r3
 800379c:	2b00      	cmp	r3, #0
 800379e:	d106      	bne.n	80037ae <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80037a8:	6878      	ldr	r0, [r7, #4]
 80037aa:	f7ff ffc9 	bl	8003740 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80037ae:	bf00      	nop
 80037b0:	3708      	adds	r7, #8
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
	...

080037b8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c4:	1c99      	adds	r1, r3, #2
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	6251      	str	r1, [r2, #36]	; 0x24
 80037ca:	8819      	ldrh	r1, [r3, #0]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a1d      	ldr	r2, [pc, #116]	; (8003848 <I2SEx_TxISR_I2SExt+0x90>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d101      	bne.n	80037da <I2SEx_TxISR_I2SExt+0x22>
 80037d6:	4b1d      	ldr	r3, [pc, #116]	; (800384c <I2SEx_TxISR_I2SExt+0x94>)
 80037d8:	e001      	b.n	80037de <I2SEx_TxISR_I2SExt+0x26>
 80037da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037de:	460a      	mov	r2, r1
 80037e0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	3b01      	subs	r3, #1
 80037ea:	b29a      	uxth	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d121      	bne.n	800383e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a12      	ldr	r2, [pc, #72]	; (8003848 <I2SEx_TxISR_I2SExt+0x90>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d101      	bne.n	8003808 <I2SEx_TxISR_I2SExt+0x50>
 8003804:	4b11      	ldr	r3, [pc, #68]	; (800384c <I2SEx_TxISR_I2SExt+0x94>)
 8003806:	e001      	b.n	800380c <I2SEx_TxISR_I2SExt+0x54>
 8003808:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800380c:	685a      	ldr	r2, [r3, #4]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	490d      	ldr	r1, [pc, #52]	; (8003848 <I2SEx_TxISR_I2SExt+0x90>)
 8003814:	428b      	cmp	r3, r1
 8003816:	d101      	bne.n	800381c <I2SEx_TxISR_I2SExt+0x64>
 8003818:	4b0c      	ldr	r3, [pc, #48]	; (800384c <I2SEx_TxISR_I2SExt+0x94>)
 800381a:	e001      	b.n	8003820 <I2SEx_TxISR_I2SExt+0x68>
 800381c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003820:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003824:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800382a:	b29b      	uxth	r3, r3
 800382c:	2b00      	cmp	r3, #0
 800382e:	d106      	bne.n	800383e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f7ff ff81 	bl	8003740 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800383e:	bf00      	nop
 8003840:	3708      	adds	r7, #8
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	40003800 	.word	0x40003800
 800384c:	40003400 	.word	0x40003400

08003850 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	68d8      	ldr	r0, [r3, #12]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003862:	1c99      	adds	r1, r3, #2
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003868:	b282      	uxth	r2, r0
 800386a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003870:	b29b      	uxth	r3, r3
 8003872:	3b01      	subs	r3, #1
 8003874:	b29a      	uxth	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800387e:	b29b      	uxth	r3, r3
 8003880:	2b00      	cmp	r3, #0
 8003882:	d113      	bne.n	80038ac <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003892:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003898:	b29b      	uxth	r3, r3
 800389a:	2b00      	cmp	r3, #0
 800389c:	d106      	bne.n	80038ac <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f7ff ff4a 	bl	8003740 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80038ac:	bf00      	nop
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b082      	sub	sp, #8
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a20      	ldr	r2, [pc, #128]	; (8003944 <I2SEx_RxISR_I2SExt+0x90>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d101      	bne.n	80038ca <I2SEx_RxISR_I2SExt+0x16>
 80038c6:	4b20      	ldr	r3, [pc, #128]	; (8003948 <I2SEx_RxISR_I2SExt+0x94>)
 80038c8:	e001      	b.n	80038ce <I2SEx_RxISR_I2SExt+0x1a>
 80038ca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038ce:	68d8      	ldr	r0, [r3, #12]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d4:	1c99      	adds	r1, r3, #2
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	62d1      	str	r1, [r2, #44]	; 0x2c
 80038da:	b282      	uxth	r2, r0
 80038dc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	3b01      	subs	r3, #1
 80038e6:	b29a      	uxth	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d121      	bne.n	800393a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a12      	ldr	r2, [pc, #72]	; (8003944 <I2SEx_RxISR_I2SExt+0x90>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d101      	bne.n	8003904 <I2SEx_RxISR_I2SExt+0x50>
 8003900:	4b11      	ldr	r3, [pc, #68]	; (8003948 <I2SEx_RxISR_I2SExt+0x94>)
 8003902:	e001      	b.n	8003908 <I2SEx_RxISR_I2SExt+0x54>
 8003904:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003908:	685a      	ldr	r2, [r3, #4]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	490d      	ldr	r1, [pc, #52]	; (8003944 <I2SEx_RxISR_I2SExt+0x90>)
 8003910:	428b      	cmp	r3, r1
 8003912:	d101      	bne.n	8003918 <I2SEx_RxISR_I2SExt+0x64>
 8003914:	4b0c      	ldr	r3, [pc, #48]	; (8003948 <I2SEx_RxISR_I2SExt+0x94>)
 8003916:	e001      	b.n	800391c <I2SEx_RxISR_I2SExt+0x68>
 8003918:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800391c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003920:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003926:	b29b      	uxth	r3, r3
 8003928:	2b00      	cmp	r3, #0
 800392a:	d106      	bne.n	800393a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2201      	movs	r2, #1
 8003930:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f7ff ff03 	bl	8003740 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800393a:	bf00      	nop
 800393c:	3708      	adds	r7, #8
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	40003800 	.word	0x40003800
 8003948:	40003400 	.word	0x40003400

0800394c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d101      	bne.n	800395e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e25b      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	2b00      	cmp	r3, #0
 8003968:	d075      	beq.n	8003a56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800396a:	4ba3      	ldr	r3, [pc, #652]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f003 030c 	and.w	r3, r3, #12
 8003972:	2b04      	cmp	r3, #4
 8003974:	d00c      	beq.n	8003990 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003976:	4ba0      	ldr	r3, [pc, #640]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800397e:	2b08      	cmp	r3, #8
 8003980:	d112      	bne.n	80039a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003982:	4b9d      	ldr	r3, [pc, #628]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800398a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800398e:	d10b      	bne.n	80039a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003990:	4b99      	ldr	r3, [pc, #612]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003998:	2b00      	cmp	r3, #0
 800399a:	d05b      	beq.n	8003a54 <HAL_RCC_OscConfig+0x108>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d157      	bne.n	8003a54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039a4:	2301      	movs	r3, #1
 80039a6:	e236      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039b0:	d106      	bne.n	80039c0 <HAL_RCC_OscConfig+0x74>
 80039b2:	4b91      	ldr	r3, [pc, #580]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a90      	ldr	r2, [pc, #576]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 80039b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039bc:	6013      	str	r3, [r2, #0]
 80039be:	e01d      	b.n	80039fc <HAL_RCC_OscConfig+0xb0>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039c8:	d10c      	bne.n	80039e4 <HAL_RCC_OscConfig+0x98>
 80039ca:	4b8b      	ldr	r3, [pc, #556]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a8a      	ldr	r2, [pc, #552]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 80039d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039d4:	6013      	str	r3, [r2, #0]
 80039d6:	4b88      	ldr	r3, [pc, #544]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a87      	ldr	r2, [pc, #540]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 80039dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039e0:	6013      	str	r3, [r2, #0]
 80039e2:	e00b      	b.n	80039fc <HAL_RCC_OscConfig+0xb0>
 80039e4:	4b84      	ldr	r3, [pc, #528]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a83      	ldr	r2, [pc, #524]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 80039ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039ee:	6013      	str	r3, [r2, #0]
 80039f0:	4b81      	ldr	r3, [pc, #516]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a80      	ldr	r2, [pc, #512]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 80039f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d013      	beq.n	8003a2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a04:	f7fd f9ca 	bl	8000d9c <HAL_GetTick>
 8003a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a0a:	e008      	b.n	8003a1e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a0c:	f7fd f9c6 	bl	8000d9c <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	2b64      	cmp	r3, #100	; 0x64
 8003a18:	d901      	bls.n	8003a1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e1fb      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a1e:	4b76      	ldr	r3, [pc, #472]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d0f0      	beq.n	8003a0c <HAL_RCC_OscConfig+0xc0>
 8003a2a:	e014      	b.n	8003a56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a2c:	f7fd f9b6 	bl	8000d9c <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a32:	e008      	b.n	8003a46 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a34:	f7fd f9b2 	bl	8000d9c <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b64      	cmp	r3, #100	; 0x64
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e1e7      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a46:	4b6c      	ldr	r3, [pc, #432]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d1f0      	bne.n	8003a34 <HAL_RCC_OscConfig+0xe8>
 8003a52:	e000      	b.n	8003a56 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0302 	and.w	r3, r3, #2
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d063      	beq.n	8003b2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a62:	4b65      	ldr	r3, [pc, #404]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f003 030c 	and.w	r3, r3, #12
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00b      	beq.n	8003a86 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a6e:	4b62      	ldr	r3, [pc, #392]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a76:	2b08      	cmp	r3, #8
 8003a78:	d11c      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a7a:	4b5f      	ldr	r3, [pc, #380]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d116      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a86:	4b5c      	ldr	r3, [pc, #368]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d005      	beq.n	8003a9e <HAL_RCC_OscConfig+0x152>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d001      	beq.n	8003a9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e1bb      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a9e:	4b56      	ldr	r3, [pc, #344]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	00db      	lsls	r3, r3, #3
 8003aac:	4952      	ldr	r1, [pc, #328]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ab2:	e03a      	b.n	8003b2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d020      	beq.n	8003afe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003abc:	4b4f      	ldr	r3, [pc, #316]	; (8003bfc <HAL_RCC_OscConfig+0x2b0>)
 8003abe:	2201      	movs	r2, #1
 8003ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac2:	f7fd f96b 	bl	8000d9c <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac8:	e008      	b.n	8003adc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003aca:	f7fd f967 	bl	8000d9c <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d901      	bls.n	8003adc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e19c      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003adc:	4b46      	ldr	r3, [pc, #280]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0302 	and.w	r3, r3, #2
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d0f0      	beq.n	8003aca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ae8:	4b43      	ldr	r3, [pc, #268]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	00db      	lsls	r3, r3, #3
 8003af6:	4940      	ldr	r1, [pc, #256]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	600b      	str	r3, [r1, #0]
 8003afc:	e015      	b.n	8003b2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003afe:	4b3f      	ldr	r3, [pc, #252]	; (8003bfc <HAL_RCC_OscConfig+0x2b0>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b04:	f7fd f94a 	bl	8000d9c <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b0a:	e008      	b.n	8003b1e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b0c:	f7fd f946 	bl	8000d9c <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e17b      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b1e:	4b36      	ldr	r3, [pc, #216]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0302 	and.w	r3, r3, #2
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1f0      	bne.n	8003b0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0308 	and.w	r3, r3, #8
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d030      	beq.n	8003b98 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	695b      	ldr	r3, [r3, #20]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d016      	beq.n	8003b6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b3e:	4b30      	ldr	r3, [pc, #192]	; (8003c00 <HAL_RCC_OscConfig+0x2b4>)
 8003b40:	2201      	movs	r2, #1
 8003b42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b44:	f7fd f92a 	bl	8000d9c <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b4c:	f7fd f926 	bl	8000d9c <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e15b      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b5e:	4b26      	ldr	r3, [pc, #152]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003b60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d0f0      	beq.n	8003b4c <HAL_RCC_OscConfig+0x200>
 8003b6a:	e015      	b.n	8003b98 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b6c:	4b24      	ldr	r3, [pc, #144]	; (8003c00 <HAL_RCC_OscConfig+0x2b4>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b72:	f7fd f913 	bl	8000d9c <HAL_GetTick>
 8003b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b78:	e008      	b.n	8003b8c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b7a:	f7fd f90f 	bl	8000d9c <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d901      	bls.n	8003b8c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	e144      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b8c:	4b1a      	ldr	r3, [pc, #104]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003b8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d1f0      	bne.n	8003b7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0304 	and.w	r3, r3, #4
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f000 80a0 	beq.w	8003ce6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003baa:	4b13      	ldr	r3, [pc, #76]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10f      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	60bb      	str	r3, [r7, #8]
 8003bba:	4b0f      	ldr	r3, [pc, #60]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbe:	4a0e      	ldr	r2, [pc, #56]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003bc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bc4:	6413      	str	r3, [r2, #64]	; 0x40
 8003bc6:	4b0c      	ldr	r3, [pc, #48]	; (8003bf8 <HAL_RCC_OscConfig+0x2ac>)
 8003bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bce:	60bb      	str	r3, [r7, #8]
 8003bd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd6:	4b0b      	ldr	r3, [pc, #44]	; (8003c04 <HAL_RCC_OscConfig+0x2b8>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d121      	bne.n	8003c26 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003be2:	4b08      	ldr	r3, [pc, #32]	; (8003c04 <HAL_RCC_OscConfig+0x2b8>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a07      	ldr	r2, [pc, #28]	; (8003c04 <HAL_RCC_OscConfig+0x2b8>)
 8003be8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bee:	f7fd f8d5 	bl	8000d9c <HAL_GetTick>
 8003bf2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bf4:	e011      	b.n	8003c1a <HAL_RCC_OscConfig+0x2ce>
 8003bf6:	bf00      	nop
 8003bf8:	40023800 	.word	0x40023800
 8003bfc:	42470000 	.word	0x42470000
 8003c00:	42470e80 	.word	0x42470e80
 8003c04:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c08:	f7fd f8c8 	bl	8000d9c <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e0fd      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c1a:	4b81      	ldr	r3, [pc, #516]	; (8003e20 <HAL_RCC_OscConfig+0x4d4>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d0f0      	beq.n	8003c08 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d106      	bne.n	8003c3c <HAL_RCC_OscConfig+0x2f0>
 8003c2e:	4b7d      	ldr	r3, [pc, #500]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c32:	4a7c      	ldr	r2, [pc, #496]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003c34:	f043 0301 	orr.w	r3, r3, #1
 8003c38:	6713      	str	r3, [r2, #112]	; 0x70
 8003c3a:	e01c      	b.n	8003c76 <HAL_RCC_OscConfig+0x32a>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	2b05      	cmp	r3, #5
 8003c42:	d10c      	bne.n	8003c5e <HAL_RCC_OscConfig+0x312>
 8003c44:	4b77      	ldr	r3, [pc, #476]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003c46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c48:	4a76      	ldr	r2, [pc, #472]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003c4a:	f043 0304 	orr.w	r3, r3, #4
 8003c4e:	6713      	str	r3, [r2, #112]	; 0x70
 8003c50:	4b74      	ldr	r3, [pc, #464]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c54:	4a73      	ldr	r2, [pc, #460]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003c56:	f043 0301 	orr.w	r3, r3, #1
 8003c5a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c5c:	e00b      	b.n	8003c76 <HAL_RCC_OscConfig+0x32a>
 8003c5e:	4b71      	ldr	r3, [pc, #452]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c62:	4a70      	ldr	r2, [pc, #448]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003c64:	f023 0301 	bic.w	r3, r3, #1
 8003c68:	6713      	str	r3, [r2, #112]	; 0x70
 8003c6a:	4b6e      	ldr	r3, [pc, #440]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c6e:	4a6d      	ldr	r2, [pc, #436]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003c70:	f023 0304 	bic.w	r3, r3, #4
 8003c74:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d015      	beq.n	8003caa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c7e:	f7fd f88d 	bl	8000d9c <HAL_GetTick>
 8003c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c84:	e00a      	b.n	8003c9c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c86:	f7fd f889 	bl	8000d9c <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d901      	bls.n	8003c9c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	e0bc      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c9c:	4b61      	ldr	r3, [pc, #388]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca0:	f003 0302 	and.w	r3, r3, #2
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d0ee      	beq.n	8003c86 <HAL_RCC_OscConfig+0x33a>
 8003ca8:	e014      	b.n	8003cd4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003caa:	f7fd f877 	bl	8000d9c <HAL_GetTick>
 8003cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cb0:	e00a      	b.n	8003cc8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cb2:	f7fd f873 	bl	8000d9c <HAL_GetTick>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d901      	bls.n	8003cc8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	e0a6      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cc8:	4b56      	ldr	r3, [pc, #344]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ccc:	f003 0302 	and.w	r3, r3, #2
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1ee      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cd4:	7dfb      	ldrb	r3, [r7, #23]
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d105      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cda:	4b52      	ldr	r3, [pc, #328]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cde:	4a51      	ldr	r2, [pc, #324]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003ce0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ce4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	f000 8092 	beq.w	8003e14 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cf0:	4b4c      	ldr	r3, [pc, #304]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f003 030c 	and.w	r3, r3, #12
 8003cf8:	2b08      	cmp	r3, #8
 8003cfa:	d05c      	beq.n	8003db6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d141      	bne.n	8003d88 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d04:	4b48      	ldr	r3, [pc, #288]	; (8003e28 <HAL_RCC_OscConfig+0x4dc>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d0a:	f7fd f847 	bl	8000d9c <HAL_GetTick>
 8003d0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d10:	e008      	b.n	8003d24 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d12:	f7fd f843 	bl	8000d9c <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	2b02      	cmp	r3, #2
 8003d1e:	d901      	bls.n	8003d24 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e078      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d24:	4b3f      	ldr	r3, [pc, #252]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d1f0      	bne.n	8003d12 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	69da      	ldr	r2, [r3, #28]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6a1b      	ldr	r3, [r3, #32]
 8003d38:	431a      	orrs	r2, r3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d3e:	019b      	lsls	r3, r3, #6
 8003d40:	431a      	orrs	r2, r3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d46:	085b      	lsrs	r3, r3, #1
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	041b      	lsls	r3, r3, #16
 8003d4c:	431a      	orrs	r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d52:	061b      	lsls	r3, r3, #24
 8003d54:	4933      	ldr	r1, [pc, #204]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d5a:	4b33      	ldr	r3, [pc, #204]	; (8003e28 <HAL_RCC_OscConfig+0x4dc>)
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d60:	f7fd f81c 	bl	8000d9c <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d66:	e008      	b.n	8003d7a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d68:	f7fd f818 	bl	8000d9c <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d901      	bls.n	8003d7a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e04d      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d7a:	4b2a      	ldr	r3, [pc, #168]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d0f0      	beq.n	8003d68 <HAL_RCC_OscConfig+0x41c>
 8003d86:	e045      	b.n	8003e14 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d88:	4b27      	ldr	r3, [pc, #156]	; (8003e28 <HAL_RCC_OscConfig+0x4dc>)
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d8e:	f7fd f805 	bl	8000d9c <HAL_GetTick>
 8003d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d94:	e008      	b.n	8003da8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d96:	f7fd f801 	bl	8000d9c <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d901      	bls.n	8003da8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e036      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003da8:	4b1e      	ldr	r3, [pc, #120]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1f0      	bne.n	8003d96 <HAL_RCC_OscConfig+0x44a>
 8003db4:	e02e      	b.n	8003e14 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	699b      	ldr	r3, [r3, #24]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d101      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e029      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003dc2:	4b18      	ldr	r3, [pc, #96]	; (8003e24 <HAL_RCC_OscConfig+0x4d8>)
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	69db      	ldr	r3, [r3, #28]
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d11c      	bne.n	8003e10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d115      	bne.n	8003e10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003de4:	68fa      	ldr	r2, [r7, #12]
 8003de6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003dea:	4013      	ands	r3, r2
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d10d      	bne.n	8003e10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d106      	bne.n	8003e10 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d001      	beq.n	8003e14 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e000      	b.n	8003e16 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3718      	adds	r7, #24
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	40007000 	.word	0x40007000
 8003e24:	40023800 	.word	0x40023800
 8003e28:	42470060 	.word	0x42470060

08003e2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d101      	bne.n	8003e40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e0cc      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e40:	4b68      	ldr	r3, [pc, #416]	; (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 030f 	and.w	r3, r3, #15
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d90c      	bls.n	8003e68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e4e:	4b65      	ldr	r3, [pc, #404]	; (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e50:	683a      	ldr	r2, [r7, #0]
 8003e52:	b2d2      	uxtb	r2, r2
 8003e54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e56:	4b63      	ldr	r3, [pc, #396]	; (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 030f 	and.w	r3, r3, #15
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d001      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e0b8      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d020      	beq.n	8003eb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0304 	and.w	r3, r3, #4
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d005      	beq.n	8003e8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e80:	4b59      	ldr	r3, [pc, #356]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	4a58      	ldr	r2, [pc, #352]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0308 	and.w	r3, r3, #8
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d005      	beq.n	8003ea4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e98:	4b53      	ldr	r3, [pc, #332]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	4a52      	ldr	r2, [pc, #328]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003ea2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ea4:	4b50      	ldr	r3, [pc, #320]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	494d      	ldr	r1, [pc, #308]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d044      	beq.n	8003f4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d107      	bne.n	8003eda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eca:	4b47      	ldr	r3, [pc, #284]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d119      	bne.n	8003f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e07f      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d003      	beq.n	8003eea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ee6:	2b03      	cmp	r3, #3
 8003ee8:	d107      	bne.n	8003efa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eea:	4b3f      	ldr	r3, [pc, #252]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d109      	bne.n	8003f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e06f      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003efa:	4b3b      	ldr	r3, [pc, #236]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d101      	bne.n	8003f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e067      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f0a:	4b37      	ldr	r3, [pc, #220]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f023 0203 	bic.w	r2, r3, #3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	4934      	ldr	r1, [pc, #208]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f1c:	f7fc ff3e 	bl	8000d9c <HAL_GetTick>
 8003f20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f22:	e00a      	b.n	8003f3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f24:	f7fc ff3a 	bl	8000d9c <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d901      	bls.n	8003f3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e04f      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f3a:	4b2b      	ldr	r3, [pc, #172]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f003 020c 	and.w	r2, r3, #12
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d1eb      	bne.n	8003f24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f4c:	4b25      	ldr	r3, [pc, #148]	; (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 030f 	and.w	r3, r3, #15
 8003f54:	683a      	ldr	r2, [r7, #0]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d20c      	bcs.n	8003f74 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f5a:	4b22      	ldr	r3, [pc, #136]	; (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f5c:	683a      	ldr	r2, [r7, #0]
 8003f5e:	b2d2      	uxtb	r2, r2
 8003f60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f62:	4b20      	ldr	r3, [pc, #128]	; (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 030f 	and.w	r3, r3, #15
 8003f6a:	683a      	ldr	r2, [r7, #0]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d001      	beq.n	8003f74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e032      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0304 	and.w	r3, r3, #4
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d008      	beq.n	8003f92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f80:	4b19      	ldr	r3, [pc, #100]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	4916      	ldr	r1, [pc, #88]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0308 	and.w	r3, r3, #8
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d009      	beq.n	8003fb2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f9e:	4b12      	ldr	r3, [pc, #72]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	00db      	lsls	r3, r3, #3
 8003fac:	490e      	ldr	r1, [pc, #56]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fb2:	f000 f821 	bl	8003ff8 <HAL_RCC_GetSysClockFreq>
 8003fb6:	4601      	mov	r1, r0
 8003fb8:	4b0b      	ldr	r3, [pc, #44]	; (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	091b      	lsrs	r3, r3, #4
 8003fbe:	f003 030f 	and.w	r3, r3, #15
 8003fc2:	4a0a      	ldr	r2, [pc, #40]	; (8003fec <HAL_RCC_ClockConfig+0x1c0>)
 8003fc4:	5cd3      	ldrb	r3, [r2, r3]
 8003fc6:	fa21 f303 	lsr.w	r3, r1, r3
 8003fca:	4a09      	ldr	r2, [pc, #36]	; (8003ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8003fcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003fce:	4b09      	ldr	r3, [pc, #36]	; (8003ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7fc fe9e 	bl	8000d14 <HAL_InitTick>

  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	40023c00 	.word	0x40023c00
 8003fe8:	40023800 	.word	0x40023800
 8003fec:	080079dc 	.word	0x080079dc
 8003ff0:	20000000 	.word	0x20000000
 8003ff4:	20000004 	.word	0x20000004

08003ff8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ffa:	b085      	sub	sp, #20
 8003ffc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003ffe:	2300      	movs	r3, #0
 8004000:	607b      	str	r3, [r7, #4]
 8004002:	2300      	movs	r3, #0
 8004004:	60fb      	str	r3, [r7, #12]
 8004006:	2300      	movs	r3, #0
 8004008:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800400a:	2300      	movs	r3, #0
 800400c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800400e:	4b63      	ldr	r3, [pc, #396]	; (800419c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f003 030c 	and.w	r3, r3, #12
 8004016:	2b04      	cmp	r3, #4
 8004018:	d007      	beq.n	800402a <HAL_RCC_GetSysClockFreq+0x32>
 800401a:	2b08      	cmp	r3, #8
 800401c:	d008      	beq.n	8004030 <HAL_RCC_GetSysClockFreq+0x38>
 800401e:	2b00      	cmp	r3, #0
 8004020:	f040 80b4 	bne.w	800418c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004024:	4b5e      	ldr	r3, [pc, #376]	; (80041a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004026:	60bb      	str	r3, [r7, #8]
       break;
 8004028:	e0b3      	b.n	8004192 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800402a:	4b5e      	ldr	r3, [pc, #376]	; (80041a4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800402c:	60bb      	str	r3, [r7, #8]
      break;
 800402e:	e0b0      	b.n	8004192 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004030:	4b5a      	ldr	r3, [pc, #360]	; (800419c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004038:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800403a:	4b58      	ldr	r3, [pc, #352]	; (800419c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d04a      	beq.n	80040dc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004046:	4b55      	ldr	r3, [pc, #340]	; (800419c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	099b      	lsrs	r3, r3, #6
 800404c:	f04f 0400 	mov.w	r4, #0
 8004050:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004054:	f04f 0200 	mov.w	r2, #0
 8004058:	ea03 0501 	and.w	r5, r3, r1
 800405c:	ea04 0602 	and.w	r6, r4, r2
 8004060:	4629      	mov	r1, r5
 8004062:	4632      	mov	r2, r6
 8004064:	f04f 0300 	mov.w	r3, #0
 8004068:	f04f 0400 	mov.w	r4, #0
 800406c:	0154      	lsls	r4, r2, #5
 800406e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004072:	014b      	lsls	r3, r1, #5
 8004074:	4619      	mov	r1, r3
 8004076:	4622      	mov	r2, r4
 8004078:	1b49      	subs	r1, r1, r5
 800407a:	eb62 0206 	sbc.w	r2, r2, r6
 800407e:	f04f 0300 	mov.w	r3, #0
 8004082:	f04f 0400 	mov.w	r4, #0
 8004086:	0194      	lsls	r4, r2, #6
 8004088:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800408c:	018b      	lsls	r3, r1, #6
 800408e:	1a5b      	subs	r3, r3, r1
 8004090:	eb64 0402 	sbc.w	r4, r4, r2
 8004094:	f04f 0100 	mov.w	r1, #0
 8004098:	f04f 0200 	mov.w	r2, #0
 800409c:	00e2      	lsls	r2, r4, #3
 800409e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80040a2:	00d9      	lsls	r1, r3, #3
 80040a4:	460b      	mov	r3, r1
 80040a6:	4614      	mov	r4, r2
 80040a8:	195b      	adds	r3, r3, r5
 80040aa:	eb44 0406 	adc.w	r4, r4, r6
 80040ae:	f04f 0100 	mov.w	r1, #0
 80040b2:	f04f 0200 	mov.w	r2, #0
 80040b6:	0262      	lsls	r2, r4, #9
 80040b8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80040bc:	0259      	lsls	r1, r3, #9
 80040be:	460b      	mov	r3, r1
 80040c0:	4614      	mov	r4, r2
 80040c2:	4618      	mov	r0, r3
 80040c4:	4621      	mov	r1, r4
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f04f 0400 	mov.w	r4, #0
 80040cc:	461a      	mov	r2, r3
 80040ce:	4623      	mov	r3, r4
 80040d0:	f7fc f87a 	bl	80001c8 <__aeabi_uldivmod>
 80040d4:	4603      	mov	r3, r0
 80040d6:	460c      	mov	r4, r1
 80040d8:	60fb      	str	r3, [r7, #12]
 80040da:	e049      	b.n	8004170 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040dc:	4b2f      	ldr	r3, [pc, #188]	; (800419c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	099b      	lsrs	r3, r3, #6
 80040e2:	f04f 0400 	mov.w	r4, #0
 80040e6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80040ea:	f04f 0200 	mov.w	r2, #0
 80040ee:	ea03 0501 	and.w	r5, r3, r1
 80040f2:	ea04 0602 	and.w	r6, r4, r2
 80040f6:	4629      	mov	r1, r5
 80040f8:	4632      	mov	r2, r6
 80040fa:	f04f 0300 	mov.w	r3, #0
 80040fe:	f04f 0400 	mov.w	r4, #0
 8004102:	0154      	lsls	r4, r2, #5
 8004104:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004108:	014b      	lsls	r3, r1, #5
 800410a:	4619      	mov	r1, r3
 800410c:	4622      	mov	r2, r4
 800410e:	1b49      	subs	r1, r1, r5
 8004110:	eb62 0206 	sbc.w	r2, r2, r6
 8004114:	f04f 0300 	mov.w	r3, #0
 8004118:	f04f 0400 	mov.w	r4, #0
 800411c:	0194      	lsls	r4, r2, #6
 800411e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004122:	018b      	lsls	r3, r1, #6
 8004124:	1a5b      	subs	r3, r3, r1
 8004126:	eb64 0402 	sbc.w	r4, r4, r2
 800412a:	f04f 0100 	mov.w	r1, #0
 800412e:	f04f 0200 	mov.w	r2, #0
 8004132:	00e2      	lsls	r2, r4, #3
 8004134:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004138:	00d9      	lsls	r1, r3, #3
 800413a:	460b      	mov	r3, r1
 800413c:	4614      	mov	r4, r2
 800413e:	195b      	adds	r3, r3, r5
 8004140:	eb44 0406 	adc.w	r4, r4, r6
 8004144:	f04f 0100 	mov.w	r1, #0
 8004148:	f04f 0200 	mov.w	r2, #0
 800414c:	02a2      	lsls	r2, r4, #10
 800414e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004152:	0299      	lsls	r1, r3, #10
 8004154:	460b      	mov	r3, r1
 8004156:	4614      	mov	r4, r2
 8004158:	4618      	mov	r0, r3
 800415a:	4621      	mov	r1, r4
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	f04f 0400 	mov.w	r4, #0
 8004162:	461a      	mov	r2, r3
 8004164:	4623      	mov	r3, r4
 8004166:	f7fc f82f 	bl	80001c8 <__aeabi_uldivmod>
 800416a:	4603      	mov	r3, r0
 800416c:	460c      	mov	r4, r1
 800416e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004170:	4b0a      	ldr	r3, [pc, #40]	; (800419c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	0c1b      	lsrs	r3, r3, #16
 8004176:	f003 0303 	and.w	r3, r3, #3
 800417a:	3301      	adds	r3, #1
 800417c:	005b      	lsls	r3, r3, #1
 800417e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004180:	68fa      	ldr	r2, [r7, #12]
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	fbb2 f3f3 	udiv	r3, r2, r3
 8004188:	60bb      	str	r3, [r7, #8]
      break;
 800418a:	e002      	b.n	8004192 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800418c:	4b04      	ldr	r3, [pc, #16]	; (80041a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800418e:	60bb      	str	r3, [r7, #8]
      break;
 8004190:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004192:	68bb      	ldr	r3, [r7, #8]
}
 8004194:	4618      	mov	r0, r3
 8004196:	3714      	adds	r7, #20
 8004198:	46bd      	mov	sp, r7
 800419a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800419c:	40023800 	.word	0x40023800
 80041a0:	00f42400 	.word	0x00f42400
 80041a4:	007a1200 	.word	0x007a1200

080041a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041a8:	b480      	push	{r7}
 80041aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041ac:	4b03      	ldr	r3, [pc, #12]	; (80041bc <HAL_RCC_GetHCLKFreq+0x14>)
 80041ae:	681b      	ldr	r3, [r3, #0]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	20000000 	.word	0x20000000

080041c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80041c4:	f7ff fff0 	bl	80041a8 <HAL_RCC_GetHCLKFreq>
 80041c8:	4601      	mov	r1, r0
 80041ca:	4b05      	ldr	r3, [pc, #20]	; (80041e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	0a9b      	lsrs	r3, r3, #10
 80041d0:	f003 0307 	and.w	r3, r3, #7
 80041d4:	4a03      	ldr	r2, [pc, #12]	; (80041e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041d6:	5cd3      	ldrb	r3, [r2, r3]
 80041d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80041dc:	4618      	mov	r0, r3
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	40023800 	.word	0x40023800
 80041e4:	080079ec 	.word	0x080079ec

080041e8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b086      	sub	sp, #24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041f0:	2300      	movs	r3, #0
 80041f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0301 	and.w	r3, r3, #1
 8004200:	2b00      	cmp	r3, #0
 8004202:	d105      	bne.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800420c:	2b00      	cmp	r3, #0
 800420e:	d035      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004210:	4b62      	ldr	r3, [pc, #392]	; (800439c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004212:	2200      	movs	r2, #0
 8004214:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004216:	f7fc fdc1 	bl	8000d9c <HAL_GetTick>
 800421a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800421c:	e008      	b.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800421e:	f7fc fdbd 	bl	8000d9c <HAL_GetTick>
 8004222:	4602      	mov	r2, r0
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	2b02      	cmp	r3, #2
 800422a:	d901      	bls.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800422c:	2303      	movs	r3, #3
 800422e:	e0b0      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004230:	4b5b      	ldr	r3, [pc, #364]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1f0      	bne.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	019a      	lsls	r2, r3, #6
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	071b      	lsls	r3, r3, #28
 8004248:	4955      	ldr	r1, [pc, #340]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800424a:	4313      	orrs	r3, r2
 800424c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004250:	4b52      	ldr	r3, [pc, #328]	; (800439c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004252:	2201      	movs	r2, #1
 8004254:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004256:	f7fc fda1 	bl	8000d9c <HAL_GetTick>
 800425a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800425c:	e008      	b.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800425e:	f7fc fd9d 	bl	8000d9c <HAL_GetTick>
 8004262:	4602      	mov	r2, r0
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d901      	bls.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e090      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004270:	4b4b      	ldr	r3, [pc, #300]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d0f0      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0302 	and.w	r3, r3, #2
 8004284:	2b00      	cmp	r3, #0
 8004286:	f000 8083 	beq.w	8004390 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800428a:	2300      	movs	r3, #0
 800428c:	60fb      	str	r3, [r7, #12]
 800428e:	4b44      	ldr	r3, [pc, #272]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	4a43      	ldr	r2, [pc, #268]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004294:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004298:	6413      	str	r3, [r2, #64]	; 0x40
 800429a:	4b41      	ldr	r3, [pc, #260]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800429c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a2:	60fb      	str	r3, [r7, #12]
 80042a4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80042a6:	4b3f      	ldr	r3, [pc, #252]	; (80043a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a3e      	ldr	r2, [pc, #248]	; (80043a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042b0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80042b2:	f7fc fd73 	bl	8000d9c <HAL_GetTick>
 80042b6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80042b8:	e008      	b.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80042ba:	f7fc fd6f 	bl	8000d9c <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d901      	bls.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e062      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80042cc:	4b35      	ldr	r3, [pc, #212]	; (80043a4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d0f0      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80042d8:	4b31      	ldr	r3, [pc, #196]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042e0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d02f      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d028      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80042f6:	4b2a      	ldr	r3, [pc, #168]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042fe:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004300:	4b29      	ldr	r3, [pc, #164]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004302:	2201      	movs	r2, #1
 8004304:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004306:	4b28      	ldr	r3, [pc, #160]	; (80043a8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004308:	2200      	movs	r2, #0
 800430a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800430c:	4a24      	ldr	r2, [pc, #144]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004312:	4b23      	ldr	r3, [pc, #140]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b01      	cmp	r3, #1
 800431c:	d114      	bne.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800431e:	f7fc fd3d 	bl	8000d9c <HAL_GetTick>
 8004322:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004324:	e00a      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004326:	f7fc fd39 	bl	8000d9c <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	f241 3288 	movw	r2, #5000	; 0x1388
 8004334:	4293      	cmp	r3, r2
 8004336:	d901      	bls.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e02a      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800433c:	4b18      	ldr	r3, [pc, #96]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800433e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004340:	f003 0302 	and.w	r3, r3, #2
 8004344:	2b00      	cmp	r3, #0
 8004346:	d0ee      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004350:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004354:	d10d      	bne.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004356:	4b12      	ldr	r3, [pc, #72]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004366:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800436a:	490d      	ldr	r1, [pc, #52]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800436c:	4313      	orrs	r3, r2
 800436e:	608b      	str	r3, [r1, #8]
 8004370:	e005      	b.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004372:	4b0b      	ldr	r3, [pc, #44]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	4a0a      	ldr	r2, [pc, #40]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004378:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800437c:	6093      	str	r3, [r2, #8]
 800437e:	4b08      	ldr	r3, [pc, #32]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004380:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800438a:	4905      	ldr	r1, [pc, #20]	; (80043a0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800438c:	4313      	orrs	r3, r2
 800438e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3718      	adds	r7, #24
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	42470068 	.word	0x42470068
 80043a0:	40023800 	.word	0x40023800
 80043a4:	40007000 	.word	0x40007000
 80043a8:	42470e40 	.word	0x42470e40

080043ac <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b087      	sub	sp, #28
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80043b4:	2300      	movs	r3, #0
 80043b6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80043b8:	2300      	movs	r3, #0
 80043ba:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80043bc:	2300      	movs	r3, #0
 80043be:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80043c0:	2300      	movs	r3, #0
 80043c2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d13d      	bne.n	8004446 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80043ca:	4b22      	ldr	r3, [pc, #136]	; (8004454 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80043d2:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d004      	beq.n	80043e4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d12f      	bne.n	800443e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80043de:	4b1e      	ldr	r3, [pc, #120]	; (8004458 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80043e0:	617b      	str	r3, [r7, #20]
          break;
 80043e2:	e02f      	b.n	8004444 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80043e4:	4b1b      	ldr	r3, [pc, #108]	; (8004454 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043f0:	d108      	bne.n	8004404 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80043f2:	4b18      	ldr	r3, [pc, #96]	; (8004454 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043fa:	4a18      	ldr	r2, [pc, #96]	; (800445c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80043fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004400:	613b      	str	r3, [r7, #16]
 8004402:	e007      	b.n	8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004404:	4b13      	ldr	r3, [pc, #76]	; (8004454 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800440c:	4a14      	ldr	r2, [pc, #80]	; (8004460 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800440e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004412:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004414:	4b0f      	ldr	r3, [pc, #60]	; (8004454 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004416:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800441a:	099b      	lsrs	r3, r3, #6
 800441c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	fb02 f303 	mul.w	r3, r2, r3
 8004426:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004428:	4b0a      	ldr	r3, [pc, #40]	; (8004454 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800442a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800442e:	0f1b      	lsrs	r3, r3, #28
 8004430:	f003 0307 	and.w	r3, r3, #7
 8004434:	68ba      	ldr	r2, [r7, #8]
 8004436:	fbb2 f3f3 	udiv	r3, r2, r3
 800443a:	617b      	str	r3, [r7, #20]
          break;
 800443c:	e002      	b.n	8004444 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800443e:	2300      	movs	r3, #0
 8004440:	617b      	str	r3, [r7, #20]
          break;
 8004442:	bf00      	nop
        }
      }
      break;
 8004444:	bf00      	nop
    }
  }
  return frequency;
 8004446:	697b      	ldr	r3, [r7, #20]
}
 8004448:	4618      	mov	r0, r3
 800444a:	371c      	adds	r7, #28
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr
 8004454:	40023800 	.word	0x40023800
 8004458:	00bb8000 	.word	0x00bb8000
 800445c:	007a1200 	.word	0x007a1200
 8004460:	00f42400 	.word	0x00f42400

08004464 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d101      	bne.n	8004476 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	e056      	b.n	8004524 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004482:	b2db      	uxtb	r3, r3
 8004484:	2b00      	cmp	r3, #0
 8004486:	d106      	bne.n	8004496 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f7fc fb2b 	bl	8000aec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2202      	movs	r2, #2
 800449a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044ac:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685a      	ldr	r2, [r3, #4]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	431a      	orrs	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	431a      	orrs	r2, r3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	431a      	orrs	r2, r3
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	695b      	ldr	r3, [r3, #20]
 80044c8:	431a      	orrs	r2, r3
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	699b      	ldr	r3, [r3, #24]
 80044ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044d2:	431a      	orrs	r2, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	431a      	orrs	r2, r3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a1b      	ldr	r3, [r3, #32]
 80044de:	ea42 0103 	orr.w	r1, r2, r3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	430a      	orrs	r2, r1
 80044ec:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	0c1b      	lsrs	r3, r3, #16
 80044f4:	f003 0104 	and.w	r1, r3, #4
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	430a      	orrs	r2, r1
 8004502:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	69da      	ldr	r2, [r3, #28]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004512:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2200      	movs	r2, #0
 8004518:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2201      	movs	r2, #1
 800451e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004522:	2300      	movs	r3, #0
}
 8004524:	4618      	mov	r0, r3
 8004526:	3708      	adds	r7, #8
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800452c:	b084      	sub	sp, #16
 800452e:	b580      	push	{r7, lr}
 8004530:	b084      	sub	sp, #16
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
 8004536:	f107 001c 	add.w	r0, r7, #28
 800453a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800453e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004540:	2b01      	cmp	r3, #1
 8004542:	d122      	bne.n	800458a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004548:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004558:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800455c:	687a      	ldr	r2, [r7, #4]
 800455e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800456c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800456e:	2b01      	cmp	r3, #1
 8004570:	d105      	bne.n	800457e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f000 f94a 	bl	8004818 <USB_CoreReset>
 8004584:	4603      	mov	r3, r0
 8004586:	73fb      	strb	r3, [r7, #15]
 8004588:	e01a      	b.n	80045c0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f93e 	bl	8004818 <USB_CoreReset>
 800459c:	4603      	mov	r3, r0
 800459e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80045a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d106      	bne.n	80045b4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045aa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	639a      	str	r2, [r3, #56]	; 0x38
 80045b2:	e005      	b.n	80045c0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80045c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d10b      	bne.n	80045de <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f043 0206 	orr.w	r2, r3, #6
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f043 0220 	orr.w	r2, r3, #32
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80045de:	7bfb      	ldrb	r3, [r7, #15]
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80045ea:	b004      	add	sp, #16
 80045ec:	4770      	bx	lr

080045ee <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80045ee:	b480      	push	{r7}
 80045f0:	b083      	sub	sp, #12
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	f043 0201 	orr.w	r2, r3, #1
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	f023 0201 	bic.w	r2, r3, #1
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	370c      	adds	r7, #12
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr

08004632 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b082      	sub	sp, #8
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	460b      	mov	r3, r1
 800463c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800464a:	78fb      	ldrb	r3, [r7, #3]
 800464c:	2b01      	cmp	r3, #1
 800464e:	d106      	bne.n	800465e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	60da      	str	r2, [r3, #12]
 800465c:	e00b      	b.n	8004676 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800465e:	78fb      	ldrb	r3, [r7, #3]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d106      	bne.n	8004672 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	60da      	str	r2, [r3, #12]
 8004670:	e001      	b.n	8004676 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e003      	b.n	800467e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8004676:	2032      	movs	r0, #50	; 0x32
 8004678:	f7fc fb9c 	bl	8000db4 <HAL_Delay>

  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3708      	adds	r7, #8
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
	...

08004688 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8004692:	2300      	movs	r3, #0
 8004694:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	019b      	lsls	r3, r3, #6
 800469a:	f043 0220 	orr.w	r2, r3, #32
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	3301      	adds	r3, #1
 80046a6:	60fb      	str	r3, [r7, #12]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	4a09      	ldr	r2, [pc, #36]	; (80046d0 <USB_FlushTxFifo+0x48>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d901      	bls.n	80046b4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80046b0:	2303      	movs	r3, #3
 80046b2:	e006      	b.n	80046c2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	691b      	ldr	r3, [r3, #16]
 80046b8:	f003 0320 	and.w	r3, r3, #32
 80046bc:	2b20      	cmp	r3, #32
 80046be:	d0f0      	beq.n	80046a2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3714      	adds	r7, #20
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	00030d40 	.word	0x00030d40

080046d4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80046dc:	2300      	movs	r3, #0
 80046de:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2210      	movs	r2, #16
 80046e4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	3301      	adds	r3, #1
 80046ea:	60fb      	str	r3, [r7, #12]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	4a09      	ldr	r2, [pc, #36]	; (8004714 <USB_FlushRxFifo+0x40>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d901      	bls.n	80046f8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e006      	b.n	8004706 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	691b      	ldr	r3, [r3, #16]
 80046fc:	f003 0310 	and.w	r3, r3, #16
 8004700:	2b10      	cmp	r3, #16
 8004702:	d0f0      	beq.n	80046e6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004704:	2300      	movs	r3, #0
}
 8004706:	4618      	mov	r0, r3
 8004708:	3714      	adds	r7, #20
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	00030d40 	.word	0x00030d40

08004718 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004718:	b480      	push	{r7}
 800471a:	b089      	sub	sp, #36	; 0x24
 800471c:	af00      	add	r7, sp, #0
 800471e:	60f8      	str	r0, [r7, #12]
 8004720:	60b9      	str	r1, [r7, #8]
 8004722:	4611      	mov	r1, r2
 8004724:	461a      	mov	r2, r3
 8004726:	460b      	mov	r3, r1
 8004728:	71fb      	strb	r3, [r7, #7]
 800472a:	4613      	mov	r3, r2
 800472c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8004736:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800473a:	2b00      	cmp	r3, #0
 800473c:	d11a      	bne.n	8004774 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800473e:	88bb      	ldrh	r3, [r7, #4]
 8004740:	3303      	adds	r3, #3
 8004742:	089b      	lsrs	r3, r3, #2
 8004744:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004746:	2300      	movs	r3, #0
 8004748:	61bb      	str	r3, [r7, #24]
 800474a:	e00f      	b.n	800476c <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800474c:	79fb      	ldrb	r3, [r7, #7]
 800474e:	031a      	lsls	r2, r3, #12
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	4413      	add	r3, r2
 8004754:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004758:	461a      	mov	r2, r3
 800475a:	69fb      	ldr	r3, [r7, #28]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	3304      	adds	r3, #4
 8004764:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	3301      	adds	r3, #1
 800476a:	61bb      	str	r3, [r7, #24]
 800476c:	69ba      	ldr	r2, [r7, #24]
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	429a      	cmp	r2, r3
 8004772:	d3eb      	bcc.n	800474c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004774:	2300      	movs	r3, #0
}
 8004776:	4618      	mov	r0, r3
 8004778:	3724      	adds	r7, #36	; 0x24
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr

08004782 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004782:	b480      	push	{r7}
 8004784:	b089      	sub	sp, #36	; 0x24
 8004786:	af00      	add	r7, sp, #0
 8004788:	60f8      	str	r0, [r7, #12]
 800478a:	60b9      	str	r1, [r7, #8]
 800478c:	4613      	mov	r3, r2
 800478e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8004798:	88fb      	ldrh	r3, [r7, #6]
 800479a:	3303      	adds	r3, #3
 800479c:	089b      	lsrs	r3, r3, #2
 800479e:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80047a0:	2300      	movs	r3, #0
 80047a2:	61bb      	str	r3, [r7, #24]
 80047a4:	e00b      	b.n	80047be <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	601a      	str	r2, [r3, #0]
    pDest++;
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	3304      	adds	r3, #4
 80047b6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80047b8:	69bb      	ldr	r3, [r7, #24]
 80047ba:	3301      	adds	r3, #1
 80047bc:	61bb      	str	r3, [r7, #24]
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d3ef      	bcc.n	80047a6 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80047c6:	69fb      	ldr	r3, [r7, #28]
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3724      	adds	r7, #36	; 0x24
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b085      	sub	sp, #20
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	695b      	ldr	r3, [r3, #20]
 80047e0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	68fa      	ldr	r2, [r7, #12]
 80047e8:	4013      	ands	r3, r2
 80047ea:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80047ec:	68fb      	ldr	r3, [r7, #12]
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3714      	adds	r7, #20
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr

080047fa <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80047fa:	b480      	push	{r7}
 80047fc:	b083      	sub	sp, #12
 80047fe:	af00      	add	r7, sp, #0
 8004800:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	f003 0301 	and.w	r3, r3, #1
}
 800480a:	4618      	mov	r0, r3
 800480c:	370c      	adds	r7, #12
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr
	...

08004818 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004818:	b480      	push	{r7}
 800481a:	b085      	sub	sp, #20
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8004820:	2300      	movs	r3, #0
 8004822:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	3301      	adds	r3, #1
 8004828:	60fb      	str	r3, [r7, #12]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	4a13      	ldr	r2, [pc, #76]	; (800487c <USB_CoreReset+0x64>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d901      	bls.n	8004836 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e01b      	b.n	800486e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	691b      	ldr	r3, [r3, #16]
 800483a:	2b00      	cmp	r3, #0
 800483c:	daf2      	bge.n	8004824 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800483e:	2300      	movs	r3, #0
 8004840:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	691b      	ldr	r3, [r3, #16]
 8004846:	f043 0201 	orr.w	r2, r3, #1
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	3301      	adds	r3, #1
 8004852:	60fb      	str	r3, [r7, #12]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4a09      	ldr	r2, [pc, #36]	; (800487c <USB_CoreReset+0x64>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d901      	bls.n	8004860 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800485c:	2303      	movs	r3, #3
 800485e:	e006      	b.n	800486e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	f003 0301 	and.w	r3, r3, #1
 8004868:	2b01      	cmp	r3, #1
 800486a:	d0f0      	beq.n	800484e <USB_CoreReset+0x36>

  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3714      	adds	r7, #20
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop
 800487c:	00030d40 	.word	0x00030d40

08004880 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004880:	b084      	sub	sp, #16
 8004882:	b580      	push	{r7, lr}
 8004884:	b084      	sub	sp, #16
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
 800488a:	f107 001c 	add.w	r0, r7, #28
 800488e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800489c:	461a      	mov	r2, r3
 800489e:	2300      	movs	r3, #0
 80048a0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048a6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048be:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d018      	beq.n	8004904 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80048d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d10a      	bne.n	80048ee <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	68ba      	ldr	r2, [r7, #8]
 80048e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80048e6:	f043 0304 	orr.w	r3, r3, #4
 80048ea:	6013      	str	r3, [r2, #0]
 80048ec:	e014      	b.n	8004918 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	68ba      	ldr	r2, [r7, #8]
 80048f8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80048fc:	f023 0304 	bic.w	r3, r3, #4
 8004900:	6013      	str	r3, [r2, #0]
 8004902:	e009      	b.n	8004918 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004912:	f023 0304 	bic.w	r3, r3, #4
 8004916:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8004918:	2110      	movs	r1, #16
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f7ff feb4 	bl	8004688 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f7ff fed7 	bl	80046d4 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004926:	2300      	movs	r3, #0
 8004928:	60fb      	str	r3, [r7, #12]
 800492a:	e015      	b.n	8004958 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	015a      	lsls	r2, r3, #5
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	4413      	add	r3, r2
 8004934:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004938:	461a      	mov	r2, r3
 800493a:	f04f 33ff 	mov.w	r3, #4294967295
 800493e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	015a      	lsls	r2, r3, #5
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	4413      	add	r3, r2
 8004948:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800494c:	461a      	mov	r2, r3
 800494e:	2300      	movs	r3, #0
 8004950:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	3301      	adds	r3, #1
 8004956:	60fb      	str	r3, [r7, #12]
 8004958:	6a3b      	ldr	r3, [r7, #32]
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	429a      	cmp	r2, r3
 800495e:	d3e5      	bcc.n	800492c <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8004960:	2101      	movs	r1, #1
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f000 f8ac 	bl	8004ac0 <USB_DriveVbus>

  HAL_Delay(200U);
 8004968:	20c8      	movs	r0, #200	; 0xc8
 800496a:	f7fc fa23 	bl	8000db4 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f04f 32ff 	mov.w	r2, #4294967295
 800497a:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00b      	beq.n	80049a0 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800498e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4a14      	ldr	r2, [pc, #80]	; (80049e4 <USB_HostInit+0x164>)
 8004994:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a13      	ldr	r2, [pc, #76]	; (80049e8 <USB_HostInit+0x168>)
 800499a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800499e:	e009      	b.n	80049b4 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2280      	movs	r2, #128	; 0x80
 80049a4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a10      	ldr	r2, [pc, #64]	; (80049ec <USB_HostInit+0x16c>)
 80049aa:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	4a10      	ldr	r2, [pc, #64]	; (80049f0 <USB_HostInit+0x170>)
 80049b0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80049b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d105      	bne.n	80049c6 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	699b      	ldr	r3, [r3, #24]
 80049be:	f043 0210 	orr.w	r2, r3, #16
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	699a      	ldr	r2, [r3, #24]
 80049ca:	4b0a      	ldr	r3, [pc, #40]	; (80049f4 <USB_HostInit+0x174>)
 80049cc:	4313      	orrs	r3, r2
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80049d2:	2300      	movs	r3, #0
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3710      	adds	r7, #16
 80049d8:	46bd      	mov	sp, r7
 80049da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80049de:	b004      	add	sp, #16
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	01000200 	.word	0x01000200
 80049e8:	00e00300 	.word	0x00e00300
 80049ec:	00600080 	.word	0x00600080
 80049f0:	004000e0 	.word	0x004000e0
 80049f4:	a3200008 	.word	0xa3200008

080049f8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b085      	sub	sp, #20
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	460b      	mov	r3, r1
 8004a02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	68fa      	ldr	r2, [r7, #12]
 8004a12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a16:	f023 0303 	bic.w	r3, r3, #3
 8004a1a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	78fb      	ldrb	r3, [r7, #3]
 8004a26:	f003 0303 	and.w	r3, r3, #3
 8004a2a:	68f9      	ldr	r1, [r7, #12]
 8004a2c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004a30:	4313      	orrs	r3, r2
 8004a32:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004a34:	78fb      	ldrb	r3, [r7, #3]
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d107      	bne.n	8004a4a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a40:	461a      	mov	r2, r3
 8004a42:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004a46:	6053      	str	r3, [r2, #4]
 8004a48:	e009      	b.n	8004a5e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8004a4a:	78fb      	ldrb	r3, [r7, #3]
 8004a4c:	2b02      	cmp	r3, #2
 8004a4e:	d106      	bne.n	8004a5e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a56:	461a      	mov	r2, r3
 8004a58:	f241 7370 	movw	r3, #6000	; 0x1770
 8004a5c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004a5e:	2300      	movs	r3, #0
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3714      	adds	r7, #20
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004a8c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	68fa      	ldr	r2, [r7, #12]
 8004a92:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004a96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a9a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004a9c:	2064      	movs	r0, #100	; 0x64
 8004a9e:	f7fc f989 	bl	8000db4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004aaa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004aae:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004ab0:	200a      	movs	r0, #10
 8004ab2:	f7fc f97f 	bl	8000db4 <HAL_Delay>

  return HAL_OK;
 8004ab6:	2300      	movs	r3, #0
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3710      	adds	r7, #16
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}

08004ac0 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	460b      	mov	r3, r1
 8004aca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004ae4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d109      	bne.n	8004b04 <USB_DriveVbus+0x44>
 8004af0:	78fb      	ldrb	r3, [r7, #3]
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d106      	bne.n	8004b04 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004afe:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004b02:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b0e:	d109      	bne.n	8004b24 <USB_DriveVbus+0x64>
 8004b10:	78fb      	ldrb	r3, [r7, #3]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d106      	bne.n	8004b24 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	68fa      	ldr	r2, [r7, #12]
 8004b1a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004b1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b22:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3714      	adds	r7, #20
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr

08004b32 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004b32:	b480      	push	{r7}
 8004b34:	b085      	sub	sp, #20
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	0c5b      	lsrs	r3, r3, #17
 8004b50:	f003 0303 	and.w	r3, r3, #3
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3714      	adds	r7, #20
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr

08004b60 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b085      	sub	sp, #20
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	b29b      	uxth	r3, r3
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3714      	adds	r7, #20
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
	...

08004b84 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b087      	sub	sp, #28
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	4608      	mov	r0, r1
 8004b8e:	4611      	mov	r1, r2
 8004b90:	461a      	mov	r2, r3
 8004b92:	4603      	mov	r3, r0
 8004b94:	70fb      	strb	r3, [r7, #3]
 8004b96:	460b      	mov	r3, r1
 8004b98:	70bb      	strb	r3, [r7, #2]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004ba6:	78fb      	ldrb	r3, [r7, #3]
 8004ba8:	015a      	lsls	r2, r3, #5
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	4413      	add	r3, r2
 8004bae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8004bb8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004bba:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004bbe:	2b03      	cmp	r3, #3
 8004bc0:	d87e      	bhi.n	8004cc0 <USB_HC_Init+0x13c>
 8004bc2:	a201      	add	r2, pc, #4	; (adr r2, 8004bc8 <USB_HC_Init+0x44>)
 8004bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc8:	08004bd9 	.word	0x08004bd9
 8004bcc:	08004c83 	.word	0x08004c83
 8004bd0:	08004bd9 	.word	0x08004bd9
 8004bd4:	08004c45 	.word	0x08004c45
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004bd8:	78fb      	ldrb	r3, [r7, #3]
 8004bda:	015a      	lsls	r2, r3, #5
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	4413      	add	r3, r2
 8004be0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004be4:	461a      	mov	r2, r3
 8004be6:	f240 439d 	movw	r3, #1181	; 0x49d
 8004bea:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004bec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	da10      	bge.n	8004c16 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004bf4:	78fb      	ldrb	r3, [r7, #3]
 8004bf6:	015a      	lsls	r2, r3, #5
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c00:	68db      	ldr	r3, [r3, #12]
 8004c02:	78fa      	ldrb	r2, [r7, #3]
 8004c04:	0151      	lsls	r1, r2, #5
 8004c06:	68ba      	ldr	r2, [r7, #8]
 8004c08:	440a      	add	r2, r1
 8004c0a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004c0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c12:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8004c14:	e057      	b.n	8004cc6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d051      	beq.n	8004cc6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8004c22:	78fb      	ldrb	r3, [r7, #3]
 8004c24:	015a      	lsls	r2, r3, #5
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	4413      	add	r3, r2
 8004c2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	78fa      	ldrb	r2, [r7, #3]
 8004c32:	0151      	lsls	r1, r2, #5
 8004c34:	68ba      	ldr	r2, [r7, #8]
 8004c36:	440a      	add	r2, r1
 8004c38:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004c3c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004c40:	60d3      	str	r3, [r2, #12]
      break;
 8004c42:	e040      	b.n	8004cc6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004c44:	78fb      	ldrb	r3, [r7, #3]
 8004c46:	015a      	lsls	r2, r3, #5
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c50:	461a      	mov	r2, r3
 8004c52:	f240 639d 	movw	r3, #1693	; 0x69d
 8004c56:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004c58:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	da34      	bge.n	8004cca <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004c60:	78fb      	ldrb	r3, [r7, #3]
 8004c62:	015a      	lsls	r2, r3, #5
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	4413      	add	r3, r2
 8004c68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	78fa      	ldrb	r2, [r7, #3]
 8004c70:	0151      	lsls	r1, r2, #5
 8004c72:	68ba      	ldr	r2, [r7, #8]
 8004c74:	440a      	add	r2, r1
 8004c76:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004c7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c7e:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004c80:	e023      	b.n	8004cca <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004c82:	78fb      	ldrb	r3, [r7, #3]
 8004c84:	015a      	lsls	r2, r3, #5
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	4413      	add	r3, r2
 8004c8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c8e:	461a      	mov	r2, r3
 8004c90:	f240 2325 	movw	r3, #549	; 0x225
 8004c94:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004c96:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	da17      	bge.n	8004cce <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004c9e:	78fb      	ldrb	r3, [r7, #3]
 8004ca0:	015a      	lsls	r2, r3, #5
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	4413      	add	r3, r2
 8004ca6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	78fa      	ldrb	r2, [r7, #3]
 8004cae:	0151      	lsls	r1, r2, #5
 8004cb0:	68ba      	ldr	r2, [r7, #8]
 8004cb2:	440a      	add	r2, r1
 8004cb4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004cb8:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8004cbc:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004cbe:	e006      	b.n	8004cce <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	75fb      	strb	r3, [r7, #23]
      break;
 8004cc4:	e004      	b.n	8004cd0 <USB_HC_Init+0x14c>
      break;
 8004cc6:	bf00      	nop
 8004cc8:	e002      	b.n	8004cd0 <USB_HC_Init+0x14c>
      break;
 8004cca:	bf00      	nop
 8004ccc:	e000      	b.n	8004cd0 <USB_HC_Init+0x14c>
      break;
 8004cce:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004cd6:	699a      	ldr	r2, [r3, #24]
 8004cd8:	78fb      	ldrb	r3, [r7, #3]
 8004cda:	f003 030f 	and.w	r3, r3, #15
 8004cde:	2101      	movs	r1, #1
 8004ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ce4:	68b9      	ldr	r1, [r7, #8]
 8004ce6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004cea:	4313      	orrs	r3, r2
 8004cec:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004cfa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	da03      	bge.n	8004d0a <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8004d02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d06:	613b      	str	r3, [r7, #16]
 8004d08:	e001      	b.n	8004d0e <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8004d0e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d103      	bne.n	8004d1e <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8004d16:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004d1a:	60fb      	str	r3, [r7, #12]
 8004d1c:	e001      	b.n	8004d22 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004d22:	787b      	ldrb	r3, [r7, #1]
 8004d24:	059b      	lsls	r3, r3, #22
 8004d26:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004d2a:	78bb      	ldrb	r3, [r7, #2]
 8004d2c:	02db      	lsls	r3, r3, #11
 8004d2e:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004d32:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004d34:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004d38:	049b      	lsls	r3, r3, #18
 8004d3a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004d3e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004d40:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004d42:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004d46:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004d4c:	78fb      	ldrb	r3, [r7, #3]
 8004d4e:	0159      	lsls	r1, r3, #5
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	440b      	add	r3, r1
 8004d54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d58:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004d5e:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8004d60:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004d64:	2b03      	cmp	r3, #3
 8004d66:	d10f      	bne.n	8004d88 <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8004d68:	78fb      	ldrb	r3, [r7, #3]
 8004d6a:	015a      	lsls	r2, r3, #5
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	4413      	add	r3, r2
 8004d70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	78fa      	ldrb	r2, [r7, #3]
 8004d78:	0151      	lsls	r1, r2, #5
 8004d7a:	68ba      	ldr	r2, [r7, #8]
 8004d7c:	440a      	add	r2, r1
 8004d7e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d82:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004d86:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004d88:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	371c      	adds	r7, #28
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop

08004d98 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b08c      	sub	sp, #48	; 0x30
 8004d9c:	af02      	add	r7, sp, #8
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	4613      	mov	r3, r2
 8004da4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	785b      	ldrb	r3, [r3, #1]
 8004dae:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8004db0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004db4:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d028      	beq.n	8004e14 <USB_HC_StartXfer+0x7c>
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	791b      	ldrb	r3, [r3, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d124      	bne.n	8004e14 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 8004dca:	79fb      	ldrb	r3, [r7, #7]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d10b      	bne.n	8004de8 <USB_HC_StartXfer+0x50>
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	795b      	ldrb	r3, [r3, #5]
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d107      	bne.n	8004de8 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	785b      	ldrb	r3, [r3, #1]
 8004ddc:	4619      	mov	r1, r3
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f000 fa30 	bl	8005244 <USB_DoPing>
      return HAL_OK;
 8004de4:	2300      	movs	r3, #0
 8004de6:	e114      	b.n	8005012 <USB_HC_StartXfer+0x27a>
    }
    else if (dma == 1U)
 8004de8:	79fb      	ldrb	r3, [r7, #7]
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d112      	bne.n	8004e14 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	015a      	lsls	r2, r3, #5
 8004df2:	6a3b      	ldr	r3, [r7, #32]
 8004df4:	4413      	add	r3, r2
 8004df6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	69fa      	ldr	r2, [r7, #28]
 8004dfe:	0151      	lsls	r1, r2, #5
 8004e00:	6a3a      	ldr	r2, [r7, #32]
 8004e02:	440a      	add	r2, r1
 8004e04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e08:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8004e0c:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	2200      	movs	r2, #0
 8004e12:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d018      	beq.n	8004e4e <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	8912      	ldrh	r2, [r2, #8]
 8004e24:	4413      	add	r3, r2
 8004e26:	3b01      	subs	r3, #1
 8004e28:	68ba      	ldr	r2, [r7, #8]
 8004e2a:	8912      	ldrh	r2, [r2, #8]
 8004e2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e30:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8004e32:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004e34:	8b7b      	ldrh	r3, [r7, #26]
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d90b      	bls.n	8004e52 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 8004e3a:	8b7b      	ldrh	r3, [r7, #26]
 8004e3c:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8004e3e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004e40:	68ba      	ldr	r2, [r7, #8]
 8004e42:	8912      	ldrh	r2, [r2, #8]
 8004e44:	fb02 f203 	mul.w	r2, r2, r3
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	611a      	str	r2, [r3, #16]
 8004e4c:	e001      	b.n	8004e52 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	78db      	ldrb	r3, [r3, #3]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d006      	beq.n	8004e68 <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8004e5a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004e5c:	68ba      	ldr	r2, [r7, #8]
 8004e5e:	8912      	ldrh	r2, [r2, #8]
 8004e60:	fb02 f203 	mul.w	r2, r2, r3
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	691b      	ldr	r3, [r3, #16]
 8004e6c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004e70:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004e72:	04d9      	lsls	r1, r3, #19
 8004e74:	4b69      	ldr	r3, [pc, #420]	; (800501c <USB_HC_StartXfer+0x284>)
 8004e76:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004e78:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	7a9b      	ldrb	r3, [r3, #10]
 8004e7e:	075b      	lsls	r3, r3, #29
 8004e80:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004e84:	69f9      	ldr	r1, [r7, #28]
 8004e86:	0148      	lsls	r0, r1, #5
 8004e88:	6a39      	ldr	r1, [r7, #32]
 8004e8a:	4401      	add	r1, r0
 8004e8c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004e90:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004e92:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8004e94:	79fb      	ldrb	r3, [r7, #7]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d009      	beq.n	8004eae <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	68d9      	ldr	r1, [r3, #12]
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	015a      	lsls	r2, r3, #5
 8004ea2:	6a3b      	ldr	r3, [r7, #32]
 8004ea4:	4413      	add	r3, r2
 8004ea6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004eaa:	460a      	mov	r2, r1
 8004eac:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8004eae:	6a3b      	ldr	r3, [r7, #32]
 8004eb0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	bf0c      	ite	eq
 8004ebe:	2301      	moveq	r3, #1
 8004ec0:	2300      	movne	r3, #0
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	015a      	lsls	r2, r3, #5
 8004eca:	6a3b      	ldr	r3, [r7, #32]
 8004ecc:	4413      	add	r3, r2
 8004ece:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	69fa      	ldr	r2, [r7, #28]
 8004ed6:	0151      	lsls	r1, r2, #5
 8004ed8:	6a3a      	ldr	r2, [r7, #32]
 8004eda:	440a      	add	r2, r1
 8004edc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004ee0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004ee4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	015a      	lsls	r2, r3, #5
 8004eea:	6a3b      	ldr	r3, [r7, #32]
 8004eec:	4413      	add	r3, r2
 8004eee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	7e7b      	ldrb	r3, [r7, #25]
 8004ef6:	075b      	lsls	r3, r3, #29
 8004ef8:	69f9      	ldr	r1, [r7, #28]
 8004efa:	0148      	lsls	r0, r1, #5
 8004efc:	6a39      	ldr	r1, [r7, #32]
 8004efe:	4401      	add	r1, r0
 8004f00:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8004f04:	4313      	orrs	r3, r2
 8004f06:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	015a      	lsls	r2, r3, #5
 8004f0c:	6a3b      	ldr	r3, [r7, #32]
 8004f0e:	4413      	add	r3, r2
 8004f10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a42      	ldr	r2, [pc, #264]	; (8005020 <USB_HC_StartXfer+0x288>)
 8004f18:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f1a:	4b41      	ldr	r3, [pc, #260]	; (8005020 <USB_HC_StartXfer+0x288>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004f22:	4a3f      	ldr	r2, [pc, #252]	; (8005020 <USB_HC_StartXfer+0x288>)
 8004f24:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	78db      	ldrb	r3, [r3, #3]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d006      	beq.n	8004f3c <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8004f2e:	4b3c      	ldr	r3, [pc, #240]	; (8005020 <USB_HC_StartXfer+0x288>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f36:	4a3a      	ldr	r2, [pc, #232]	; (8005020 <USB_HC_StartXfer+0x288>)
 8004f38:	6013      	str	r3, [r2, #0]
 8004f3a:	e005      	b.n	8004f48 <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8004f3c:	4b38      	ldr	r3, [pc, #224]	; (8005020 <USB_HC_StartXfer+0x288>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004f44:	4a36      	ldr	r2, [pc, #216]	; (8005020 <USB_HC_StartXfer+0x288>)
 8004f46:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f48:	4b35      	ldr	r3, [pc, #212]	; (8005020 <USB_HC_StartXfer+0x288>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004f50:	4a33      	ldr	r2, [pc, #204]	; (8005020 <USB_HC_StartXfer+0x288>)
 8004f52:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004f54:	69fb      	ldr	r3, [r7, #28]
 8004f56:	015a      	lsls	r2, r3, #5
 8004f58:	6a3b      	ldr	r3, [r7, #32]
 8004f5a:	4413      	add	r3, r2
 8004f5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f60:	461a      	mov	r2, r3
 8004f62:	4b2f      	ldr	r3, [pc, #188]	; (8005020 <USB_HC_StartXfer+0x288>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8004f68:	79fb      	ldrb	r3, [r7, #7]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d001      	beq.n	8004f72 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	e04f      	b.n	8005012 <USB_HC_StartXfer+0x27a>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	78db      	ldrb	r3, [r3, #3]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d14a      	bne.n	8005010 <USB_HC_StartXfer+0x278>
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d046      	beq.n	8005010 <USB_HC_StartXfer+0x278>
  {
    switch (hc->ep_type)
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	79db      	ldrb	r3, [r3, #7]
 8004f86:	2b03      	cmp	r3, #3
 8004f88:	d830      	bhi.n	8004fec <USB_HC_StartXfer+0x254>
 8004f8a:	a201      	add	r2, pc, #4	; (adr r2, 8004f90 <USB_HC_StartXfer+0x1f8>)
 8004f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f90:	08004fa1 	.word	0x08004fa1
 8004f94:	08004fc5 	.word	0x08004fc5
 8004f98:	08004fa1 	.word	0x08004fa1
 8004f9c:	08004fc5 	.word	0x08004fc5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	691b      	ldr	r3, [r3, #16]
 8004fa4:	3303      	adds	r3, #3
 8004fa6:	089b      	lsrs	r3, r3, #2
 8004fa8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8004faa:	8afa      	ldrh	r2, [r7, #22]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d91c      	bls.n	8004ff0 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	699b      	ldr	r3, [r3, #24]
 8004fba:	f043 0220 	orr.w	r2, r3, #32
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	619a      	str	r2, [r3, #24]
        }
        break;
 8004fc2:	e015      	b.n	8004ff0 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	691b      	ldr	r3, [r3, #16]
 8004fc8:	3303      	adds	r3, #3
 8004fca:	089b      	lsrs	r3, r3, #2
 8004fcc:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8004fce:	8afa      	ldrh	r2, [r7, #22]
 8004fd0:	6a3b      	ldr	r3, [r7, #32]
 8004fd2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004fd6:	691b      	ldr	r3, [r3, #16]
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d90a      	bls.n	8004ff4 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	699b      	ldr	r3, [r3, #24]
 8004fe2:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	619a      	str	r2, [r3, #24]
        }
        break;
 8004fea:	e003      	b.n	8004ff4 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8004fec:	bf00      	nop
 8004fee:	e002      	b.n	8004ff6 <USB_HC_StartXfer+0x25e>
        break;
 8004ff0:	bf00      	nop
 8004ff2:	e000      	b.n	8004ff6 <USB_HC_StartXfer+0x25e>
        break;
 8004ff4:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	68d9      	ldr	r1, [r3, #12]
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	785a      	ldrb	r2, [r3, #1]
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	691b      	ldr	r3, [r3, #16]
 8005002:	b298      	uxth	r0, r3
 8005004:	2300      	movs	r3, #0
 8005006:	9300      	str	r3, [sp, #0]
 8005008:	4603      	mov	r3, r0
 800500a:	68f8      	ldr	r0, [r7, #12]
 800500c:	f7ff fb84 	bl	8004718 <USB_WritePacket>
  }

  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3728      	adds	r7, #40	; 0x28
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	1ff80000 	.word	0x1ff80000
 8005020:	200000b0 	.word	0x200000b0

08005024 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005024:	b480      	push	{r7}
 8005026:	b085      	sub	sp, #20
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005036:	695b      	ldr	r3, [r3, #20]
 8005038:	b29b      	uxth	r3, r3
}
 800503a:	4618      	mov	r0, r3
 800503c:	3714      	adds	r7, #20
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr

08005046 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005046:	b480      	push	{r7}
 8005048:	b087      	sub	sp, #28
 800504a:	af00      	add	r7, sp, #0
 800504c:	6078      	str	r0, [r7, #4]
 800504e:	460b      	mov	r3, r1
 8005050:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8005056:	78fb      	ldrb	r3, [r7, #3]
 8005058:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800505a:	2300      	movs	r3, #0
 800505c:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	015a      	lsls	r2, r3, #5
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	4413      	add	r3, r2
 8005066:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	0c9b      	lsrs	r3, r3, #18
 800506e:	f003 0303 	and.w	r3, r3, #3
 8005072:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d002      	beq.n	8005080 <USB_HC_Halt+0x3a>
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	2b02      	cmp	r3, #2
 800507e:	d16c      	bne.n	800515a <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	015a      	lsls	r2, r3, #5
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	4413      	add	r3, r2
 8005088:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	0151      	lsls	r1, r2, #5
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	440a      	add	r2, r1
 8005096:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800509a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800509e:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050a4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d143      	bne.n	8005134 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	015a      	lsls	r2, r3, #5
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	4413      	add	r3, r2
 80050b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	0151      	lsls	r1, r2, #5
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	440a      	add	r2, r1
 80050c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80050ca:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	015a      	lsls	r2, r3, #5
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	4413      	add	r3, r2
 80050d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	68fa      	ldr	r2, [r7, #12]
 80050dc:	0151      	lsls	r1, r2, #5
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	440a      	add	r2, r1
 80050e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80050ea:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	015a      	lsls	r2, r3, #5
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	4413      	add	r3, r2
 80050f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	0151      	lsls	r1, r2, #5
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	440a      	add	r2, r1
 8005102:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005106:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800510a:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	3301      	adds	r3, #1
 8005110:	617b      	str	r3, [r7, #20]
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005118:	d81d      	bhi.n	8005156 <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	015a      	lsls	r2, r3, #5
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	4413      	add	r3, r2
 8005122:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800512c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005130:	d0ec      	beq.n	800510c <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005132:	e080      	b.n	8005236 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	015a      	lsls	r2, r3, #5
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	4413      	add	r3, r2
 800513c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	68fa      	ldr	r2, [r7, #12]
 8005144:	0151      	lsls	r1, r2, #5
 8005146:	693a      	ldr	r2, [r7, #16]
 8005148:	440a      	add	r2, r1
 800514a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800514e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005152:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005154:	e06f      	b.n	8005236 <USB_HC_Halt+0x1f0>
          break;
 8005156:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005158:	e06d      	b.n	8005236 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	015a      	lsls	r2, r3, #5
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	4413      	add	r3, r2
 8005162:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	0151      	lsls	r1, r2, #5
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	440a      	add	r2, r1
 8005170:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005174:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005178:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005180:	691b      	ldr	r3, [r3, #16]
 8005182:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d143      	bne.n	8005212 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	015a      	lsls	r2, r3, #5
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	4413      	add	r3, r2
 8005192:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68fa      	ldr	r2, [r7, #12]
 800519a:	0151      	lsls	r1, r2, #5
 800519c:	693a      	ldr	r2, [r7, #16]
 800519e:	440a      	add	r2, r1
 80051a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80051a8:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	015a      	lsls	r2, r3, #5
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	4413      	add	r3, r2
 80051b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68fa      	ldr	r2, [r7, #12]
 80051ba:	0151      	lsls	r1, r2, #5
 80051bc:	693a      	ldr	r2, [r7, #16]
 80051be:	440a      	add	r2, r1
 80051c0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80051c8:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	015a      	lsls	r2, r3, #5
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	4413      	add	r3, r2
 80051d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68fa      	ldr	r2, [r7, #12]
 80051da:	0151      	lsls	r1, r2, #5
 80051dc:	693a      	ldr	r2, [r7, #16]
 80051de:	440a      	add	r2, r1
 80051e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051e4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80051e8:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	3301      	adds	r3, #1
 80051ee:	617b      	str	r3, [r7, #20]
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80051f6:	d81d      	bhi.n	8005234 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	015a      	lsls	r2, r3, #5
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	4413      	add	r3, r2
 8005200:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800520a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800520e:	d0ec      	beq.n	80051ea <USB_HC_Halt+0x1a4>
 8005210:	e011      	b.n	8005236 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	015a      	lsls	r2, r3, #5
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	4413      	add	r3, r2
 800521a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68fa      	ldr	r2, [r7, #12]
 8005222:	0151      	lsls	r1, r2, #5
 8005224:	693a      	ldr	r2, [r7, #16]
 8005226:	440a      	add	r2, r1
 8005228:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800522c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005230:	6013      	str	r3, [r2, #0]
 8005232:	e000      	b.n	8005236 <USB_HC_Halt+0x1f0>
          break;
 8005234:	bf00      	nop
    }
  }

  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	371c      	adds	r7, #28
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr

08005244 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005244:	b480      	push	{r7}
 8005246:	b087      	sub	sp, #28
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	460b      	mov	r3, r1
 800524e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005254:	78fb      	ldrb	r3, [r7, #3]
 8005256:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8005258:	2301      	movs	r3, #1
 800525a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	04da      	lsls	r2, r3, #19
 8005260:	4b15      	ldr	r3, [pc, #84]	; (80052b8 <USB_DoPing+0x74>)
 8005262:	4013      	ands	r3, r2
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	0151      	lsls	r1, r2, #5
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	440a      	add	r2, r1
 800526c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005270:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005274:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	015a      	lsls	r2, r3, #5
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	4413      	add	r3, r2
 800527e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800528c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005294:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	015a      	lsls	r2, r3, #5
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	4413      	add	r3, r2
 800529e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052a2:	461a      	mov	r2, r3
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80052a8:	2300      	movs	r3, #0
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	371c      	adds	r7, #28
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr
 80052b6:	bf00      	nop
 80052b8:	1ff80000 	.word	0x1ff80000

080052bc <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b086      	sub	sp, #24
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 80052c8:	2300      	movs	r3, #0
 80052ca:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f7ff f99f 	bl	8004610 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 80052d2:	2110      	movs	r1, #16
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f7ff f9d7 	bl	8004688 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f7ff f9fa 	bl	80046d4 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80052e0:	2300      	movs	r3, #0
 80052e2:	613b      	str	r3, [r7, #16]
 80052e4:	e01f      	b.n	8005326 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	015a      	lsls	r2, r3, #5
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	4413      	add	r3, r2
 80052ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052fc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005304:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800530c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	015a      	lsls	r2, r3, #5
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	4413      	add	r3, r2
 8005316:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800531a:	461a      	mov	r2, r3
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	3301      	adds	r3, #1
 8005324:	613b      	str	r3, [r7, #16]
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	2b0f      	cmp	r3, #15
 800532a:	d9dc      	bls.n	80052e6 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800532c:	2300      	movs	r3, #0
 800532e:	613b      	str	r3, [r7, #16]
 8005330:	e034      	b.n	800539c <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	015a      	lsls	r2, r3, #5
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	4413      	add	r3, r2
 800533a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005348:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005350:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005358:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	015a      	lsls	r2, r3, #5
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	4413      	add	r3, r2
 8005362:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005366:	461a      	mov	r2, r3
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	3301      	adds	r3, #1
 8005370:	617b      	str	r3, [r7, #20]
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005378:	d80c      	bhi.n	8005394 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	015a      	lsls	r2, r3, #5
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	4413      	add	r3, r2
 8005382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800538c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005390:	d0ec      	beq.n	800536c <USB_StopHost+0xb0>
 8005392:	e000      	b.n	8005396 <USB_StopHost+0xda>
        break;
 8005394:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	3301      	adds	r3, #1
 800539a:	613b      	str	r3, [r7, #16]
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	2b0f      	cmp	r3, #15
 80053a0:	d9c7      	bls.n	8005332 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80053a8:	461a      	mov	r2, r3
 80053aa:	f04f 33ff 	mov.w	r3, #4294967295
 80053ae:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f04f 32ff 	mov.w	r2, #4294967295
 80053b6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f7ff f918 	bl	80045ee <USB_EnableGlobalInt>

  return HAL_OK;
 80053be:	2300      	movs	r3, #0
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3718      	adds	r7, #24
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80053c8:	b590      	push	{r4, r7, lr}
 80053ca:	b089      	sub	sp, #36	; 0x24
 80053cc:	af04      	add	r7, sp, #16
 80053ce:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80053d0:	2301      	movs	r3, #1
 80053d2:	2202      	movs	r2, #2
 80053d4:	2102      	movs	r1, #2
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 fc68 	bl	8005cac <USBH_FindInterface>
 80053dc:	4603      	mov	r3, r0
 80053de:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80053e0:	7bfb      	ldrb	r3, [r7, #15]
 80053e2:	2bff      	cmp	r3, #255	; 0xff
 80053e4:	d002      	beq.n	80053ec <USBH_CDC_InterfaceInit+0x24>
 80053e6:	7bfb      	ldrb	r3, [r7, #15]
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d901      	bls.n	80053f0 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80053ec:	2302      	movs	r3, #2
 80053ee:	e13d      	b.n	800566c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80053f0:	7bfb      	ldrb	r3, [r7, #15]
 80053f2:	4619      	mov	r1, r3
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f000 fc3d 	bl	8005c74 <USBH_SelectInterface>
 80053fa:	4603      	mov	r3, r0
 80053fc:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80053fe:	7bbb      	ldrb	r3, [r7, #14]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d001      	beq.n	8005408 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8005404:	2302      	movs	r3, #2
 8005406:	e131      	b.n	800566c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800540e:	2050      	movs	r0, #80	; 0x50
 8005410:	f002 fa04 	bl	800781c <malloc>
 8005414:	4603      	mov	r3, r0
 8005416:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800541e:	69db      	ldr	r3, [r3, #28]
 8005420:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005428:	2302      	movs	r3, #2
 800542a:	e11f      	b.n	800566c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800542c:	2250      	movs	r2, #80	; 0x50
 800542e:	2100      	movs	r1, #0
 8005430:	68b8      	ldr	r0, [r7, #8]
 8005432:	f002 fa03 	bl	800783c <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8005436:	7bfb      	ldrb	r3, [r7, #15]
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	211a      	movs	r1, #26
 800543c:	fb01 f303 	mul.w	r3, r1, r3
 8005440:	4413      	add	r3, r2
 8005442:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005446:	781b      	ldrb	r3, [r3, #0]
 8005448:	b25b      	sxtb	r3, r3
 800544a:	2b00      	cmp	r3, #0
 800544c:	da15      	bge.n	800547a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800544e:	7bfb      	ldrb	r3, [r7, #15]
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	211a      	movs	r1, #26
 8005454:	fb01 f303 	mul.w	r3, r1, r3
 8005458:	4413      	add	r3, r2
 800545a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800545e:	781a      	ldrb	r2, [r3, #0]
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005464:	7bfb      	ldrb	r3, [r7, #15]
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	211a      	movs	r1, #26
 800546a:	fb01 f303 	mul.w	r3, r1, r3
 800546e:	4413      	add	r3, r2
 8005470:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005474:	881a      	ldrh	r2, [r3, #0]
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	785b      	ldrb	r3, [r3, #1]
 800547e:	4619      	mov	r1, r3
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f001 fe36 	bl	80070f2 <USBH_AllocPipe>
 8005486:	4603      	mov	r3, r0
 8005488:	461a      	mov	r2, r3
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	7819      	ldrb	r1, [r3, #0]
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	7858      	ldrb	r0, [r3, #1]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	8952      	ldrh	r2, [r2, #10]
 80054a6:	9202      	str	r2, [sp, #8]
 80054a8:	2203      	movs	r2, #3
 80054aa:	9201      	str	r2, [sp, #4]
 80054ac:	9300      	str	r3, [sp, #0]
 80054ae:	4623      	mov	r3, r4
 80054b0:	4602      	mov	r2, r0
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f001 fdee 	bl	8007094 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	2200      	movs	r2, #0
 80054be:	4619      	mov	r1, r3
 80054c0:	6878      	ldr	r0, [r7, #4]
 80054c2:	f002 f8fb 	bl	80076bc <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80054c6:	2300      	movs	r3, #0
 80054c8:	2200      	movs	r2, #0
 80054ca:	210a      	movs	r1, #10
 80054cc:	6878      	ldr	r0, [r7, #4]
 80054ce:	f000 fbed 	bl	8005cac <USBH_FindInterface>
 80054d2:	4603      	mov	r3, r0
 80054d4:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80054d6:	7bfb      	ldrb	r3, [r7, #15]
 80054d8:	2bff      	cmp	r3, #255	; 0xff
 80054da:	d002      	beq.n	80054e2 <USBH_CDC_InterfaceInit+0x11a>
 80054dc:	7bfb      	ldrb	r3, [r7, #15]
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d901      	bls.n	80054e6 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80054e2:	2302      	movs	r3, #2
 80054e4:	e0c2      	b.n	800566c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80054e6:	7bfb      	ldrb	r3, [r7, #15]
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	211a      	movs	r1, #26
 80054ec:	fb01 f303 	mul.w	r3, r1, r3
 80054f0:	4413      	add	r3, r2
 80054f2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80054f6:	781b      	ldrb	r3, [r3, #0]
 80054f8:	b25b      	sxtb	r3, r3
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	da16      	bge.n	800552c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80054fe:	7bfb      	ldrb	r3, [r7, #15]
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	211a      	movs	r1, #26
 8005504:	fb01 f303 	mul.w	r3, r1, r3
 8005508:	4413      	add	r3, r2
 800550a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800550e:	781a      	ldrb	r2, [r3, #0]
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005514:	7bfb      	ldrb	r3, [r7, #15]
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	211a      	movs	r1, #26
 800551a:	fb01 f303 	mul.w	r3, r1, r3
 800551e:	4413      	add	r3, r2
 8005520:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005524:	881a      	ldrh	r2, [r3, #0]
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	835a      	strh	r2, [r3, #26]
 800552a:	e015      	b.n	8005558 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800552c:	7bfb      	ldrb	r3, [r7, #15]
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	211a      	movs	r1, #26
 8005532:	fb01 f303 	mul.w	r3, r1, r3
 8005536:	4413      	add	r3, r2
 8005538:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800553c:	781a      	ldrb	r2, [r3, #0]
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005542:	7bfb      	ldrb	r3, [r7, #15]
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	211a      	movs	r1, #26
 8005548:	fb01 f303 	mul.w	r3, r1, r3
 800554c:	4413      	add	r3, r2
 800554e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005552:	881a      	ldrh	r2, [r3, #0]
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8005558:	7bfb      	ldrb	r3, [r7, #15]
 800555a:	687a      	ldr	r2, [r7, #4]
 800555c:	211a      	movs	r1, #26
 800555e:	fb01 f303 	mul.w	r3, r1, r3
 8005562:	4413      	add	r3, r2
 8005564:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	b25b      	sxtb	r3, r3
 800556c:	2b00      	cmp	r3, #0
 800556e:	da16      	bge.n	800559e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005570:	7bfb      	ldrb	r3, [r7, #15]
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	211a      	movs	r1, #26
 8005576:	fb01 f303 	mul.w	r3, r1, r3
 800557a:	4413      	add	r3, r2
 800557c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005580:	781a      	ldrb	r2, [r3, #0]
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005586:	7bfb      	ldrb	r3, [r7, #15]
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	211a      	movs	r1, #26
 800558c:	fb01 f303 	mul.w	r3, r1, r3
 8005590:	4413      	add	r3, r2
 8005592:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005596:	881a      	ldrh	r2, [r3, #0]
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	835a      	strh	r2, [r3, #26]
 800559c:	e015      	b.n	80055ca <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800559e:	7bfb      	ldrb	r3, [r7, #15]
 80055a0:	687a      	ldr	r2, [r7, #4]
 80055a2:	211a      	movs	r1, #26
 80055a4:	fb01 f303 	mul.w	r3, r1, r3
 80055a8:	4413      	add	r3, r2
 80055aa:	f203 3356 	addw	r3, r3, #854	; 0x356
 80055ae:	781a      	ldrb	r2, [r3, #0]
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80055b4:	7bfb      	ldrb	r3, [r7, #15]
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	211a      	movs	r1, #26
 80055ba:	fb01 f303 	mul.w	r3, r1, r3
 80055be:	4413      	add	r3, r2
 80055c0:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80055c4:	881a      	ldrh	r2, [r3, #0]
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80055ca:	68bb      	ldr	r3, [r7, #8]
 80055cc:	7b9b      	ldrb	r3, [r3, #14]
 80055ce:	4619      	mov	r1, r3
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f001 fd8e 	bl	80070f2 <USBH_AllocPipe>
 80055d6:	4603      	mov	r3, r0
 80055d8:	461a      	mov	r2, r3
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	7bdb      	ldrb	r3, [r3, #15]
 80055e2:	4619      	mov	r1, r3
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f001 fd84 	bl	80070f2 <USBH_AllocPipe>
 80055ea:	4603      	mov	r3, r0
 80055ec:	461a      	mov	r2, r3
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	7b59      	ldrb	r1, [r3, #13]
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	7b98      	ldrb	r0, [r3, #14]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005606:	68ba      	ldr	r2, [r7, #8]
 8005608:	8b12      	ldrh	r2, [r2, #24]
 800560a:	9202      	str	r2, [sp, #8]
 800560c:	2202      	movs	r2, #2
 800560e:	9201      	str	r2, [sp, #4]
 8005610:	9300      	str	r3, [sp, #0]
 8005612:	4623      	mov	r3, r4
 8005614:	4602      	mov	r2, r0
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f001 fd3c 	bl	8007094 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	7b19      	ldrb	r1, [r3, #12]
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	7bd8      	ldrb	r0, [r3, #15]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005630:	68ba      	ldr	r2, [r7, #8]
 8005632:	8b52      	ldrh	r2, [r2, #26]
 8005634:	9202      	str	r2, [sp, #8]
 8005636:	2202      	movs	r2, #2
 8005638:	9201      	str	r2, [sp, #4]
 800563a:	9300      	str	r3, [sp, #0]
 800563c:	4623      	mov	r3, r4
 800563e:	4602      	mov	r2, r0
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f001 fd27 	bl	8007094 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8005646:	68bb      	ldr	r3, [r7, #8]
 8005648:	2200      	movs	r2, #0
 800564a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	7b5b      	ldrb	r3, [r3, #13]
 8005652:	2200      	movs	r2, #0
 8005654:	4619      	mov	r1, r3
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f002 f830 	bl	80076bc <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800565c:	68bb      	ldr	r3, [r7, #8]
 800565e:	7b1b      	ldrb	r3, [r3, #12]
 8005660:	2200      	movs	r2, #0
 8005662:	4619      	mov	r1, r3
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f002 f829 	bl	80076bc <USBH_LL_SetToggle>

  return USBH_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	3714      	adds	r7, #20
 8005670:	46bd      	mov	sp, r7
 8005672:	bd90      	pop	{r4, r7, pc}

08005674 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b084      	sub	sp, #16
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005682:	69db      	ldr	r3, [r3, #28]
 8005684:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	781b      	ldrb	r3, [r3, #0]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00e      	beq.n	80056ac <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	781b      	ldrb	r3, [r3, #0]
 8005692:	4619      	mov	r1, r3
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f001 fd1c 	bl	80070d2 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	781b      	ldrb	r3, [r3, #0]
 800569e:	4619      	mov	r1, r3
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f001 fd47 	bl	8007134 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2200      	movs	r2, #0
 80056aa:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	7b1b      	ldrb	r3, [r3, #12]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00e      	beq.n	80056d2 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	7b1b      	ldrb	r3, [r3, #12]
 80056b8:	4619      	mov	r1, r3
 80056ba:	6878      	ldr	r0, [r7, #4]
 80056bc:	f001 fd09 	bl	80070d2 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	7b1b      	ldrb	r3, [r3, #12]
 80056c4:	4619      	mov	r1, r3
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f001 fd34 	bl	8007134 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2200      	movs	r2, #0
 80056d0:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	7b5b      	ldrb	r3, [r3, #13]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d00e      	beq.n	80056f8 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	7b5b      	ldrb	r3, [r3, #13]
 80056de:	4619      	mov	r1, r3
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f001 fcf6 	bl	80070d2 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	7b5b      	ldrb	r3, [r3, #13]
 80056ea:	4619      	mov	r1, r3
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f001 fd21 	bl	8007134 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00b      	beq.n	800571c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800570a:	69db      	ldr	r3, [r3, #28]
 800570c:	4618      	mov	r0, r3
 800570e:	f002 f88d 	bl	800782c <free>
    phost->pActiveClass->pData = 0U;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005718:	2200      	movs	r2, #0
 800571a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3710      	adds	r7, #16
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}

08005726 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8005726:	b580      	push	{r7, lr}
 8005728:	b084      	sub	sp, #16
 800572a:	af00      	add	r7, sp, #0
 800572c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005734:	69db      	ldr	r3, [r3, #28]
 8005736:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	3340      	adds	r3, #64	; 0x40
 800573c:	4619      	mov	r1, r3
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f8b1 	bl	80058a6 <GetLineCoding>
 8005744:	4603      	mov	r3, r0
 8005746:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8005748:	7afb      	ldrb	r3, [r7, #11]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d105      	bne.n	800575a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005754:	2102      	movs	r1, #2
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800575a:	7afb      	ldrb	r3, [r7, #11]
}
 800575c:	4618      	mov	r0, r3
 800575e:	3710      	adds	r7, #16
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}

08005764 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800576c:	2301      	movs	r3, #1
 800576e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8005770:	2300      	movs	r3, #0
 8005772:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800577a:	69db      	ldr	r3, [r3, #28]
 800577c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005784:	2b04      	cmp	r3, #4
 8005786:	d877      	bhi.n	8005878 <USBH_CDC_Process+0x114>
 8005788:	a201      	add	r2, pc, #4	; (adr r2, 8005790 <USBH_CDC_Process+0x2c>)
 800578a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800578e:	bf00      	nop
 8005790:	080057a5 	.word	0x080057a5
 8005794:	080057ab 	.word	0x080057ab
 8005798:	080057db 	.word	0x080057db
 800579c:	0800584f 	.word	0x0800584f
 80057a0:	0800585d 	.word	0x0800585d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80057a4:	2300      	movs	r3, #0
 80057a6:	73fb      	strb	r3, [r7, #15]
      break;
 80057a8:	e06d      	b.n	8005886 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057ae:	4619      	mov	r1, r3
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 f897 	bl	80058e4 <SetLineCoding>
 80057b6:	4603      	mov	r3, r0
 80057b8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80057ba:	7bbb      	ldrb	r3, [r7, #14]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d104      	bne.n	80057ca <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	2202      	movs	r2, #2
 80057c4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80057c8:	e058      	b.n	800587c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80057ca:	7bbb      	ldrb	r3, [r7, #14]
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d055      	beq.n	800587c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	2204      	movs	r2, #4
 80057d4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80057d8:	e050      	b.n	800587c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	3340      	adds	r3, #64	; 0x40
 80057de:	4619      	mov	r1, r3
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f000 f860 	bl	80058a6 <GetLineCoding>
 80057e6:	4603      	mov	r3, r0
 80057e8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80057ea:	7bbb      	ldrb	r3, [r7, #14]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d126      	bne.n	800583e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	2200      	movs	r2, #0
 80057f4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005802:	791b      	ldrb	r3, [r3, #4]
 8005804:	429a      	cmp	r2, r3
 8005806:	d13b      	bne.n	8005880 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005808:	68bb      	ldr	r3, [r7, #8]
 800580a:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005812:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005814:	429a      	cmp	r2, r3
 8005816:	d133      	bne.n	8005880 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005822:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005824:	429a      	cmp	r2, r3
 8005826:	d12b      	bne.n	8005880 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005830:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005832:	429a      	cmp	r2, r3
 8005834:	d124      	bne.n	8005880 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f000 f95a 	bl	8005af0 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800583c:	e020      	b.n	8005880 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800583e:	7bbb      	ldrb	r3, [r7, #14]
 8005840:	2b01      	cmp	r3, #1
 8005842:	d01d      	beq.n	8005880 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	2204      	movs	r2, #4
 8005848:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800584c:	e018      	b.n	8005880 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f000 f867 	bl	8005922 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f000 f8dc 	bl	8005a12 <CDC_ProcessReception>
      break;
 800585a:	e014      	b.n	8005886 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800585c:	2100      	movs	r1, #0
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 ffe5 	bl	800682e <USBH_ClrFeature>
 8005864:	4603      	mov	r3, r0
 8005866:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005868:	7bbb      	ldrb	r3, [r7, #14]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d10a      	bne.n	8005884 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8005876:	e005      	b.n	8005884 <USBH_CDC_Process+0x120>

    default:
      break;
 8005878:	bf00      	nop
 800587a:	e004      	b.n	8005886 <USBH_CDC_Process+0x122>
      break;
 800587c:	bf00      	nop
 800587e:	e002      	b.n	8005886 <USBH_CDC_Process+0x122>
      break;
 8005880:	bf00      	nop
 8005882:	e000      	b.n	8005886 <USBH_CDC_Process+0x122>
      break;
 8005884:	bf00      	nop

  }

  return status;
 8005886:	7bfb      	ldrb	r3, [r7, #15]
}
 8005888:	4618      	mov	r0, r3
 800588a:	3710      	adds	r7, #16
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	370c      	adds	r7, #12
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr

080058a6 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b082      	sub	sp, #8
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
 80058ae:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	22a1      	movs	r2, #161	; 0xa1
 80058b4:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2221      	movs	r2, #33	; 0x21
 80058ba:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2207      	movs	r2, #7
 80058cc:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	2207      	movs	r2, #7
 80058d2:	4619      	mov	r1, r3
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f001 f98a 	bl	8006bee <USBH_CtlReq>
 80058da:	4603      	mov	r3, r0
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3708      	adds	r7, #8
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b082      	sub	sp, #8
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2221      	movs	r2, #33	; 0x21
 80058f2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2220      	movs	r2, #32
 80058f8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2207      	movs	r2, #7
 800590a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	2207      	movs	r2, #7
 8005910:	4619      	mov	r1, r3
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f001 f96b 	bl	8006bee <USBH_CtlReq>
 8005918:	4603      	mov	r3, r0
}
 800591a:	4618      	mov	r0, r3
 800591c:	3708      	adds	r7, #8
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}

08005922 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005922:	b580      	push	{r7, lr}
 8005924:	b086      	sub	sp, #24
 8005926:	af02      	add	r7, sp, #8
 8005928:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005930:	69db      	ldr	r3, [r3, #28]
 8005932:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005934:	2300      	movs	r3, #0
 8005936:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800593e:	2b01      	cmp	r3, #1
 8005940:	d002      	beq.n	8005948 <CDC_ProcessTransmission+0x26>
 8005942:	2b02      	cmp	r3, #2
 8005944:	d025      	beq.n	8005992 <CDC_ProcessTransmission+0x70>
        }
      }
      break;

    default:
      break;
 8005946:	e060      	b.n	8005a0a <CDC_ProcessTransmission+0xe8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594c:	68fa      	ldr	r2, [r7, #12]
 800594e:	8b12      	ldrh	r2, [r2, #24]
 8005950:	4293      	cmp	r3, r2
 8005952:	d90c      	bls.n	800596e <CDC_ProcessTransmission+0x4c>
        USBH_BulkSendData(phost,
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	69d9      	ldr	r1, [r3, #28]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	8b1a      	ldrh	r2, [r3, #24]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	7b58      	ldrb	r0, [r3, #13]
 8005960:	2301      	movs	r3, #1
 8005962:	9300      	str	r3, [sp, #0]
 8005964:	4603      	mov	r3, r0
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f001 fb51 	bl	800700e <USBH_BulkSendData>
 800596c:	e00c      	b.n	8005988 <CDC_ProcessTransmission+0x66>
        USBH_BulkSendData(phost,
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8005976:	b29a      	uxth	r2, r3
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	7b58      	ldrb	r0, [r3, #13]
 800597c:	2301      	movs	r3, #1
 800597e:	9300      	str	r3, [sp, #0]
 8005980:	4603      	mov	r3, r0
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f001 fb43 	bl	800700e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2202      	movs	r2, #2
 800598c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005990:	e03b      	b.n	8005a0a <CDC_ProcessTransmission+0xe8>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	7b5b      	ldrb	r3, [r3, #13]
 8005996:	4619      	mov	r1, r3
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f001 fe65 	bl	8007668 <USBH_LL_GetURBState>
 800599e:	4603      	mov	r3, r0
 80059a0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80059a2:	7afb      	ldrb	r3, [r7, #11]
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d128      	bne.n	80059fa <CDC_ProcessTransmission+0xd8>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ac:	68fa      	ldr	r2, [r7, #12]
 80059ae:	8b12      	ldrh	r2, [r2, #24]
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d90e      	bls.n	80059d2 <CDC_ProcessTransmission+0xb0>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	8b12      	ldrh	r2, [r2, #24]
 80059bc:	1a9a      	subs	r2, r3, r2
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	69db      	ldr	r3, [r3, #28]
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	8b12      	ldrh	r2, [r2, #24]
 80059ca:	441a      	add	r2, r3
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	61da      	str	r2, [r3, #28]
 80059d0:	e002      	b.n	80059d8 <CDC_ProcessTransmission+0xb6>
          CDC_Handle->TxDataLength = 0U;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d004      	beq.n	80059ea <CDC_ProcessTransmission+0xc8>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80059e8:	e00e      	b.n	8005a08 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2200      	movs	r2, #0
 80059ee:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f868 	bl	8005ac8 <USBH_CDC_TransmitCallback>
      break;
 80059f8:	e006      	b.n	8005a08 <CDC_ProcessTransmission+0xe6>
        if (URB_Status == USBH_URB_NOTREADY)
 80059fa:	7afb      	ldrb	r3, [r7, #11]
 80059fc:	2b02      	cmp	r3, #2
 80059fe:	d103      	bne.n	8005a08 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005a08:	bf00      	nop
  }
}
 8005a0a:	bf00      	nop
 8005a0c:	3710      	adds	r7, #16
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}

08005a12 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005a12:	b580      	push	{r7, lr}
 8005a14:	b086      	sub	sp, #24
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005a20:	69db      	ldr	r3, [r3, #28]
 8005a22:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005a24:	2300      	movs	r3, #0
 8005a26:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005a2e:	2b03      	cmp	r3, #3
 8005a30:	d002      	beq.n	8005a38 <CDC_ProcessReception+0x26>
 8005a32:	2b04      	cmp	r3, #4
 8005a34:	d00e      	beq.n	8005a54 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8005a36:	e043      	b.n	8005ac0 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 8005a38:	697b      	ldr	r3, [r7, #20]
 8005a3a:	6a19      	ldr	r1, [r3, #32]
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	8b5a      	ldrh	r2, [r3, #26]
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	7b1b      	ldrb	r3, [r3, #12]
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f001 fb07 	bl	8007058 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	2204      	movs	r2, #4
 8005a4e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005a52:	e035      	b.n	8005ac0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	7b1b      	ldrb	r3, [r3, #12]
 8005a58:	4619      	mov	r1, r3
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f001 fe04 	bl	8007668 <USBH_LL_GetURBState>
 8005a60:	4603      	mov	r3, r0
 8005a62:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8005a64:	7cfb      	ldrb	r3, [r7, #19]
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d129      	bne.n	8005abe <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	7b1b      	ldrb	r3, [r3, #12]
 8005a6e:	4619      	mov	r1, r3
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f001 fd67 	bl	8007544 <USBH_LL_GetLastXferSize>
 8005a76:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a7c:	68fa      	ldr	r2, [r7, #12]
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d016      	beq.n	8005ab0 <CDC_ProcessReception+0x9e>
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	8b5b      	ldrh	r3, [r3, #26]
 8005a86:	461a      	mov	r2, r3
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d910      	bls.n	8005ab0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	1ad2      	subs	r2, r2, r3
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	6a1a      	ldr	r2, [r3, #32]
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	441a      	add	r2, r3
 8005aa2:	697b      	ldr	r3, [r7, #20]
 8005aa4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	2203      	movs	r2, #3
 8005aaa:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005aae:	e006      	b.n	8005abe <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8005ab0:	697b      	ldr	r3, [r7, #20]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f000 f80f 	bl	8005adc <USBH_CDC_ReceiveCallback>
      break;
 8005abe:	bf00      	nop
  }
}
 8005ac0:	bf00      	nop
 8005ac2:	3718      	adds	r7, #24
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b083      	sub	sp, #12
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005ad0:	bf00      	nop
 8005ad2:	370c      	adds	r7, #12
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	60f8      	str	r0, [r7, #12]
 8005b0c:	60b9      	str	r1, [r7, #8]
 8005b0e:	4613      	mov	r3, r2
 8005b10:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d101      	bne.n	8005b1c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005b18:	2302      	movs	r3, #2
 8005b1a:	e029      	b.n	8005b70 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	79fa      	ldrb	r2, [r7, #7]
 8005b20:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8005b34:	68f8      	ldr	r0, [r7, #12]
 8005b36:	f000 f81f 	bl	8005b78 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d003      	beq.n	8005b68 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	68ba      	ldr	r2, [r7, #8]
 8005b64:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8005b68:	68f8      	ldr	r0, [r7, #12]
 8005b6a:	f001 fc39 	bl	80073e0 <USBH_LL_Init>

  return USBH_OK;
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3710      	adds	r7, #16
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}

08005b78 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005b80:	2300      	movs	r3, #0
 8005b82:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005b84:	2300      	movs	r3, #0
 8005b86:	60fb      	str	r3, [r7, #12]
 8005b88:	e009      	b.n	8005b9e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	33e0      	adds	r3, #224	; 0xe0
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	4413      	add	r3, r2
 8005b94:	2200      	movs	r2, #0
 8005b96:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	60fb      	str	r3, [r7, #12]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2b0e      	cmp	r3, #14
 8005ba2:	d9f2      	bls.n	8005b8a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	60fb      	str	r3, [r7, #12]
 8005ba8:	e009      	b.n	8005bbe <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8005baa:	687a      	ldr	r2, [r7, #4]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	4413      	add	r3, r2
 8005bb0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	3301      	adds	r3, #1
 8005bbc:	60fb      	str	r3, [r7, #12]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bc4:	d3f1      	bcc.n	8005baa <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2200      	movs	r2, #0
 8005bd0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2240      	movs	r2, #64	; 0x40
 8005bea:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8005c12:	2300      	movs	r3, #0
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3714      	adds	r7, #20
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1e:	4770      	bx	lr

08005c20 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d016      	beq.n	8005c62 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d10e      	bne.n	8005c5c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005c44:	1c59      	adds	r1, r3, #1
 8005c46:	687a      	ldr	r2, [r7, #4]
 8005c48:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	33de      	adds	r3, #222	; 0xde
 8005c50:	6839      	ldr	r1, [r7, #0]
 8005c52:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8005c56:	2300      	movs	r3, #0
 8005c58:	73fb      	strb	r3, [r7, #15]
 8005c5a:	e004      	b.n	8005c66 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005c5c:	2302      	movs	r3, #2
 8005c5e:	73fb      	strb	r3, [r7, #15]
 8005c60:	e001      	b.n	8005c66 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005c62:	2302      	movs	r3, #2
 8005c64:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3714      	adds	r7, #20
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b085      	sub	sp, #20
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8005c80:	2300      	movs	r3, #0
 8005c82:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8005c8a:	78fa      	ldrb	r2, [r7, #3]
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d204      	bcs.n	8005c9a <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	78fa      	ldrb	r2, [r7, #3]
 8005c94:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8005c98:	e001      	b.n	8005c9e <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8005c9a:	2302      	movs	r3, #2
 8005c9c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3714      	adds	r7, #20
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr

08005cac <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b087      	sub	sp, #28
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
 8005cb4:	4608      	mov	r0, r1
 8005cb6:	4611      	mov	r1, r2
 8005cb8:	461a      	mov	r2, r3
 8005cba:	4603      	mov	r3, r0
 8005cbc:	70fb      	strb	r3, [r7, #3]
 8005cbe:	460b      	mov	r3, r1
 8005cc0:	70bb      	strb	r3, [r7, #2]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8005cd4:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005cd6:	e025      	b.n	8005d24 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8005cd8:	7dfb      	ldrb	r3, [r7, #23]
 8005cda:	221a      	movs	r2, #26
 8005cdc:	fb02 f303 	mul.w	r3, r2, r3
 8005ce0:	3308      	adds	r3, #8
 8005ce2:	68fa      	ldr	r2, [r7, #12]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	3302      	adds	r3, #2
 8005ce8:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	795b      	ldrb	r3, [r3, #5]
 8005cee:	78fa      	ldrb	r2, [r7, #3]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d002      	beq.n	8005cfa <USBH_FindInterface+0x4e>
 8005cf4:	78fb      	ldrb	r3, [r7, #3]
 8005cf6:	2bff      	cmp	r3, #255	; 0xff
 8005cf8:	d111      	bne.n	8005d1e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005cfe:	78ba      	ldrb	r2, [r7, #2]
 8005d00:	429a      	cmp	r2, r3
 8005d02:	d002      	beq.n	8005d0a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005d04:	78bb      	ldrb	r3, [r7, #2]
 8005d06:	2bff      	cmp	r3, #255	; 0xff
 8005d08:	d109      	bne.n	8005d1e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005d0e:	787a      	ldrb	r2, [r7, #1]
 8005d10:	429a      	cmp	r2, r3
 8005d12:	d002      	beq.n	8005d1a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005d14:	787b      	ldrb	r3, [r7, #1]
 8005d16:	2bff      	cmp	r3, #255	; 0xff
 8005d18:	d101      	bne.n	8005d1e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8005d1a:	7dfb      	ldrb	r3, [r7, #23]
 8005d1c:	e006      	b.n	8005d2c <USBH_FindInterface+0x80>
    }
    if_ix++;
 8005d1e:	7dfb      	ldrb	r3, [r7, #23]
 8005d20:	3301      	adds	r3, #1
 8005d22:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005d24:	7dfb      	ldrb	r3, [r7, #23]
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d9d6      	bls.n	8005cd8 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8005d2a:	23ff      	movs	r3, #255	; 0xff
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	371c      	adds	r7, #28
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b082      	sub	sp, #8
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8005d40:	6878      	ldr	r0, [r7, #4]
 8005d42:	f001 fb89 	bl	8007458 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8005d46:	2101      	movs	r1, #1
 8005d48:	6878      	ldr	r0, [r7, #4]
 8005d4a:	f001 fca0 	bl	800768e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005d4e:	2300      	movs	r3, #0
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3708      	adds	r7, #8
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b088      	sub	sp, #32
 8005d5c:	af04      	add	r7, sp, #16
 8005d5e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005d60:	2302      	movs	r3, #2
 8005d62:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005d64:	2300      	movs	r3, #0
 8005d66:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d102      	bne.n	8005d7a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2203      	movs	r2, #3
 8005d78:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	781b      	ldrb	r3, [r3, #0]
 8005d7e:	b2db      	uxtb	r3, r3
 8005d80:	2b0b      	cmp	r3, #11
 8005d82:	f200 81b3 	bhi.w	80060ec <USBH_Process+0x394>
 8005d86:	a201      	add	r2, pc, #4	; (adr r2, 8005d8c <USBH_Process+0x34>)
 8005d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d8c:	08005dbd 	.word	0x08005dbd
 8005d90:	08005def 	.word	0x08005def
 8005d94:	08005e57 	.word	0x08005e57
 8005d98:	08006087 	.word	0x08006087
 8005d9c:	080060ed 	.word	0x080060ed
 8005da0:	08005efb 	.word	0x08005efb
 8005da4:	0800602d 	.word	0x0800602d
 8005da8:	08005f31 	.word	0x08005f31
 8005dac:	08005f51 	.word	0x08005f51
 8005db0:	08005f71 	.word	0x08005f71
 8005db4:	08005f9f 	.word	0x08005f9f
 8005db8:	0800606f 	.word	0x0800606f
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	f000 8193 	beq.w	80060f0 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8005dd0:	20c8      	movs	r0, #200	; 0xc8
 8005dd2:	f001 fca6 	bl	8007722 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f001 fb99 	bl	800750e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2200      	movs	r2, #0
 8005de0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2200      	movs	r2, #0
 8005de8:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8005dec:	e180      	b.n	80060f0 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d107      	bne.n	8005e08 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2202      	movs	r2, #2
 8005e04:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005e06:	e182      	b.n	800610e <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005e0e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e12:	d914      	bls.n	8005e3e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	b2da      	uxtb	r2, r3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005e2a:	2b03      	cmp	r3, #3
 8005e2c:	d903      	bls.n	8005e36 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	220d      	movs	r2, #13
 8005e32:	701a      	strb	r2, [r3, #0]
      break;
 8005e34:	e16b      	b.n	800610e <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	701a      	strb	r2, [r3, #0]
      break;
 8005e3c:	e167      	b.n	800610e <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005e44:	f103 020a 	add.w	r2, r3, #10
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8005e4e:	200a      	movs	r0, #10
 8005e50:	f001 fc67 	bl	8007722 <USBH_Delay>
      break;
 8005e54:	e15b      	b.n	800610e <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d005      	beq.n	8005e6c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005e66:	2104      	movs	r1, #4
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8005e6c:	2064      	movs	r0, #100	; 0x64
 8005e6e:	f001 fc58 	bl	8007722 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f001 fb26 	bl	80074c4 <USBH_LL_GetSpeed>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2205      	movs	r2, #5
 8005e86:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8005e88:	2100      	movs	r1, #0
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f001 f931 	bl	80070f2 <USBH_AllocPipe>
 8005e90:	4603      	mov	r3, r0
 8005e92:	461a      	mov	r2, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8005e98:	2180      	movs	r1, #128	; 0x80
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f001 f929 	bl	80070f2 <USBH_AllocPipe>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	7919      	ldrb	r1, [r3, #4]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005ebc:	b292      	uxth	r2, r2
 8005ebe:	9202      	str	r2, [sp, #8]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	9201      	str	r2, [sp, #4]
 8005ec4:	9300      	str	r3, [sp, #0]
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2280      	movs	r2, #128	; 0x80
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f001 f8e2 	bl	8007094 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	7959      	ldrb	r1, [r3, #5]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005ee0:	687a      	ldr	r2, [r7, #4]
 8005ee2:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005ee4:	b292      	uxth	r2, r2
 8005ee6:	9202      	str	r2, [sp, #8]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	9201      	str	r2, [sp, #4]
 8005eec:	9300      	str	r3, [sp, #0]
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f001 f8ce 	bl	8007094 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005ef8:	e109      	b.n	800610e <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 f90c 	bl	8006118 <USBH_HandleEnum>
 8005f00:	4603      	mov	r3, r0
 8005f02:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8005f04:	7bbb      	ldrb	r3, [r7, #14]
 8005f06:	b2db      	uxtb	r3, r3
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	f040 80f3 	bne.w	80060f4 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d103      	bne.n	8005f28 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2208      	movs	r2, #8
 8005f24:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8005f26:	e0e5      	b.n	80060f4 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2207      	movs	r2, #7
 8005f2c:	701a      	strb	r2, [r3, #0]
      break;
 8005f2e:	e0e1      	b.n	80060f4 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	f000 80de 	beq.w	80060f8 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005f42:	2101      	movs	r1, #1
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2208      	movs	r2, #8
 8005f4c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8005f4e:	e0d3      	b.n	80060f8 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	4619      	mov	r1, r3
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 fc20 	bl	80067a0 <USBH_SetCfg>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	f040 80ca 	bne.w	80060fc <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2209      	movs	r2, #9
 8005f6c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005f6e:	e0c5      	b.n	80060fc <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8005f76:	f003 0320 	and.w	r3, r3, #32
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00b      	beq.n	8005f96 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8005f7e:	2101      	movs	r1, #1
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f000 fc30 	bl	80067e6 <USBH_SetFeature>
 8005f86:	4603      	mov	r3, r0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	f040 80b9 	bne.w	8006100 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	220a      	movs	r2, #10
 8005f92:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005f94:	e0b4      	b.n	8006100 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	220a      	movs	r2, #10
 8005f9a:	701a      	strb	r2, [r3, #0]
      break;
 8005f9c:	e0b0      	b.n	8006100 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	f000 80ad 	beq.w	8006104 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	73fb      	strb	r3, [r7, #15]
 8005fb6:	e016      	b.n	8005fe6 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8005fb8:	7bfa      	ldrb	r2, [r7, #15]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	32de      	adds	r2, #222	; 0xde
 8005fbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fc2:	791a      	ldrb	r2, [r3, #4]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d108      	bne.n	8005fe0 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8005fce:	7bfa      	ldrb	r2, [r7, #15]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	32de      	adds	r2, #222	; 0xde
 8005fd4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8005fde:	e005      	b.n	8005fec <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005fe0:	7bfb      	ldrb	r3, [r7, #15]
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	73fb      	strb	r3, [r7, #15]
 8005fe6:	7bfb      	ldrb	r3, [r7, #15]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d0e5      	beq.n	8005fb8 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d016      	beq.n	8006024 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	4798      	blx	r3
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d109      	bne.n	800601c <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2206      	movs	r2, #6
 800600c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006014:	2103      	movs	r1, #3
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800601a:	e073      	b.n	8006104 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	220d      	movs	r2, #13
 8006020:	701a      	strb	r2, [r3, #0]
      break;
 8006022:	e06f      	b.n	8006104 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	220d      	movs	r2, #13
 8006028:	701a      	strb	r2, [r3, #0]
      break;
 800602a:	e06b      	b.n	8006104 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006032:	2b00      	cmp	r3, #0
 8006034:	d017      	beq.n	8006066 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800603c:	691b      	ldr	r3, [r3, #16]
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	4798      	blx	r3
 8006042:	4603      	mov	r3, r0
 8006044:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006046:	7bbb      	ldrb	r3, [r7, #14]
 8006048:	b2db      	uxtb	r3, r3
 800604a:	2b00      	cmp	r3, #0
 800604c:	d103      	bne.n	8006056 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	220b      	movs	r2, #11
 8006052:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006054:	e058      	b.n	8006108 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 8006056:	7bbb      	ldrb	r3, [r7, #14]
 8006058:	b2db      	uxtb	r3, r3
 800605a:	2b02      	cmp	r3, #2
 800605c:	d154      	bne.n	8006108 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	220d      	movs	r2, #13
 8006062:	701a      	strb	r2, [r3, #0]
      break;
 8006064:	e050      	b.n	8006108 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	220d      	movs	r2, #13
 800606a:	701a      	strb	r2, [r3, #0]
      break;
 800606c:	e04c      	b.n	8006108 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006074:	2b00      	cmp	r3, #0
 8006076:	d049      	beq.n	800610c <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800607e:	695b      	ldr	r3, [r3, #20]
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	4798      	blx	r3
      }
      break;
 8006084:	e042      	b.n	800610c <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f7ff fd72 	bl	8005b78 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800609a:	2b00      	cmp	r3, #0
 800609c:	d009      	beq.n	80060b2 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2200      	movs	r2, #0
 80060ae:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d005      	beq.n	80060c8 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80060c2:	2105      	movs	r1, #5
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 80060ce:	b2db      	uxtb	r3, r3
 80060d0:	2b01      	cmp	r3, #1
 80060d2:	d107      	bne.n	80060e4 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f7ff fe2b 	bl	8005d38 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80060e2:	e014      	b.n	800610e <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f001 f9b7 	bl	8007458 <USBH_LL_Start>
      break;
 80060ea:	e010      	b.n	800610e <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 80060ec:	bf00      	nop
 80060ee:	e00e      	b.n	800610e <USBH_Process+0x3b6>
      break;
 80060f0:	bf00      	nop
 80060f2:	e00c      	b.n	800610e <USBH_Process+0x3b6>
      break;
 80060f4:	bf00      	nop
 80060f6:	e00a      	b.n	800610e <USBH_Process+0x3b6>
    break;
 80060f8:	bf00      	nop
 80060fa:	e008      	b.n	800610e <USBH_Process+0x3b6>
      break;
 80060fc:	bf00      	nop
 80060fe:	e006      	b.n	800610e <USBH_Process+0x3b6>
      break;
 8006100:	bf00      	nop
 8006102:	e004      	b.n	800610e <USBH_Process+0x3b6>
      break;
 8006104:	bf00      	nop
 8006106:	e002      	b.n	800610e <USBH_Process+0x3b6>
      break;
 8006108:	bf00      	nop
 800610a:	e000      	b.n	800610e <USBH_Process+0x3b6>
      break;
 800610c:	bf00      	nop
  }
  return USBH_OK;
 800610e:	2300      	movs	r3, #0
}
 8006110:	4618      	mov	r0, r3
 8006112:	3710      	adds	r7, #16
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b088      	sub	sp, #32
 800611c:	af04      	add	r7, sp, #16
 800611e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006120:	2301      	movs	r3, #1
 8006122:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006124:	2301      	movs	r3, #1
 8006126:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	785b      	ldrb	r3, [r3, #1]
 800612c:	2b07      	cmp	r3, #7
 800612e:	f200 81c1 	bhi.w	80064b4 <USBH_HandleEnum+0x39c>
 8006132:	a201      	add	r2, pc, #4	; (adr r2, 8006138 <USBH_HandleEnum+0x20>)
 8006134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006138:	08006159 	.word	0x08006159
 800613c:	08006217 	.word	0x08006217
 8006140:	08006281 	.word	0x08006281
 8006144:	0800630f 	.word	0x0800630f
 8006148:	08006379 	.word	0x08006379
 800614c:	080063e9 	.word	0x080063e9
 8006150:	0800642f 	.word	0x0800642f
 8006154:	08006475 	.word	0x08006475
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006158:	2108      	movs	r1, #8
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 fa50 	bl	8006600 <USBH_Get_DevDesc>
 8006160:	4603      	mov	r3, r0
 8006162:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006164:	7bbb      	ldrb	r3, [r7, #14]
 8006166:	2b00      	cmp	r3, #0
 8006168:	d130      	bne.n	80061cc <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	7919      	ldrb	r1, [r3, #4]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800618e:	b292      	uxth	r2, r2
 8006190:	9202      	str	r2, [sp, #8]
 8006192:	2200      	movs	r2, #0
 8006194:	9201      	str	r2, [sp, #4]
 8006196:	9300      	str	r3, [sp, #0]
 8006198:	4603      	mov	r3, r0
 800619a:	2280      	movs	r2, #128	; 0x80
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f000 ff79 	bl	8007094 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	7959      	ldrb	r1, [r3, #5]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80061b6:	b292      	uxth	r2, r2
 80061b8:	9202      	str	r2, [sp, #8]
 80061ba:	2200      	movs	r2, #0
 80061bc:	9201      	str	r2, [sp, #4]
 80061be:	9300      	str	r3, [sp, #0]
 80061c0:	4603      	mov	r3, r0
 80061c2:	2200      	movs	r2, #0
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f000 ff65 	bl	8007094 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80061ca:	e175      	b.n	80064b8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80061cc:	7bbb      	ldrb	r3, [r7, #14]
 80061ce:	2b03      	cmp	r3, #3
 80061d0:	f040 8172 	bne.w	80064b8 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80061da:	3301      	adds	r3, #1
 80061dc:	b2da      	uxtb	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80061ea:	2b03      	cmp	r3, #3
 80061ec:	d903      	bls.n	80061f6 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	220d      	movs	r2, #13
 80061f2:	701a      	strb	r2, [r3, #0]
      break;
 80061f4:	e160      	b.n	80064b8 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	795b      	ldrb	r3, [r3, #5]
 80061fa:	4619      	mov	r1, r3
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f000 ff99 	bl	8007134 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	791b      	ldrb	r3, [r3, #4]
 8006206:	4619      	mov	r1, r3
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 ff93 	bl	8007134 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2200      	movs	r2, #0
 8006212:	701a      	strb	r2, [r3, #0]
      break;
 8006214:	e150      	b.n	80064b8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006216:	2112      	movs	r1, #18
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f000 f9f1 	bl	8006600 <USBH_Get_DevDesc>
 800621e:	4603      	mov	r3, r0
 8006220:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006222:	7bbb      	ldrb	r3, [r7, #14]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d103      	bne.n	8006230 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2202      	movs	r2, #2
 800622c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800622e:	e145      	b.n	80064bc <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006230:	7bbb      	ldrb	r3, [r7, #14]
 8006232:	2b03      	cmp	r3, #3
 8006234:	f040 8142 	bne.w	80064bc <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800623e:	3301      	adds	r3, #1
 8006240:	b2da      	uxtb	r2, r3
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800624e:	2b03      	cmp	r3, #3
 8006250:	d903      	bls.n	800625a <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	220d      	movs	r2, #13
 8006256:	701a      	strb	r2, [r3, #0]
      break;
 8006258:	e130      	b.n	80064bc <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	795b      	ldrb	r3, [r3, #5]
 800625e:	4619      	mov	r1, r3
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f000 ff67 	bl	8007134 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	791b      	ldrb	r3, [r3, #4]
 800626a:	4619      	mov	r1, r3
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f000 ff61 	bl	8007134 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	701a      	strb	r2, [r3, #0]
      break;
 800627e:	e11d      	b.n	80064bc <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8006280:	2101      	movs	r1, #1
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f000 fa68 	bl	8006758 <USBH_SetAddress>
 8006288:	4603      	mov	r3, r0
 800628a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800628c:	7bbb      	ldrb	r3, [r7, #14]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d132      	bne.n	80062f8 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8006292:	2002      	movs	r0, #2
 8006294:	f001 fa45 	bl	8007722 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2201      	movs	r2, #1
 800629c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2203      	movs	r2, #3
 80062a4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	7919      	ldrb	r1, [r3, #4]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80062ba:	b292      	uxth	r2, r2
 80062bc:	9202      	str	r2, [sp, #8]
 80062be:	2200      	movs	r2, #0
 80062c0:	9201      	str	r2, [sp, #4]
 80062c2:	9300      	str	r3, [sp, #0]
 80062c4:	4603      	mov	r3, r0
 80062c6:	2280      	movs	r2, #128	; 0x80
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f000 fee3 	bl	8007094 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	7959      	ldrb	r1, [r3, #5]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80062de:	687a      	ldr	r2, [r7, #4]
 80062e0:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80062e2:	b292      	uxth	r2, r2
 80062e4:	9202      	str	r2, [sp, #8]
 80062e6:	2200      	movs	r2, #0
 80062e8:	9201      	str	r2, [sp, #4]
 80062ea:	9300      	str	r3, [sp, #0]
 80062ec:	4603      	mov	r3, r0
 80062ee:	2200      	movs	r2, #0
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f000 fecf 	bl	8007094 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80062f6:	e0e3      	b.n	80064c0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80062f8:	7bbb      	ldrb	r3, [r7, #14]
 80062fa:	2b03      	cmp	r3, #3
 80062fc:	f040 80e0 	bne.w	80064c0 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	220d      	movs	r2, #13
 8006304:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	705a      	strb	r2, [r3, #1]
      break;
 800630c:	e0d8      	b.n	80064c0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800630e:	2109      	movs	r1, #9
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f000 f99d 	bl	8006650 <USBH_Get_CfgDesc>
 8006316:	4603      	mov	r3, r0
 8006318:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800631a:	7bbb      	ldrb	r3, [r7, #14]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d103      	bne.n	8006328 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2204      	movs	r2, #4
 8006324:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006326:	e0cd      	b.n	80064c4 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006328:	7bbb      	ldrb	r3, [r7, #14]
 800632a:	2b03      	cmp	r3, #3
 800632c:	f040 80ca 	bne.w	80064c4 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006336:	3301      	adds	r3, #1
 8006338:	b2da      	uxtb	r2, r3
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006346:	2b03      	cmp	r3, #3
 8006348:	d903      	bls.n	8006352 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	220d      	movs	r2, #13
 800634e:	701a      	strb	r2, [r3, #0]
      break;
 8006350:	e0b8      	b.n	80064c4 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	795b      	ldrb	r3, [r3, #5]
 8006356:	4619      	mov	r1, r3
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f000 feeb 	bl	8007134 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	791b      	ldrb	r3, [r3, #4]
 8006362:	4619      	mov	r1, r3
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f000 fee5 	bl	8007134 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	701a      	strb	r2, [r3, #0]
      break;
 8006376:	e0a5      	b.n	80064c4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800637e:	4619      	mov	r1, r3
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f000 f965 	bl	8006650 <USBH_Get_CfgDesc>
 8006386:	4603      	mov	r3, r0
 8006388:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800638a:	7bbb      	ldrb	r3, [r7, #14]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d103      	bne.n	8006398 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2205      	movs	r2, #5
 8006394:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006396:	e097      	b.n	80064c8 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006398:	7bbb      	ldrb	r3, [r7, #14]
 800639a:	2b03      	cmp	r3, #3
 800639c:	f040 8094 	bne.w	80064c8 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80063a6:	3301      	adds	r3, #1
 80063a8:	b2da      	uxtb	r2, r3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80063b6:	2b03      	cmp	r3, #3
 80063b8:	d903      	bls.n	80063c2 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	220d      	movs	r2, #13
 80063be:	701a      	strb	r2, [r3, #0]
      break;
 80063c0:	e082      	b.n	80064c8 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	795b      	ldrb	r3, [r3, #5]
 80063c6:	4619      	mov	r1, r3
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 feb3 	bl	8007134 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	791b      	ldrb	r3, [r3, #4]
 80063d2:	4619      	mov	r1, r3
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f000 fead 	bl	8007134 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	701a      	strb	r2, [r3, #0]
      break;
 80063e6:	e06f      	b.n	80064c8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d019      	beq.n	8006426 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80063fe:	23ff      	movs	r3, #255	; 0xff
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f000 f949 	bl	8006698 <USBH_Get_StringDesc>
 8006406:	4603      	mov	r3, r0
 8006408:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800640a:	7bbb      	ldrb	r3, [r7, #14]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d103      	bne.n	8006418 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2206      	movs	r2, #6
 8006414:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006416:	e059      	b.n	80064cc <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006418:	7bbb      	ldrb	r3, [r7, #14]
 800641a:	2b03      	cmp	r3, #3
 800641c:	d156      	bne.n	80064cc <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2206      	movs	r2, #6
 8006422:	705a      	strb	r2, [r3, #1]
      break;
 8006424:	e052      	b.n	80064cc <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2206      	movs	r2, #6
 800642a:	705a      	strb	r2, [r3, #1]
      break;
 800642c:	e04e      	b.n	80064cc <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006434:	2b00      	cmp	r3, #0
 8006436:	d019      	beq.n	800646c <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006444:	23ff      	movs	r3, #255	; 0xff
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 f926 	bl	8006698 <USBH_Get_StringDesc>
 800644c:	4603      	mov	r3, r0
 800644e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006450:	7bbb      	ldrb	r3, [r7, #14]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d103      	bne.n	800645e <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2207      	movs	r2, #7
 800645a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800645c:	e038      	b.n	80064d0 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800645e:	7bbb      	ldrb	r3, [r7, #14]
 8006460:	2b03      	cmp	r3, #3
 8006462:	d135      	bne.n	80064d0 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2207      	movs	r2, #7
 8006468:	705a      	strb	r2, [r3, #1]
      break;
 800646a:	e031      	b.n	80064d0 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2207      	movs	r2, #7
 8006470:	705a      	strb	r2, [r3, #1]
      break;
 8006472:	e02d      	b.n	80064d0 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800647a:	2b00      	cmp	r3, #0
 800647c:	d017      	beq.n	80064ae <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800648a:	23ff      	movs	r3, #255	; 0xff
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f000 f903 	bl	8006698 <USBH_Get_StringDesc>
 8006492:	4603      	mov	r3, r0
 8006494:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006496:	7bbb      	ldrb	r3, [r7, #14]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d102      	bne.n	80064a2 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800649c:	2300      	movs	r3, #0
 800649e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80064a0:	e018      	b.n	80064d4 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80064a2:	7bbb      	ldrb	r3, [r7, #14]
 80064a4:	2b03      	cmp	r3, #3
 80064a6:	d115      	bne.n	80064d4 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80064a8:	2300      	movs	r3, #0
 80064aa:	73fb      	strb	r3, [r7, #15]
      break;
 80064ac:	e012      	b.n	80064d4 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 80064ae:	2300      	movs	r3, #0
 80064b0:	73fb      	strb	r3, [r7, #15]
      break;
 80064b2:	e00f      	b.n	80064d4 <USBH_HandleEnum+0x3bc>

    default:
      break;
 80064b4:	bf00      	nop
 80064b6:	e00e      	b.n	80064d6 <USBH_HandleEnum+0x3be>
      break;
 80064b8:	bf00      	nop
 80064ba:	e00c      	b.n	80064d6 <USBH_HandleEnum+0x3be>
      break;
 80064bc:	bf00      	nop
 80064be:	e00a      	b.n	80064d6 <USBH_HandleEnum+0x3be>
      break;
 80064c0:	bf00      	nop
 80064c2:	e008      	b.n	80064d6 <USBH_HandleEnum+0x3be>
      break;
 80064c4:	bf00      	nop
 80064c6:	e006      	b.n	80064d6 <USBH_HandleEnum+0x3be>
      break;
 80064c8:	bf00      	nop
 80064ca:	e004      	b.n	80064d6 <USBH_HandleEnum+0x3be>
      break;
 80064cc:	bf00      	nop
 80064ce:	e002      	b.n	80064d6 <USBH_HandleEnum+0x3be>
      break;
 80064d0:	bf00      	nop
 80064d2:	e000      	b.n	80064d6 <USBH_HandleEnum+0x3be>
      break;
 80064d4:	bf00      	nop
  }
  return Status;
 80064d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3710      	adds	r7, #16
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	683a      	ldr	r2, [r7, #0]
 80064ee:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 80064f2:	bf00      	nop
 80064f4:	370c      	adds	r7, #12
 80064f6:	46bd      	mov	sp, r7
 80064f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fc:	4770      	bx	lr

080064fe <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80064fe:	b580      	push	{r7, lr}
 8006500:	b082      	sub	sp, #8
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800650c:	1c5a      	adds	r2, r3, #1
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f000 f804 	bl	8006522 <USBH_HandleSof>
}
 800651a:	bf00      	nop
 800651c:	3708      	adds	r7, #8
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}

08006522 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006522:	b580      	push	{r7, lr}
 8006524:	b082      	sub	sp, #8
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	781b      	ldrb	r3, [r3, #0]
 800652e:	b2db      	uxtb	r3, r3
 8006530:	2b0b      	cmp	r3, #11
 8006532:	d10a      	bne.n	800654a <USBH_HandleSof+0x28>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800653a:	2b00      	cmp	r3, #0
 800653c:	d005      	beq.n	800654a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006544:	699b      	ldr	r3, [r3, #24]
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	4798      	blx	r3
  }
}
 800654a:	bf00      	nop
 800654c:	3708      	adds	r7, #8
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}

08006552 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8006552:	b480      	push	{r7}
 8006554:	b083      	sub	sp, #12
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2201      	movs	r2, #1
 800655e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8006562:	bf00      	nop
}
 8006564:	370c      	adds	r7, #12
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr

0800656e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800656e:	b480      	push	{r7}
 8006570:	b083      	sub	sp, #12
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800657e:	bf00      	nop
}
 8006580:	370c      	adds	r7, #12
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr

0800658a <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800658a:	b480      	push	{r7}
 800658c:	b083      	sub	sp, #12
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2201      	movs	r2, #1
 8006596:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2200      	movs	r2, #0
 800659e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80065aa:	2300      	movs	r3, #0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	370c      	adds	r7, #12
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2200      	movs	r2, #0
 80065cc:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 80065d8:	6878      	ldr	r0, [r7, #4]
 80065da:	f000 ff58 	bl	800748e <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	791b      	ldrb	r3, [r3, #4]
 80065e2:	4619      	mov	r1, r3
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	f000 fda5 	bl	8007134 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	795b      	ldrb	r3, [r3, #5]
 80065ee:	4619      	mov	r1, r3
 80065f0:	6878      	ldr	r0, [r7, #4]
 80065f2:	f000 fd9f 	bl	8007134 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 80065f6:	2300      	movs	r3, #0
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3708      	adds	r7, #8
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}

08006600 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b086      	sub	sp, #24
 8006604:	af02      	add	r7, sp, #8
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	460b      	mov	r3, r1
 800660a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8006612:	78fb      	ldrb	r3, [r7, #3]
 8006614:	b29b      	uxth	r3, r3
 8006616:	9300      	str	r3, [sp, #0]
 8006618:	4613      	mov	r3, r2
 800661a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800661e:	2100      	movs	r1, #0
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f000 f864 	bl	80066ee <USBH_GetDescriptor>
 8006626:	4603      	mov	r3, r0
 8006628:	73fb      	strb	r3, [r7, #15]
 800662a:	7bfb      	ldrb	r3, [r7, #15]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d10a      	bne.n	8006646 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f203 3026 	addw	r0, r3, #806	; 0x326
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800663c:	78fa      	ldrb	r2, [r7, #3]
 800663e:	b292      	uxth	r2, r2
 8006640:	4619      	mov	r1, r3
 8006642:	f000 f918 	bl	8006876 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8006646:	7bfb      	ldrb	r3, [r7, #15]
}
 8006648:	4618      	mov	r0, r3
 800664a:	3710      	adds	r7, #16
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8006650:	b580      	push	{r7, lr}
 8006652:	b086      	sub	sp, #24
 8006654:	af02      	add	r7, sp, #8
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	460b      	mov	r3, r1
 800665a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	331c      	adds	r3, #28
 8006660:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8006662:	887b      	ldrh	r3, [r7, #2]
 8006664:	9300      	str	r3, [sp, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f44f 7200 	mov.w	r2, #512	; 0x200
 800666c:	2100      	movs	r1, #0
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f000 f83d 	bl	80066ee <USBH_GetDescriptor>
 8006674:	4603      	mov	r3, r0
 8006676:	72fb      	strb	r3, [r7, #11]
 8006678:	7afb      	ldrb	r3, [r7, #11]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d107      	bne.n	800668e <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006684:	887a      	ldrh	r2, [r7, #2]
 8006686:	68f9      	ldr	r1, [r7, #12]
 8006688:	4618      	mov	r0, r3
 800668a:	f000 f964 	bl	8006956 <USBH_ParseCfgDesc>
  }

  return status;
 800668e:	7afb      	ldrb	r3, [r7, #11]
}
 8006690:	4618      	mov	r0, r3
 8006692:	3710      	adds	r7, #16
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b088      	sub	sp, #32
 800669c:	af02      	add	r7, sp, #8
 800669e:	60f8      	str	r0, [r7, #12]
 80066a0:	607a      	str	r2, [r7, #4]
 80066a2:	461a      	mov	r2, r3
 80066a4:	460b      	mov	r3, r1
 80066a6:	72fb      	strb	r3, [r7, #11]
 80066a8:	4613      	mov	r3, r2
 80066aa:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 80066ac:	7afb      	ldrb	r3, [r7, #11]
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80066b4:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 80066bc:	893b      	ldrh	r3, [r7, #8]
 80066be:	9300      	str	r3, [sp, #0]
 80066c0:	460b      	mov	r3, r1
 80066c2:	2100      	movs	r1, #0
 80066c4:	68f8      	ldr	r0, [r7, #12]
 80066c6:	f000 f812 	bl	80066ee <USBH_GetDescriptor>
 80066ca:	4603      	mov	r3, r0
 80066cc:	75fb      	strb	r3, [r7, #23]
 80066ce:	7dfb      	ldrb	r3, [r7, #23]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d107      	bne.n	80066e4 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80066da:	893a      	ldrh	r2, [r7, #8]
 80066dc:	6879      	ldr	r1, [r7, #4]
 80066de:	4618      	mov	r0, r3
 80066e0:	f000 fa37 	bl	8006b52 <USBH_ParseStringDesc>
  }

  return status;
 80066e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3718      	adds	r7, #24
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}

080066ee <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 80066ee:	b580      	push	{r7, lr}
 80066f0:	b084      	sub	sp, #16
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	60f8      	str	r0, [r7, #12]
 80066f6:	607b      	str	r3, [r7, #4]
 80066f8:	460b      	mov	r3, r1
 80066fa:	72fb      	strb	r3, [r7, #11]
 80066fc:	4613      	mov	r3, r2
 80066fe:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	789b      	ldrb	r3, [r3, #2]
 8006704:	2b01      	cmp	r3, #1
 8006706:	d11c      	bne.n	8006742 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006708:	7afb      	ldrb	r3, [r7, #11]
 800670a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800670e:	b2da      	uxtb	r2, r3
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2206      	movs	r2, #6
 8006718:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	893a      	ldrh	r2, [r7, #8]
 800671e:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006720:	893b      	ldrh	r3, [r7, #8]
 8006722:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006726:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800672a:	d104      	bne.n	8006736 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f240 4209 	movw	r2, #1033	; 0x409
 8006732:	829a      	strh	r2, [r3, #20]
 8006734:	e002      	b.n	800673c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2200      	movs	r2, #0
 800673a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	8b3a      	ldrh	r2, [r7, #24]
 8006740:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8006742:	8b3b      	ldrh	r3, [r7, #24]
 8006744:	461a      	mov	r2, r3
 8006746:	6879      	ldr	r1, [r7, #4]
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f000 fa50 	bl	8006bee <USBH_CtlReq>
 800674e:	4603      	mov	r3, r0
}
 8006750:	4618      	mov	r0, r3
 8006752:	3710      	adds	r7, #16
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b082      	sub	sp, #8
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	460b      	mov	r3, r1
 8006762:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	789b      	ldrb	r3, [r3, #2]
 8006768:	2b01      	cmp	r3, #1
 800676a:	d10f      	bne.n	800678c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2205      	movs	r2, #5
 8006776:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8006778:	78fb      	ldrb	r3, [r7, #3]
 800677a:	b29a      	uxth	r2, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2200      	movs	r2, #0
 8006784:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2200      	movs	r2, #0
 800678a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800678c:	2200      	movs	r2, #0
 800678e:	2100      	movs	r1, #0
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 fa2c 	bl	8006bee <USBH_CtlReq>
 8006796:	4603      	mov	r3, r0
}
 8006798:	4618      	mov	r0, r3
 800679a:	3708      	adds	r7, #8
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b082      	sub	sp, #8
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	460b      	mov	r3, r1
 80067aa:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	789b      	ldrb	r3, [r3, #2]
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d10e      	bne.n	80067d2 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2209      	movs	r2, #9
 80067be:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	887a      	ldrh	r2, [r7, #2]
 80067c4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2200      	movs	r2, #0
 80067d0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80067d2:	2200      	movs	r2, #0
 80067d4:	2100      	movs	r1, #0
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 fa09 	bl	8006bee <USBH_CtlReq>
 80067dc:	4603      	mov	r3, r0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3708      	adds	r7, #8
 80067e2:	46bd      	mov	sp, r7
 80067e4:	bd80      	pop	{r7, pc}

080067e6 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80067e6:	b580      	push	{r7, lr}
 80067e8:	b082      	sub	sp, #8
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	6078      	str	r0, [r7, #4]
 80067ee:	460b      	mov	r3, r1
 80067f0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	789b      	ldrb	r3, [r3, #2]
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d10f      	bne.n	800681a <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2203      	movs	r2, #3
 8006804:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006806:	78fb      	ldrb	r3, [r7, #3]
 8006808:	b29a      	uxth	r2, r3
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2200      	movs	r2, #0
 8006812:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2200      	movs	r2, #0
 8006818:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800681a:	2200      	movs	r2, #0
 800681c:	2100      	movs	r1, #0
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f000 f9e5 	bl	8006bee <USBH_CtlReq>
 8006824:	4603      	mov	r3, r0
}
 8006826:	4618      	mov	r0, r3
 8006828:	3708      	adds	r7, #8
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}

0800682e <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800682e:	b580      	push	{r7, lr}
 8006830:	b082      	sub	sp, #8
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
 8006836:	460b      	mov	r3, r1
 8006838:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	789b      	ldrb	r3, [r3, #2]
 800683e:	2b01      	cmp	r3, #1
 8006840:	d10f      	bne.n	8006862 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2202      	movs	r2, #2
 8006846:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2200      	movs	r2, #0
 8006852:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006854:	78fb      	ldrb	r3, [r7, #3]
 8006856:	b29a      	uxth	r2, r3
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8006862:	2200      	movs	r2, #0
 8006864:	2100      	movs	r1, #0
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 f9c1 	bl	8006bee <USBH_CtlReq>
 800686c:	4603      	mov	r3, r0
}
 800686e:	4618      	mov	r0, r3
 8006870:	3708      	adds	r7, #8
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}

08006876 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8006876:	b480      	push	{r7}
 8006878:	b085      	sub	sp, #20
 800687a:	af00      	add	r7, sp, #0
 800687c:	60f8      	str	r0, [r7, #12]
 800687e:	60b9      	str	r1, [r7, #8]
 8006880:	4613      	mov	r3, r2
 8006882:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	781a      	ldrb	r2, [r3, #0]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	785a      	ldrb	r2, [r3, #1]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	3302      	adds	r3, #2
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	b29a      	uxth	r2, r3
 800689c:	68bb      	ldr	r3, [r7, #8]
 800689e:	3303      	adds	r3, #3
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	021b      	lsls	r3, r3, #8
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	4313      	orrs	r3, r2
 80068aa:	b29a      	uxth	r2, r3
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	791a      	ldrb	r2, [r3, #4]
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	795a      	ldrb	r2, [r3, #5]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	799a      	ldrb	r2, [r3, #6]
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	79da      	ldrb	r2, [r3, #7]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 80068d0:	88fb      	ldrh	r3, [r7, #6]
 80068d2:	2b08      	cmp	r3, #8
 80068d4:	d939      	bls.n	800694a <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	3308      	adds	r3, #8
 80068da:	781b      	ldrb	r3, [r3, #0]
 80068dc:	b29a      	uxth	r2, r3
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	3309      	adds	r3, #9
 80068e2:	781b      	ldrb	r3, [r3, #0]
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	021b      	lsls	r3, r3, #8
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	4313      	orrs	r3, r2
 80068ec:	b29a      	uxth	r2, r3
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 80068f2:	68bb      	ldr	r3, [r7, #8]
 80068f4:	330a      	adds	r3, #10
 80068f6:	781b      	ldrb	r3, [r3, #0]
 80068f8:	b29a      	uxth	r2, r3
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	330b      	adds	r3, #11
 80068fe:	781b      	ldrb	r3, [r3, #0]
 8006900:	b29b      	uxth	r3, r3
 8006902:	021b      	lsls	r3, r3, #8
 8006904:	b29b      	uxth	r3, r3
 8006906:	4313      	orrs	r3, r2
 8006908:	b29a      	uxth	r2, r3
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	330c      	adds	r3, #12
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	b29a      	uxth	r2, r3
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	330d      	adds	r3, #13
 800691a:	781b      	ldrb	r3, [r3, #0]
 800691c:	b29b      	uxth	r3, r3
 800691e:	021b      	lsls	r3, r3, #8
 8006920:	b29b      	uxth	r3, r3
 8006922:	4313      	orrs	r3, r2
 8006924:	b29a      	uxth	r2, r3
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	7b9a      	ldrb	r2, [r3, #14]
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	7bda      	ldrb	r2, [r3, #15]
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	7c1a      	ldrb	r2, [r3, #16]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8006942:	68bb      	ldr	r3, [r7, #8]
 8006944:	7c5a      	ldrb	r2, [r3, #17]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	745a      	strb	r2, [r3, #17]
  }
}
 800694a:	bf00      	nop
 800694c:	3714      	adds	r7, #20
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr

08006956 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8006956:	b580      	push	{r7, lr}
 8006958:	b08a      	sub	sp, #40	; 0x28
 800695a:	af00      	add	r7, sp, #0
 800695c:	60f8      	str	r0, [r7, #12]
 800695e:	60b9      	str	r1, [r7, #8]
 8006960:	4613      	mov	r3, r2
 8006962:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006968:	2300      	movs	r3, #0
 800696a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800696e:	2300      	movs	r3, #0
 8006970:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	781a      	ldrb	r2, [r3, #0]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	785a      	ldrb	r2, [r3, #1]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	3302      	adds	r3, #2
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	b29a      	uxth	r2, r3
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	3303      	adds	r3, #3
 8006994:	781b      	ldrb	r3, [r3, #0]
 8006996:	b29b      	uxth	r3, r3
 8006998:	021b      	lsls	r3, r3, #8
 800699a:	b29b      	uxth	r3, r3
 800699c:	4313      	orrs	r3, r2
 800699e:	b29a      	uxth	r2, r3
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	791a      	ldrb	r2, [r3, #4]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	795a      	ldrb	r2, [r3, #5]
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	799a      	ldrb	r2, [r3, #6]
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	79da      	ldrb	r2, [r3, #7]
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 80069c4:	68bb      	ldr	r3, [r7, #8]
 80069c6:	7a1a      	ldrb	r2, [r3, #8]
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80069cc:	88fb      	ldrh	r3, [r7, #6]
 80069ce:	2b09      	cmp	r3, #9
 80069d0:	d95f      	bls.n	8006a92 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 80069d2:	2309      	movs	r3, #9
 80069d4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 80069d6:	2300      	movs	r3, #0
 80069d8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80069da:	e051      	b.n	8006a80 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80069dc:	f107 0316 	add.w	r3, r7, #22
 80069e0:	4619      	mov	r1, r3
 80069e2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80069e4:	f000 f8e8 	bl	8006bb8 <USBH_GetNextDesc>
 80069e8:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 80069ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ec:	785b      	ldrb	r3, [r3, #1]
 80069ee:	2b04      	cmp	r3, #4
 80069f0:	d146      	bne.n	8006a80 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 80069f2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80069f6:	221a      	movs	r2, #26
 80069f8:	fb02 f303 	mul.w	r3, r2, r3
 80069fc:	3308      	adds	r3, #8
 80069fe:	68fa      	ldr	r2, [r7, #12]
 8006a00:	4413      	add	r3, r2
 8006a02:	3302      	adds	r3, #2
 8006a04:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8006a06:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006a08:	69f8      	ldr	r0, [r7, #28]
 8006a0a:	f000 f846 	bl	8006a9a <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8006a14:	2300      	movs	r3, #0
 8006a16:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006a18:	e022      	b.n	8006a60 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006a1a:	f107 0316 	add.w	r3, r7, #22
 8006a1e:	4619      	mov	r1, r3
 8006a20:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006a22:	f000 f8c9 	bl	8006bb8 <USBH_GetNextDesc>
 8006a26:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8006a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a2a:	785b      	ldrb	r3, [r3, #1]
 8006a2c:	2b05      	cmp	r3, #5
 8006a2e:	d117      	bne.n	8006a60 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006a30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a34:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006a38:	3201      	adds	r2, #1
 8006a3a:	00d2      	lsls	r2, r2, #3
 8006a3c:	211a      	movs	r1, #26
 8006a3e:	fb01 f303 	mul.w	r3, r1, r3
 8006a42:	4413      	add	r3, r2
 8006a44:	3308      	adds	r3, #8
 8006a46:	68fa      	ldr	r2, [r7, #12]
 8006a48:	4413      	add	r3, r2
 8006a4a:	3304      	adds	r3, #4
 8006a4c:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8006a4e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006a50:	69b8      	ldr	r0, [r7, #24]
 8006a52:	f000 f851 	bl	8006af8 <USBH_ParseEPDesc>
            ep_ix++;
 8006a56:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	791b      	ldrb	r3, [r3, #4]
 8006a64:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d204      	bcs.n	8006a76 <USBH_ParseCfgDesc+0x120>
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	885a      	ldrh	r2, [r3, #2]
 8006a70:	8afb      	ldrh	r3, [r7, #22]
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d8d1      	bhi.n	8006a1a <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8006a76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a7a:	3301      	adds	r3, #1
 8006a7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006a80:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006a84:	2b01      	cmp	r3, #1
 8006a86:	d804      	bhi.n	8006a92 <USBH_ParseCfgDesc+0x13c>
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	885a      	ldrh	r2, [r3, #2]
 8006a8c:	8afb      	ldrh	r3, [r7, #22]
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d8a4      	bhi.n	80069dc <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8006a92:	bf00      	nop
 8006a94:	3728      	adds	r7, #40	; 0x28
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}

08006a9a <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8006a9a:	b480      	push	{r7}
 8006a9c:	b083      	sub	sp, #12
 8006a9e:	af00      	add	r7, sp, #0
 8006aa0:	6078      	str	r0, [r7, #4]
 8006aa2:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	781a      	ldrb	r2, [r3, #0]
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	785a      	ldrb	r2, [r3, #1]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	789a      	ldrb	r2, [r3, #2]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	78da      	ldrb	r2, [r3, #3]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	791a      	ldrb	r2, [r3, #4]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	795a      	ldrb	r2, [r3, #5]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	799a      	ldrb	r2, [r3, #6]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	79da      	ldrb	r2, [r3, #7]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	7a1a      	ldrb	r2, [r3, #8]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	721a      	strb	r2, [r3, #8]
}
 8006aec:	bf00      	nop
 8006aee:	370c      	adds	r7, #12
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr

08006af8 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
 8006b00:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	781a      	ldrb	r2, [r3, #0]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	785a      	ldrb	r2, [r3, #1]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8006b12:	683b      	ldr	r3, [r7, #0]
 8006b14:	789a      	ldrb	r2, [r3, #2]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	78da      	ldrb	r2, [r3, #3]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	3304      	adds	r3, #4
 8006b26:	781b      	ldrb	r3, [r3, #0]
 8006b28:	b29a      	uxth	r2, r3
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	3305      	adds	r3, #5
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	021b      	lsls	r3, r3, #8
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	4313      	orrs	r3, r2
 8006b38:	b29a      	uxth	r2, r3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	799a      	ldrb	r2, [r3, #6]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	719a      	strb	r2, [r3, #6]
}
 8006b46:	bf00      	nop
 8006b48:	370c      	adds	r7, #12
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr

08006b52 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8006b52:	b480      	push	{r7}
 8006b54:	b087      	sub	sp, #28
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	60f8      	str	r0, [r7, #12]
 8006b5a:	60b9      	str	r1, [r7, #8]
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	3301      	adds	r3, #1
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	2b03      	cmp	r3, #3
 8006b68:	d120      	bne.n	8006bac <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	1e9a      	subs	r2, r3, #2
 8006b70:	88fb      	ldrh	r3, [r7, #6]
 8006b72:	4293      	cmp	r3, r2
 8006b74:	bf28      	it	cs
 8006b76:	4613      	movcs	r3, r2
 8006b78:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	3302      	adds	r3, #2
 8006b7e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006b80:	2300      	movs	r3, #0
 8006b82:	82fb      	strh	r3, [r7, #22]
 8006b84:	e00b      	b.n	8006b9e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006b86:	8afb      	ldrh	r3, [r7, #22]
 8006b88:	68fa      	ldr	r2, [r7, #12]
 8006b8a:	4413      	add	r3, r2
 8006b8c:	781a      	ldrb	r2, [r3, #0]
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	3301      	adds	r3, #1
 8006b96:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006b98:	8afb      	ldrh	r3, [r7, #22]
 8006b9a:	3302      	adds	r3, #2
 8006b9c:	82fb      	strh	r3, [r7, #22]
 8006b9e:	8afa      	ldrh	r2, [r7, #22]
 8006ba0:	8abb      	ldrh	r3, [r7, #20]
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	d3ef      	bcc.n	8006b86 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	701a      	strb	r2, [r3, #0]
  }
}
 8006bac:	bf00      	nop
 8006bae:	371c      	adds	r7, #28
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr

08006bb8 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b085      	sub	sp, #20
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	881a      	ldrh	r2, [r3, #0]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	4413      	add	r3, r2
 8006bce:	b29a      	uxth	r2, r3
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	781b      	ldrb	r3, [r3, #0]
 8006bd8:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4413      	add	r3, r2
 8006bde:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006be0:	68fb      	ldr	r3, [r7, #12]
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3714      	adds	r7, #20
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr

08006bee <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006bee:	b580      	push	{r7, lr}
 8006bf0:	b086      	sub	sp, #24
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	60f8      	str	r0, [r7, #12]
 8006bf6:	60b9      	str	r1, [r7, #8]
 8006bf8:	4613      	mov	r3, r2
 8006bfa:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	789b      	ldrb	r3, [r3, #2]
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d002      	beq.n	8006c0e <USBH_CtlReq+0x20>
 8006c08:	2b02      	cmp	r3, #2
 8006c0a:	d00f      	beq.n	8006c2c <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8006c0c:	e027      	b.n	8006c5e <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	68ba      	ldr	r2, [r7, #8]
 8006c12:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	88fa      	ldrh	r2, [r7, #6]
 8006c18:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2202      	movs	r2, #2
 8006c24:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006c26:	2301      	movs	r3, #1
 8006c28:	75fb      	strb	r3, [r7, #23]
      break;
 8006c2a:	e018      	b.n	8006c5e <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f000 f81b 	bl	8006c68 <USBH_HandleControl>
 8006c32:	4603      	mov	r3, r0
 8006c34:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006c36:	7dfb      	ldrb	r3, [r7, #23]
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d002      	beq.n	8006c42 <USBH_CtlReq+0x54>
 8006c3c:	7dfb      	ldrb	r3, [r7, #23]
 8006c3e:	2b03      	cmp	r3, #3
 8006c40:	d106      	bne.n	8006c50 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2201      	movs	r2, #1
 8006c46:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	761a      	strb	r2, [r3, #24]
      break;
 8006c4e:	e005      	b.n	8006c5c <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006c50:	7dfb      	ldrb	r3, [r7, #23]
 8006c52:	2b02      	cmp	r3, #2
 8006c54:	d102      	bne.n	8006c5c <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	709a      	strb	r2, [r3, #2]
      break;
 8006c5c:	bf00      	nop
  }
  return status;
 8006c5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3718      	adds	r7, #24
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b086      	sub	sp, #24
 8006c6c:	af02      	add	r7, sp, #8
 8006c6e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006c70:	2301      	movs	r3, #1
 8006c72:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006c74:	2300      	movs	r3, #0
 8006c76:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	7e1b      	ldrb	r3, [r3, #24]
 8006c7c:	3b01      	subs	r3, #1
 8006c7e:	2b0a      	cmp	r3, #10
 8006c80:	f200 8158 	bhi.w	8006f34 <USBH_HandleControl+0x2cc>
 8006c84:	a201      	add	r2, pc, #4	; (adr r2, 8006c8c <USBH_HandleControl+0x24>)
 8006c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c8a:	bf00      	nop
 8006c8c:	08006cb9 	.word	0x08006cb9
 8006c90:	08006cd3 	.word	0x08006cd3
 8006c94:	08006d3d 	.word	0x08006d3d
 8006c98:	08006d63 	.word	0x08006d63
 8006c9c:	08006d9b 	.word	0x08006d9b
 8006ca0:	08006dc7 	.word	0x08006dc7
 8006ca4:	08006e19 	.word	0x08006e19
 8006ca8:	08006e3b 	.word	0x08006e3b
 8006cac:	08006e77 	.word	0x08006e77
 8006cb0:	08006e9f 	.word	0x08006e9f
 8006cb4:	08006edd 	.word	0x08006edd
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f103 0110 	add.w	r1, r3, #16
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	795b      	ldrb	r3, [r3, #5]
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 f945 	bl	8006f54 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2202      	movs	r2, #2
 8006cce:	761a      	strb	r2, [r3, #24]
      break;
 8006cd0:	e13b      	b.n	8006f4a <USBH_HandleControl+0x2e2>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	795b      	ldrb	r3, [r3, #5]
 8006cd6:	4619      	mov	r1, r3
 8006cd8:	6878      	ldr	r0, [r7, #4]
 8006cda:	f000 fcc5 	bl	8007668 <USBH_LL_GetURBState>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8006ce2:	7bbb      	ldrb	r3, [r7, #14]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d11e      	bne.n	8006d26 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	7c1b      	ldrb	r3, [r3, #16]
 8006cec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006cf0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	8adb      	ldrh	r3, [r3, #22]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00a      	beq.n	8006d10 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8006cfa:	7b7b      	ldrb	r3, [r7, #13]
 8006cfc:	2b80      	cmp	r3, #128	; 0x80
 8006cfe:	d103      	bne.n	8006d08 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2203      	movs	r2, #3
 8006d04:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006d06:	e117      	b.n	8006f38 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_DATA_OUT;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2205      	movs	r2, #5
 8006d0c:	761a      	strb	r2, [r3, #24]
      break;
 8006d0e:	e113      	b.n	8006f38 <USBH_HandleControl+0x2d0>
          if (direction == USB_D2H)
 8006d10:	7b7b      	ldrb	r3, [r7, #13]
 8006d12:	2b80      	cmp	r3, #128	; 0x80
 8006d14:	d103      	bne.n	8006d1e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2209      	movs	r2, #9
 8006d1a:	761a      	strb	r2, [r3, #24]
      break;
 8006d1c:	e10c      	b.n	8006f38 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_STATUS_IN;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2207      	movs	r2, #7
 8006d22:	761a      	strb	r2, [r3, #24]
      break;
 8006d24:	e108      	b.n	8006f38 <USBH_HandleControl+0x2d0>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006d26:	7bbb      	ldrb	r3, [r7, #14]
 8006d28:	2b04      	cmp	r3, #4
 8006d2a:	d003      	beq.n	8006d34 <USBH_HandleControl+0xcc>
 8006d2c:	7bbb      	ldrb	r3, [r7, #14]
 8006d2e:	2b02      	cmp	r3, #2
 8006d30:	f040 8102 	bne.w	8006f38 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	220b      	movs	r2, #11
 8006d38:	761a      	strb	r2, [r3, #24]
      break;
 8006d3a:	e0fd      	b.n	8006f38 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006d42:	b29a      	uxth	r2, r3
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6899      	ldr	r1, [r3, #8]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	899a      	ldrh	r2, [r3, #12]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	791b      	ldrb	r3, [r3, #4]
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 f93c 	bl	8006fd2 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2204      	movs	r2, #4
 8006d5e:	761a      	strb	r2, [r3, #24]
      break;
 8006d60:	e0f3      	b.n	8006f4a <USBH_HandleControl+0x2e2>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	791b      	ldrb	r3, [r3, #4]
 8006d66:	4619      	mov	r1, r3
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f000 fc7d 	bl	8007668 <USBH_LL_GetURBState>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006d72:	7bbb      	ldrb	r3, [r7, #14]
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d102      	bne.n	8006d7e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2209      	movs	r2, #9
 8006d7c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8006d7e:	7bbb      	ldrb	r3, [r7, #14]
 8006d80:	2b05      	cmp	r3, #5
 8006d82:	d102      	bne.n	8006d8a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8006d84:	2303      	movs	r3, #3
 8006d86:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006d88:	e0d8      	b.n	8006f3c <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8006d8a:	7bbb      	ldrb	r3, [r7, #14]
 8006d8c:	2b04      	cmp	r3, #4
 8006d8e:	f040 80d5 	bne.w	8006f3c <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	220b      	movs	r2, #11
 8006d96:	761a      	strb	r2, [r3, #24]
      break;
 8006d98:	e0d0      	b.n	8006f3c <USBH_HandleControl+0x2d4>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6899      	ldr	r1, [r3, #8]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	899a      	ldrh	r2, [r3, #12]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	7958      	ldrb	r0, [r3, #5]
 8006da6:	2301      	movs	r3, #1
 8006da8:	9300      	str	r3, [sp, #0]
 8006daa:	4603      	mov	r3, r0
 8006dac:	6878      	ldr	r0, [r7, #4]
 8006dae:	f000 f8eb 	bl	8006f88 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006db8:	b29a      	uxth	r2, r3
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2206      	movs	r2, #6
 8006dc2:	761a      	strb	r2, [r3, #24]
      break;
 8006dc4:	e0c1      	b.n	8006f4a <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	795b      	ldrb	r3, [r3, #5]
 8006dca:	4619      	mov	r1, r3
 8006dcc:	6878      	ldr	r0, [r7, #4]
 8006dce:	f000 fc4b 	bl	8007668 <USBH_LL_GetURBState>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006dd6:	7bbb      	ldrb	r3, [r7, #14]
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d103      	bne.n	8006de4 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2207      	movs	r2, #7
 8006de0:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006de2:	e0ad      	b.n	8006f40 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_STALL)
 8006de4:	7bbb      	ldrb	r3, [r7, #14]
 8006de6:	2b05      	cmp	r3, #5
 8006de8:	d105      	bne.n	8006df6 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	220c      	movs	r2, #12
 8006dee:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8006df0:	2303      	movs	r3, #3
 8006df2:	73fb      	strb	r3, [r7, #15]
      break;
 8006df4:	e0a4      	b.n	8006f40 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006df6:	7bbb      	ldrb	r3, [r7, #14]
 8006df8:	2b02      	cmp	r3, #2
 8006dfa:	d103      	bne.n	8006e04 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2205      	movs	r2, #5
 8006e00:	761a      	strb	r2, [r3, #24]
      break;
 8006e02:	e09d      	b.n	8006f40 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_ERROR)
 8006e04:	7bbb      	ldrb	r3, [r7, #14]
 8006e06:	2b04      	cmp	r3, #4
 8006e08:	f040 809a 	bne.w	8006f40 <USBH_HandleControl+0x2d8>
          phost->Control.state = CTRL_ERROR;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	220b      	movs	r2, #11
 8006e10:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8006e12:	2302      	movs	r3, #2
 8006e14:	73fb      	strb	r3, [r7, #15]
      break;
 8006e16:	e093      	b.n	8006f40 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	791b      	ldrb	r3, [r3, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	2100      	movs	r1, #0
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 f8d6 	bl	8006fd2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006e2c:	b29a      	uxth	r2, r3
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2208      	movs	r2, #8
 8006e36:	761a      	strb	r2, [r3, #24]

      break;
 8006e38:	e087      	b.n	8006f4a <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	791b      	ldrb	r3, [r3, #4]
 8006e3e:	4619      	mov	r1, r3
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f000 fc11 	bl	8007668 <USBH_LL_GetURBState>
 8006e46:	4603      	mov	r3, r0
 8006e48:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006e4a:	7bbb      	ldrb	r3, [r7, #14]
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d105      	bne.n	8006e5c <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	220d      	movs	r2, #13
 8006e54:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8006e56:	2300      	movs	r3, #0
 8006e58:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006e5a:	e073      	b.n	8006f44 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_ERROR)
 8006e5c:	7bbb      	ldrb	r3, [r7, #14]
 8006e5e:	2b04      	cmp	r3, #4
 8006e60:	d103      	bne.n	8006e6a <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	220b      	movs	r2, #11
 8006e66:	761a      	strb	r2, [r3, #24]
      break;
 8006e68:	e06c      	b.n	8006f44 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_STALL)
 8006e6a:	7bbb      	ldrb	r3, [r7, #14]
 8006e6c:	2b05      	cmp	r3, #5
 8006e6e:	d169      	bne.n	8006f44 <USBH_HandleControl+0x2dc>
          status = USBH_NOT_SUPPORTED;
 8006e70:	2303      	movs	r3, #3
 8006e72:	73fb      	strb	r3, [r7, #15]
      break;
 8006e74:	e066      	b.n	8006f44 <USBH_HandleControl+0x2dc>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	795a      	ldrb	r2, [r3, #5]
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	9300      	str	r3, [sp, #0]
 8006e7e:	4613      	mov	r3, r2
 8006e80:	2200      	movs	r2, #0
 8006e82:	2100      	movs	r1, #0
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f000 f87f 	bl	8006f88 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006e90:	b29a      	uxth	r2, r3
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	220a      	movs	r2, #10
 8006e9a:	761a      	strb	r2, [r3, #24]
      break;
 8006e9c:	e055      	b.n	8006f4a <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	795b      	ldrb	r3, [r3, #5]
 8006ea2:	4619      	mov	r1, r3
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f000 fbdf 	bl	8007668 <USBH_LL_GetURBState>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8006eae:	7bbb      	ldrb	r3, [r7, #14]
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d105      	bne.n	8006ec0 <USBH_HandleControl+0x258>
      {
        status = USBH_OK;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	220d      	movs	r2, #13
 8006ebc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006ebe:	e043      	b.n	8006f48 <USBH_HandleControl+0x2e0>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006ec0:	7bbb      	ldrb	r3, [r7, #14]
 8006ec2:	2b02      	cmp	r3, #2
 8006ec4:	d103      	bne.n	8006ece <USBH_HandleControl+0x266>
        phost->Control.state = CTRL_STATUS_OUT;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2209      	movs	r2, #9
 8006eca:	761a      	strb	r2, [r3, #24]
      break;
 8006ecc:	e03c      	b.n	8006f48 <USBH_HandleControl+0x2e0>
        if (URB_Status == USBH_URB_ERROR)
 8006ece:	7bbb      	ldrb	r3, [r7, #14]
 8006ed0:	2b04      	cmp	r3, #4
 8006ed2:	d139      	bne.n	8006f48 <USBH_HandleControl+0x2e0>
          phost->Control.state = CTRL_ERROR;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	220b      	movs	r2, #11
 8006ed8:	761a      	strb	r2, [r3, #24]
      break;
 8006eda:	e035      	b.n	8006f48 <USBH_HandleControl+0x2e0>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	7e5b      	ldrb	r3, [r3, #25]
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	b2da      	uxtb	r2, r3
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	765a      	strb	r2, [r3, #25]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	7e5b      	ldrb	r3, [r3, #25]
 8006eec:	2b02      	cmp	r3, #2
 8006eee:	d806      	bhi.n	8006efe <USBH_HandleControl+0x296>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2201      	movs	r2, #1
 8006efa:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8006efc:	e025      	b.n	8006f4a <USBH_HandleControl+0x2e2>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006f04:	2106      	movs	r1, #6
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	795b      	ldrb	r3, [r3, #5]
 8006f14:	4619      	mov	r1, r3
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f000 f90c 	bl	8007134 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	791b      	ldrb	r3, [r3, #4]
 8006f20:	4619      	mov	r1, r3
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f000 f906 	bl	8007134 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8006f2e:	2302      	movs	r3, #2
 8006f30:	73fb      	strb	r3, [r7, #15]
      break;
 8006f32:	e00a      	b.n	8006f4a <USBH_HandleControl+0x2e2>

    default:
      break;
 8006f34:	bf00      	nop
 8006f36:	e008      	b.n	8006f4a <USBH_HandleControl+0x2e2>
      break;
 8006f38:	bf00      	nop
 8006f3a:	e006      	b.n	8006f4a <USBH_HandleControl+0x2e2>
      break;
 8006f3c:	bf00      	nop
 8006f3e:	e004      	b.n	8006f4a <USBH_HandleControl+0x2e2>
      break;
 8006f40:	bf00      	nop
 8006f42:	e002      	b.n	8006f4a <USBH_HandleControl+0x2e2>
      break;
 8006f44:	bf00      	nop
 8006f46:	e000      	b.n	8006f4a <USBH_HandleControl+0x2e2>
      break;
 8006f48:	bf00      	nop
  }

  return status;
 8006f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	3710      	adds	r7, #16
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}

08006f54 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b088      	sub	sp, #32
 8006f58:	af04      	add	r7, sp, #16
 8006f5a:	60f8      	str	r0, [r7, #12]
 8006f5c:	60b9      	str	r1, [r7, #8]
 8006f5e:	4613      	mov	r3, r2
 8006f60:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8006f62:	79f9      	ldrb	r1, [r7, #7]
 8006f64:	2300      	movs	r3, #0
 8006f66:	9303      	str	r3, [sp, #12]
 8006f68:	2308      	movs	r3, #8
 8006f6a:	9302      	str	r3, [sp, #8]
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	9301      	str	r3, [sp, #4]
 8006f70:	2300      	movs	r3, #0
 8006f72:	9300      	str	r3, [sp, #0]
 8006f74:	2300      	movs	r3, #0
 8006f76:	2200      	movs	r2, #0
 8006f78:	68f8      	ldr	r0, [r7, #12]
 8006f7a:	f000 fb44 	bl	8007606 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8006f7e:	2300      	movs	r3, #0
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3710      	adds	r7, #16
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}

08006f88 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b088      	sub	sp, #32
 8006f8c:	af04      	add	r7, sp, #16
 8006f8e:	60f8      	str	r0, [r7, #12]
 8006f90:	60b9      	str	r1, [r7, #8]
 8006f92:	4611      	mov	r1, r2
 8006f94:	461a      	mov	r2, r3
 8006f96:	460b      	mov	r3, r1
 8006f98:	80fb      	strh	r3, [r7, #6]
 8006f9a:	4613      	mov	r3, r2
 8006f9c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d001      	beq.n	8006fac <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8006fac:	7979      	ldrb	r1, [r7, #5]
 8006fae:	7e3b      	ldrb	r3, [r7, #24]
 8006fb0:	9303      	str	r3, [sp, #12]
 8006fb2:	88fb      	ldrh	r3, [r7, #6]
 8006fb4:	9302      	str	r3, [sp, #8]
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	9301      	str	r3, [sp, #4]
 8006fba:	2301      	movs	r3, #1
 8006fbc:	9300      	str	r3, [sp, #0]
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	68f8      	ldr	r0, [r7, #12]
 8006fc4:	f000 fb1f 	bl	8007606 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}

08006fd2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8006fd2:	b580      	push	{r7, lr}
 8006fd4:	b088      	sub	sp, #32
 8006fd6:	af04      	add	r7, sp, #16
 8006fd8:	60f8      	str	r0, [r7, #12]
 8006fda:	60b9      	str	r1, [r7, #8]
 8006fdc:	4611      	mov	r1, r2
 8006fde:	461a      	mov	r2, r3
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	80fb      	strh	r3, [r7, #6]
 8006fe4:	4613      	mov	r3, r2
 8006fe6:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8006fe8:	7979      	ldrb	r1, [r7, #5]
 8006fea:	2300      	movs	r3, #0
 8006fec:	9303      	str	r3, [sp, #12]
 8006fee:	88fb      	ldrh	r3, [r7, #6]
 8006ff0:	9302      	str	r3, [sp, #8]
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	9301      	str	r3, [sp, #4]
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	9300      	str	r3, [sp, #0]
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	68f8      	ldr	r0, [r7, #12]
 8007000:	f000 fb01 	bl	8007606 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8007004:	2300      	movs	r3, #0

}
 8007006:	4618      	mov	r0, r3
 8007008:	3710      	adds	r7, #16
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}

0800700e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800700e:	b580      	push	{r7, lr}
 8007010:	b088      	sub	sp, #32
 8007012:	af04      	add	r7, sp, #16
 8007014:	60f8      	str	r0, [r7, #12]
 8007016:	60b9      	str	r1, [r7, #8]
 8007018:	4611      	mov	r1, r2
 800701a:	461a      	mov	r2, r3
 800701c:	460b      	mov	r3, r1
 800701e:	80fb      	strh	r3, [r7, #6]
 8007020:	4613      	mov	r3, r2
 8007022:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800702a:	2b00      	cmp	r3, #0
 800702c:	d001      	beq.n	8007032 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800702e:	2300      	movs	r3, #0
 8007030:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007032:	7979      	ldrb	r1, [r7, #5]
 8007034:	7e3b      	ldrb	r3, [r7, #24]
 8007036:	9303      	str	r3, [sp, #12]
 8007038:	88fb      	ldrh	r3, [r7, #6]
 800703a:	9302      	str	r3, [sp, #8]
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	9301      	str	r3, [sp, #4]
 8007040:	2301      	movs	r3, #1
 8007042:	9300      	str	r3, [sp, #0]
 8007044:	2302      	movs	r3, #2
 8007046:	2200      	movs	r2, #0
 8007048:	68f8      	ldr	r0, [r7, #12]
 800704a:	f000 fadc 	bl	8007606 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800704e:	2300      	movs	r3, #0
}
 8007050:	4618      	mov	r0, r3
 8007052:	3710      	adds	r7, #16
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}

08007058 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b088      	sub	sp, #32
 800705c:	af04      	add	r7, sp, #16
 800705e:	60f8      	str	r0, [r7, #12]
 8007060:	60b9      	str	r1, [r7, #8]
 8007062:	4611      	mov	r1, r2
 8007064:	461a      	mov	r2, r3
 8007066:	460b      	mov	r3, r1
 8007068:	80fb      	strh	r3, [r7, #6]
 800706a:	4613      	mov	r3, r2
 800706c:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800706e:	7979      	ldrb	r1, [r7, #5]
 8007070:	2300      	movs	r3, #0
 8007072:	9303      	str	r3, [sp, #12]
 8007074:	88fb      	ldrh	r3, [r7, #6]
 8007076:	9302      	str	r3, [sp, #8]
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	9301      	str	r3, [sp, #4]
 800707c:	2301      	movs	r3, #1
 800707e:	9300      	str	r3, [sp, #0]
 8007080:	2302      	movs	r3, #2
 8007082:	2201      	movs	r2, #1
 8007084:	68f8      	ldr	r0, [r7, #12]
 8007086:	f000 fabe 	bl	8007606 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800708a:	2300      	movs	r3, #0
}
 800708c:	4618      	mov	r0, r3
 800708e:	3710      	adds	r7, #16
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b086      	sub	sp, #24
 8007098:	af04      	add	r7, sp, #16
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	4608      	mov	r0, r1
 800709e:	4611      	mov	r1, r2
 80070a0:	461a      	mov	r2, r3
 80070a2:	4603      	mov	r3, r0
 80070a4:	70fb      	strb	r3, [r7, #3]
 80070a6:	460b      	mov	r3, r1
 80070a8:	70bb      	strb	r3, [r7, #2]
 80070aa:	4613      	mov	r3, r2
 80070ac:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80070ae:	7878      	ldrb	r0, [r7, #1]
 80070b0:	78ba      	ldrb	r2, [r7, #2]
 80070b2:	78f9      	ldrb	r1, [r7, #3]
 80070b4:	8b3b      	ldrh	r3, [r7, #24]
 80070b6:	9302      	str	r3, [sp, #8]
 80070b8:	7d3b      	ldrb	r3, [r7, #20]
 80070ba:	9301      	str	r3, [sp, #4]
 80070bc:	7c3b      	ldrb	r3, [r7, #16]
 80070be:	9300      	str	r3, [sp, #0]
 80070c0:	4603      	mov	r3, r0
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f000 fa51 	bl	800756a <USBH_LL_OpenPipe>

  return USBH_OK;
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3708      	adds	r7, #8
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}

080070d2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80070d2:	b580      	push	{r7, lr}
 80070d4:	b082      	sub	sp, #8
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	6078      	str	r0, [r7, #4]
 80070da:	460b      	mov	r3, r1
 80070dc:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 80070de:	78fb      	ldrb	r3, [r7, #3]
 80070e0:	4619      	mov	r1, r3
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 fa70 	bl	80075c8 <USBH_LL_ClosePipe>

  return USBH_OK;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3708      	adds	r7, #8
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}

080070f2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80070f2:	b580      	push	{r7, lr}
 80070f4:	b084      	sub	sp, #16
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	6078      	str	r0, [r7, #4]
 80070fa:	460b      	mov	r3, r1
 80070fc:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 f836 	bl	8007170 <USBH_GetFreePipe>
 8007104:	4603      	mov	r3, r0
 8007106:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007108:	89fb      	ldrh	r3, [r7, #14]
 800710a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800710e:	4293      	cmp	r3, r2
 8007110:	d00a      	beq.n	8007128 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8007112:	78fa      	ldrb	r2, [r7, #3]
 8007114:	89fb      	ldrh	r3, [r7, #14]
 8007116:	f003 030f 	and.w	r3, r3, #15
 800711a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800711e:	6879      	ldr	r1, [r7, #4]
 8007120:	33e0      	adds	r3, #224	; 0xe0
 8007122:	009b      	lsls	r3, r3, #2
 8007124:	440b      	add	r3, r1
 8007126:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007128:	89fb      	ldrh	r3, [r7, #14]
 800712a:	b2db      	uxtb	r3, r3
}
 800712c:	4618      	mov	r0, r3
 800712e:	3710      	adds	r7, #16
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}

08007134 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007134:	b480      	push	{r7}
 8007136:	b083      	sub	sp, #12
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	460b      	mov	r3, r1
 800713e:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 8007140:	78fb      	ldrb	r3, [r7, #3]
 8007142:	2b0a      	cmp	r3, #10
 8007144:	d80d      	bhi.n	8007162 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007146:	78fb      	ldrb	r3, [r7, #3]
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	33e0      	adds	r3, #224	; 0xe0
 800714c:	009b      	lsls	r3, r3, #2
 800714e:	4413      	add	r3, r2
 8007150:	685a      	ldr	r2, [r3, #4]
 8007152:	78fb      	ldrb	r3, [r7, #3]
 8007154:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007158:	6879      	ldr	r1, [r7, #4]
 800715a:	33e0      	adds	r3, #224	; 0xe0
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	440b      	add	r3, r1
 8007160:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8007162:	2300      	movs	r3, #0
}
 8007164:	4618      	mov	r0, r3
 8007166:	370c      	adds	r7, #12
 8007168:	46bd      	mov	sp, r7
 800716a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716e:	4770      	bx	lr

08007170 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8007170:	b480      	push	{r7}
 8007172:	b085      	sub	sp, #20
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007178:	2300      	movs	r3, #0
 800717a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800717c:	2300      	movs	r3, #0
 800717e:	73fb      	strb	r3, [r7, #15]
 8007180:	e00f      	b.n	80071a2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8007182:	7bfb      	ldrb	r3, [r7, #15]
 8007184:	687a      	ldr	r2, [r7, #4]
 8007186:	33e0      	adds	r3, #224	; 0xe0
 8007188:	009b      	lsls	r3, r3, #2
 800718a:	4413      	add	r3, r2
 800718c:	685b      	ldr	r3, [r3, #4]
 800718e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007192:	2b00      	cmp	r3, #0
 8007194:	d102      	bne.n	800719c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8007196:	7bfb      	ldrb	r3, [r7, #15]
 8007198:	b29b      	uxth	r3, r3
 800719a:	e007      	b.n	80071ac <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800719c:	7bfb      	ldrb	r3, [r7, #15]
 800719e:	3301      	adds	r3, #1
 80071a0:	73fb      	strb	r3, [r7, #15]
 80071a2:	7bfb      	ldrb	r3, [r7, #15]
 80071a4:	2b0a      	cmp	r3, #10
 80071a6:	d9ec      	bls.n	8007182 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80071a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3714      	adds	r7, #20
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr

080071b8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80071bc:	2201      	movs	r2, #1
 80071be:	490e      	ldr	r1, [pc, #56]	; (80071f8 <MX_USB_HOST_Init+0x40>)
 80071c0:	480e      	ldr	r0, [pc, #56]	; (80071fc <MX_USB_HOST_Init+0x44>)
 80071c2:	f7fe fc9f 	bl	8005b04 <USBH_Init>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d001      	beq.n	80071d0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80071cc:	f7f9 fbb2 	bl	8000934 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80071d0:	490b      	ldr	r1, [pc, #44]	; (8007200 <MX_USB_HOST_Init+0x48>)
 80071d2:	480a      	ldr	r0, [pc, #40]	; (80071fc <MX_USB_HOST_Init+0x44>)
 80071d4:	f7fe fd24 	bl	8005c20 <USBH_RegisterClass>
 80071d8:	4603      	mov	r3, r0
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d001      	beq.n	80071e2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80071de:	f7f9 fba9 	bl	8000934 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80071e2:	4806      	ldr	r0, [pc, #24]	; (80071fc <MX_USB_HOST_Init+0x44>)
 80071e4:	f7fe fda8 	bl	8005d38 <USBH_Start>
 80071e8:	4603      	mov	r3, r0
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d001      	beq.n	80071f2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80071ee:	f7f9 fba1 	bl	8000934 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80071f2:	bf00      	nop
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	08007219 	.word	0x08007219
 80071fc:	200001b8 	.word	0x200001b8
 8007200:	2000000c 	.word	0x2000000c

08007204 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007208:	4802      	ldr	r0, [pc, #8]	; (8007214 <MX_USB_HOST_Process+0x10>)
 800720a:	f7fe fda5 	bl	8005d58 <USBH_Process>
}
 800720e:	bf00      	nop
 8007210:	bd80      	pop	{r7, pc}
 8007212:	bf00      	nop
 8007214:	200001b8 	.word	0x200001b8

08007218 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007218:	b480      	push	{r7}
 800721a:	b083      	sub	sp, #12
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	460b      	mov	r3, r1
 8007222:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007224:	78fb      	ldrb	r3, [r7, #3]
 8007226:	3b01      	subs	r3, #1
 8007228:	2b04      	cmp	r3, #4
 800722a:	d819      	bhi.n	8007260 <USBH_UserProcess+0x48>
 800722c:	a201      	add	r2, pc, #4	; (adr r2, 8007234 <USBH_UserProcess+0x1c>)
 800722e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007232:	bf00      	nop
 8007234:	08007261 	.word	0x08007261
 8007238:	08007251 	.word	0x08007251
 800723c:	08007261 	.word	0x08007261
 8007240:	08007259 	.word	0x08007259
 8007244:	08007249 	.word	0x08007249
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8007248:	4b09      	ldr	r3, [pc, #36]	; (8007270 <USBH_UserProcess+0x58>)
 800724a:	2203      	movs	r2, #3
 800724c:	701a      	strb	r2, [r3, #0]
  break;
 800724e:	e008      	b.n	8007262 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8007250:	4b07      	ldr	r3, [pc, #28]	; (8007270 <USBH_UserProcess+0x58>)
 8007252:	2202      	movs	r2, #2
 8007254:	701a      	strb	r2, [r3, #0]
  break;
 8007256:	e004      	b.n	8007262 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8007258:	4b05      	ldr	r3, [pc, #20]	; (8007270 <USBH_UserProcess+0x58>)
 800725a:	2201      	movs	r2, #1
 800725c:	701a      	strb	r2, [r3, #0]
  break;
 800725e:	e000      	b.n	8007262 <USBH_UserProcess+0x4a>

  default:
  break;
 8007260:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8007262:	bf00      	nop
 8007264:	370c      	adds	r7, #12
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop
 8007270:	200000b4 	.word	0x200000b4

08007274 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b08a      	sub	sp, #40	; 0x28
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800727c:	f107 0314 	add.w	r3, r7, #20
 8007280:	2200      	movs	r2, #0
 8007282:	601a      	str	r2, [r3, #0]
 8007284:	605a      	str	r2, [r3, #4]
 8007286:	609a      	str	r2, [r3, #8]
 8007288:	60da      	str	r2, [r3, #12]
 800728a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007294:	d147      	bne.n	8007326 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007296:	2300      	movs	r3, #0
 8007298:	613b      	str	r3, [r7, #16]
 800729a:	4b25      	ldr	r3, [pc, #148]	; (8007330 <HAL_HCD_MspInit+0xbc>)
 800729c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800729e:	4a24      	ldr	r2, [pc, #144]	; (8007330 <HAL_HCD_MspInit+0xbc>)
 80072a0:	f043 0301 	orr.w	r3, r3, #1
 80072a4:	6313      	str	r3, [r2, #48]	; 0x30
 80072a6:	4b22      	ldr	r3, [pc, #136]	; (8007330 <HAL_HCD_MspInit+0xbc>)
 80072a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072aa:	f003 0301 	and.w	r3, r3, #1
 80072ae:	613b      	str	r3, [r7, #16]
 80072b0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80072b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80072b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80072b8:	2300      	movs	r3, #0
 80072ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072bc:	2300      	movs	r3, #0
 80072be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80072c0:	f107 0314 	add.w	r3, r7, #20
 80072c4:	4619      	mov	r1, r3
 80072c6:	481b      	ldr	r0, [pc, #108]	; (8007334 <HAL_HCD_MspInit+0xc0>)
 80072c8:	f7f9 fea8 	bl	800101c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80072cc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80072d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072d2:	2302      	movs	r3, #2
 80072d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072d6:	2300      	movs	r3, #0
 80072d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072da:	2300      	movs	r3, #0
 80072dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80072de:	230a      	movs	r3, #10
 80072e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072e2:	f107 0314 	add.w	r3, r7, #20
 80072e6:	4619      	mov	r1, r3
 80072e8:	4812      	ldr	r0, [pc, #72]	; (8007334 <HAL_HCD_MspInit+0xc0>)
 80072ea:	f7f9 fe97 	bl	800101c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80072ee:	4b10      	ldr	r3, [pc, #64]	; (8007330 <HAL_HCD_MspInit+0xbc>)
 80072f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072f2:	4a0f      	ldr	r2, [pc, #60]	; (8007330 <HAL_HCD_MspInit+0xbc>)
 80072f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072f8:	6353      	str	r3, [r2, #52]	; 0x34
 80072fa:	2300      	movs	r3, #0
 80072fc:	60fb      	str	r3, [r7, #12]
 80072fe:	4b0c      	ldr	r3, [pc, #48]	; (8007330 <HAL_HCD_MspInit+0xbc>)
 8007300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007302:	4a0b      	ldr	r2, [pc, #44]	; (8007330 <HAL_HCD_MspInit+0xbc>)
 8007304:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007308:	6453      	str	r3, [r2, #68]	; 0x44
 800730a:	4b09      	ldr	r3, [pc, #36]	; (8007330 <HAL_HCD_MspInit+0xbc>)
 800730c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800730e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007312:	60fb      	str	r3, [r7, #12]
 8007314:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007316:	2200      	movs	r2, #0
 8007318:	2100      	movs	r1, #0
 800731a:	2043      	movs	r0, #67	; 0x43
 800731c:	f7f9 fe47 	bl	8000fae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007320:	2043      	movs	r0, #67	; 0x43
 8007322:	f7f9 fe60 	bl	8000fe6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007326:	bf00      	nop
 8007328:	3728      	adds	r7, #40	; 0x28
 800732a:	46bd      	mov	sp, r7
 800732c:	bd80      	pop	{r7, pc}
 800732e:	bf00      	nop
 8007330:	40023800 	.word	0x40023800
 8007334:	40020000 	.word	0x40020000

08007338 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b082      	sub	sp, #8
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007346:	4618      	mov	r0, r3
 8007348:	f7ff f8d9 	bl	80064fe <USBH_LL_IncTimer>
}
 800734c:	bf00      	nop
 800734e:	3708      	adds	r7, #8
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}

08007354 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b082      	sub	sp, #8
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007362:	4618      	mov	r0, r3
 8007364:	f7ff f911 	bl	800658a <USBH_LL_Connect>
}
 8007368:	bf00      	nop
 800736a:	3708      	adds	r7, #8
 800736c:	46bd      	mov	sp, r7
 800736e:	bd80      	pop	{r7, pc}

08007370 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b082      	sub	sp, #8
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800737e:	4618      	mov	r0, r3
 8007380:	f7ff f91a 	bl	80065b8 <USBH_LL_Disconnect>
}
 8007384:	bf00      	nop
 8007386:	3708      	adds	r7, #8
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}

0800738c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800738c:	b480      	push	{r7}
 800738e:	b083      	sub	sp, #12
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
 8007394:	460b      	mov	r3, r1
 8007396:	70fb      	strb	r3, [r7, #3]
 8007398:	4613      	mov	r3, r2
 800739a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800739c:	bf00      	nop
 800739e:	370c      	adds	r7, #12
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr

080073a8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b082      	sub	sp, #8
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80073b6:	4618      	mov	r0, r3
 80073b8:	f7ff f8cb 	bl	8006552 <USBH_LL_PortEnabled>
}
 80073bc:	bf00      	nop
 80073be:	3708      	adds	r7, #8
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b082      	sub	sp, #8
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80073d2:	4618      	mov	r0, r3
 80073d4:	f7ff f8cb 	bl	800656e <USBH_LL_PortDisabled>
}
 80073d8:	bf00      	nop
 80073da:	3708      	adds	r7, #8
 80073dc:	46bd      	mov	sp, r7
 80073de:	bd80      	pop	{r7, pc}

080073e0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d12a      	bne.n	8007448 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 80073f2:	4a18      	ldr	r2, [pc, #96]	; (8007454 <USBH_LL_Init+0x74>)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	4a15      	ldr	r2, [pc, #84]	; (8007454 <USBH_LL_Init+0x74>)
 80073fe:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007402:	4b14      	ldr	r3, [pc, #80]	; (8007454 <USBH_LL_Init+0x74>)
 8007404:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007408:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800740a:	4b12      	ldr	r3, [pc, #72]	; (8007454 <USBH_LL_Init+0x74>)
 800740c:	2208      	movs	r2, #8
 800740e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007410:	4b10      	ldr	r3, [pc, #64]	; (8007454 <USBH_LL_Init+0x74>)
 8007412:	2201      	movs	r2, #1
 8007414:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007416:	4b0f      	ldr	r3, [pc, #60]	; (8007454 <USBH_LL_Init+0x74>)
 8007418:	2200      	movs	r2, #0
 800741a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800741c:	4b0d      	ldr	r3, [pc, #52]	; (8007454 <USBH_LL_Init+0x74>)
 800741e:	2202      	movs	r2, #2
 8007420:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007422:	4b0c      	ldr	r3, [pc, #48]	; (8007454 <USBH_LL_Init+0x74>)
 8007424:	2200      	movs	r2, #0
 8007426:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007428:	480a      	ldr	r0, [pc, #40]	; (8007454 <USBH_LL_Init+0x74>)
 800742a:	f7f9 ffc5 	bl	80013b8 <HAL_HCD_Init>
 800742e:	4603      	mov	r3, r0
 8007430:	2b00      	cmp	r3, #0
 8007432:	d001      	beq.n	8007438 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007434:	f7f9 fa7e 	bl	8000934 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007438:	4806      	ldr	r0, [pc, #24]	; (8007454 <USBH_LL_Init+0x74>)
 800743a:	f7fa fbc9 	bl	8001bd0 <HAL_HCD_GetCurrentFrame>
 800743e:	4603      	mov	r3, r0
 8007440:	4619      	mov	r1, r3
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f7ff f84c 	bl	80064e0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007448:	2300      	movs	r3, #0
}
 800744a:	4618      	mov	r0, r3
 800744c:	3708      	adds	r7, #8
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}
 8007452:	bf00      	nop
 8007454:	20000590 	.word	0x20000590

08007458 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007460:	2300      	movs	r3, #0
 8007462:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007464:	2300      	movs	r3, #0
 8007466:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800746e:	4618      	mov	r0, r3
 8007470:	f7fa fb36 	bl	8001ae0 <HAL_HCD_Start>
 8007474:	4603      	mov	r3, r0
 8007476:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007478:	7bfb      	ldrb	r3, [r7, #15]
 800747a:	4618      	mov	r0, r3
 800747c:	f000 f95c 	bl	8007738 <USBH_Get_USB_Status>
 8007480:	4603      	mov	r3, r0
 8007482:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007484:	7bbb      	ldrb	r3, [r7, #14]
}
 8007486:	4618      	mov	r0, r3
 8007488:	3710      	adds	r7, #16
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}

0800748e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800748e:	b580      	push	{r7, lr}
 8007490:	b084      	sub	sp, #16
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007496:	2300      	movs	r3, #0
 8007498:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800749a:	2300      	movs	r3, #0
 800749c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80074a4:	4618      	mov	r0, r3
 80074a6:	f7fa fb3e 	bl	8001b26 <HAL_HCD_Stop>
 80074aa:	4603      	mov	r3, r0
 80074ac:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80074ae:	7bfb      	ldrb	r3, [r7, #15]
 80074b0:	4618      	mov	r0, r3
 80074b2:	f000 f941 	bl	8007738 <USBH_Get_USB_Status>
 80074b6:	4603      	mov	r3, r0
 80074b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80074ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80074bc:	4618      	mov	r0, r3
 80074be:	3710      	adds	r7, #16
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80074cc:	2301      	movs	r3, #1
 80074ce:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80074d6:	4618      	mov	r0, r3
 80074d8:	f7fa fb88 	bl	8001bec <HAL_HCD_GetCurrentSpeed>
 80074dc:	4603      	mov	r3, r0
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d007      	beq.n	80074f2 <USBH_LL_GetSpeed+0x2e>
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d302      	bcc.n	80074ec <USBH_LL_GetSpeed+0x28>
 80074e6:	2b02      	cmp	r3, #2
 80074e8:	d006      	beq.n	80074f8 <USBH_LL_GetSpeed+0x34>
 80074ea:	e008      	b.n	80074fe <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80074ec:	2300      	movs	r3, #0
 80074ee:	73fb      	strb	r3, [r7, #15]
    break;
 80074f0:	e008      	b.n	8007504 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 80074f2:	2301      	movs	r3, #1
 80074f4:	73fb      	strb	r3, [r7, #15]
    break;
 80074f6:	e005      	b.n	8007504 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 80074f8:	2302      	movs	r3, #2
 80074fa:	73fb      	strb	r3, [r7, #15]
    break;
 80074fc:	e002      	b.n	8007504 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 80074fe:	2301      	movs	r3, #1
 8007500:	73fb      	strb	r3, [r7, #15]
    break;
 8007502:	bf00      	nop
  }
  return  speed;
 8007504:	7bfb      	ldrb	r3, [r7, #15]
}
 8007506:	4618      	mov	r0, r3
 8007508:	3710      	adds	r7, #16
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}

0800750e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800750e:	b580      	push	{r7, lr}
 8007510:	b084      	sub	sp, #16
 8007512:	af00      	add	r7, sp, #0
 8007514:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007516:	2300      	movs	r3, #0
 8007518:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800751a:	2300      	movs	r3, #0
 800751c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007524:	4618      	mov	r0, r3
 8007526:	f7fa fb1b 	bl	8001b60 <HAL_HCD_ResetPort>
 800752a:	4603      	mov	r3, r0
 800752c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800752e:	7bfb      	ldrb	r3, [r7, #15]
 8007530:	4618      	mov	r0, r3
 8007532:	f000 f901 	bl	8007738 <USBH_Get_USB_Status>
 8007536:	4603      	mov	r3, r0
 8007538:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800753a:	7bbb      	ldrb	r3, [r7, #14]
}
 800753c:	4618      	mov	r0, r3
 800753e:	3710      	adds	r7, #16
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}

08007544 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	460b      	mov	r3, r1
 800754e:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007556:	78fa      	ldrb	r2, [r7, #3]
 8007558:	4611      	mov	r1, r2
 800755a:	4618      	mov	r0, r3
 800755c:	f7fa fb23 	bl	8001ba6 <HAL_HCD_HC_GetXferCount>
 8007560:	4603      	mov	r3, r0
}
 8007562:	4618      	mov	r0, r3
 8007564:	3708      	adds	r7, #8
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}

0800756a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800756a:	b590      	push	{r4, r7, lr}
 800756c:	b089      	sub	sp, #36	; 0x24
 800756e:	af04      	add	r7, sp, #16
 8007570:	6078      	str	r0, [r7, #4]
 8007572:	4608      	mov	r0, r1
 8007574:	4611      	mov	r1, r2
 8007576:	461a      	mov	r2, r3
 8007578:	4603      	mov	r3, r0
 800757a:	70fb      	strb	r3, [r7, #3]
 800757c:	460b      	mov	r3, r1
 800757e:	70bb      	strb	r3, [r7, #2]
 8007580:	4613      	mov	r3, r2
 8007582:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007584:	2300      	movs	r3, #0
 8007586:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007588:	2300      	movs	r3, #0
 800758a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8007592:	787c      	ldrb	r4, [r7, #1]
 8007594:	78ba      	ldrb	r2, [r7, #2]
 8007596:	78f9      	ldrb	r1, [r7, #3]
 8007598:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800759a:	9302      	str	r3, [sp, #8]
 800759c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80075a0:	9301      	str	r3, [sp, #4]
 80075a2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80075a6:	9300      	str	r3, [sp, #0]
 80075a8:	4623      	mov	r3, r4
 80075aa:	f7f9 ff67 	bl	800147c <HAL_HCD_HC_Init>
 80075ae:	4603      	mov	r3, r0
 80075b0:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80075b2:	7bfb      	ldrb	r3, [r7, #15]
 80075b4:	4618      	mov	r0, r3
 80075b6:	f000 f8bf 	bl	8007738 <USBH_Get_USB_Status>
 80075ba:	4603      	mov	r3, r0
 80075bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80075be:	7bbb      	ldrb	r3, [r7, #14]
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3714      	adds	r7, #20
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd90      	pop	{r4, r7, pc}

080075c8 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b084      	sub	sp, #16
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
 80075d0:	460b      	mov	r3, r1
 80075d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075d4:	2300      	movs	r3, #0
 80075d6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80075d8:	2300      	movs	r3, #0
 80075da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80075e2:	78fa      	ldrb	r2, [r7, #3]
 80075e4:	4611      	mov	r1, r2
 80075e6:	4618      	mov	r0, r3
 80075e8:	f7f9 ffe0 	bl	80015ac <HAL_HCD_HC_Halt>
 80075ec:	4603      	mov	r3, r0
 80075ee:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80075f0:	7bfb      	ldrb	r3, [r7, #15]
 80075f2:	4618      	mov	r0, r3
 80075f4:	f000 f8a0 	bl	8007738 <USBH_Get_USB_Status>
 80075f8:	4603      	mov	r3, r0
 80075fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80075fc:	7bbb      	ldrb	r3, [r7, #14]
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3710      	adds	r7, #16
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}

08007606 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007606:	b590      	push	{r4, r7, lr}
 8007608:	b089      	sub	sp, #36	; 0x24
 800760a:	af04      	add	r7, sp, #16
 800760c:	6078      	str	r0, [r7, #4]
 800760e:	4608      	mov	r0, r1
 8007610:	4611      	mov	r1, r2
 8007612:	461a      	mov	r2, r3
 8007614:	4603      	mov	r3, r0
 8007616:	70fb      	strb	r3, [r7, #3]
 8007618:	460b      	mov	r3, r1
 800761a:	70bb      	strb	r3, [r7, #2]
 800761c:	4613      	mov	r3, r2
 800761e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007620:	2300      	movs	r3, #0
 8007622:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007624:	2300      	movs	r3, #0
 8007626:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800762e:	787c      	ldrb	r4, [r7, #1]
 8007630:	78ba      	ldrb	r2, [r7, #2]
 8007632:	78f9      	ldrb	r1, [r7, #3]
 8007634:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007638:	9303      	str	r3, [sp, #12]
 800763a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800763c:	9302      	str	r3, [sp, #8]
 800763e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007640:	9301      	str	r3, [sp, #4]
 8007642:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007646:	9300      	str	r3, [sp, #0]
 8007648:	4623      	mov	r3, r4
 800764a:	f7f9 ffd3 	bl	80015f4 <HAL_HCD_HC_SubmitRequest>
 800764e:	4603      	mov	r3, r0
 8007650:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8007652:	7bfb      	ldrb	r3, [r7, #15]
 8007654:	4618      	mov	r0, r3
 8007656:	f000 f86f 	bl	8007738 <USBH_Get_USB_Status>
 800765a:	4603      	mov	r3, r0
 800765c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800765e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007660:	4618      	mov	r0, r3
 8007662:	3714      	adds	r7, #20
 8007664:	46bd      	mov	sp, r7
 8007666:	bd90      	pop	{r4, r7, pc}

08007668 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b082      	sub	sp, #8
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
 8007670:	460b      	mov	r3, r1
 8007672:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800767a:	78fa      	ldrb	r2, [r7, #3]
 800767c:	4611      	mov	r1, r2
 800767e:	4618      	mov	r0, r3
 8007680:	f7fa fa7c 	bl	8001b7c <HAL_HCD_HC_GetURBState>
 8007684:	4603      	mov	r3, r0
}
 8007686:	4618      	mov	r0, r3
 8007688:	3708      	adds	r7, #8
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}

0800768e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800768e:	b580      	push	{r7, lr}
 8007690:	b082      	sub	sp, #8
 8007692:	af00      	add	r7, sp, #0
 8007694:	6078      	str	r0, [r7, #4]
 8007696:	460b      	mov	r3, r1
 8007698:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80076a0:	2b01      	cmp	r3, #1
 80076a2:	d103      	bne.n	80076ac <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80076a4:	78fb      	ldrb	r3, [r7, #3]
 80076a6:	4618      	mov	r0, r3
 80076a8:	f000 f872 	bl	8007790 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80076ac:	20c8      	movs	r0, #200	; 0xc8
 80076ae:	f7f9 fb81 	bl	8000db4 <HAL_Delay>
  return USBH_OK;
 80076b2:	2300      	movs	r3, #0
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3708      	adds	r7, #8
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80076bc:	b480      	push	{r7}
 80076be:	b085      	sub	sp, #20
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
 80076c4:	460b      	mov	r3, r1
 80076c6:	70fb      	strb	r3, [r7, #3]
 80076c8:	4613      	mov	r3, r2
 80076ca:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80076d2:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80076d4:	78fa      	ldrb	r2, [r7, #3]
 80076d6:	68f9      	ldr	r1, [r7, #12]
 80076d8:	4613      	mov	r3, r2
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	4413      	add	r3, r2
 80076de:	00db      	lsls	r3, r3, #3
 80076e0:	440b      	add	r3, r1
 80076e2:	333b      	adds	r3, #59	; 0x3b
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d00a      	beq.n	8007700 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80076ea:	78fa      	ldrb	r2, [r7, #3]
 80076ec:	68f9      	ldr	r1, [r7, #12]
 80076ee:	4613      	mov	r3, r2
 80076f0:	009b      	lsls	r3, r3, #2
 80076f2:	4413      	add	r3, r2
 80076f4:	00db      	lsls	r3, r3, #3
 80076f6:	440b      	add	r3, r1
 80076f8:	3350      	adds	r3, #80	; 0x50
 80076fa:	78ba      	ldrb	r2, [r7, #2]
 80076fc:	701a      	strb	r2, [r3, #0]
 80076fe:	e009      	b.n	8007714 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007700:	78fa      	ldrb	r2, [r7, #3]
 8007702:	68f9      	ldr	r1, [r7, #12]
 8007704:	4613      	mov	r3, r2
 8007706:	009b      	lsls	r3, r3, #2
 8007708:	4413      	add	r3, r2
 800770a:	00db      	lsls	r3, r3, #3
 800770c:	440b      	add	r3, r1
 800770e:	3351      	adds	r3, #81	; 0x51
 8007710:	78ba      	ldrb	r2, [r7, #2]
 8007712:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007714:	2300      	movs	r3, #0
}
 8007716:	4618      	mov	r0, r3
 8007718:	3714      	adds	r7, #20
 800771a:	46bd      	mov	sp, r7
 800771c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007720:	4770      	bx	lr

08007722 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007722:	b580      	push	{r7, lr}
 8007724:	b082      	sub	sp, #8
 8007726:	af00      	add	r7, sp, #0
 8007728:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f7f9 fb42 	bl	8000db4 <HAL_Delay>
}
 8007730:	bf00      	nop
 8007732:	3708      	adds	r7, #8
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}

08007738 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007738:	b480      	push	{r7}
 800773a:	b085      	sub	sp, #20
 800773c:	af00      	add	r7, sp, #0
 800773e:	4603      	mov	r3, r0
 8007740:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007742:	2300      	movs	r3, #0
 8007744:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007746:	79fb      	ldrb	r3, [r7, #7]
 8007748:	2b03      	cmp	r3, #3
 800774a:	d817      	bhi.n	800777c <USBH_Get_USB_Status+0x44>
 800774c:	a201      	add	r2, pc, #4	; (adr r2, 8007754 <USBH_Get_USB_Status+0x1c>)
 800774e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007752:	bf00      	nop
 8007754:	08007765 	.word	0x08007765
 8007758:	0800776b 	.word	0x0800776b
 800775c:	08007771 	.word	0x08007771
 8007760:	08007777 	.word	0x08007777
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007764:	2300      	movs	r3, #0
 8007766:	73fb      	strb	r3, [r7, #15]
    break;
 8007768:	e00b      	b.n	8007782 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800776a:	2302      	movs	r3, #2
 800776c:	73fb      	strb	r3, [r7, #15]
    break;
 800776e:	e008      	b.n	8007782 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007770:	2301      	movs	r3, #1
 8007772:	73fb      	strb	r3, [r7, #15]
    break;
 8007774:	e005      	b.n	8007782 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007776:	2302      	movs	r3, #2
 8007778:	73fb      	strb	r3, [r7, #15]
    break;
 800777a:	e002      	b.n	8007782 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800777c:	2302      	movs	r3, #2
 800777e:	73fb      	strb	r3, [r7, #15]
    break;
 8007780:	bf00      	nop
  }
  return usb_status;
 8007782:	7bfb      	ldrb	r3, [r7, #15]
}
 8007784:	4618      	mov	r0, r3
 8007786:	3714      	adds	r7, #20
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr

08007790 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b084      	sub	sp, #16
 8007794:	af00      	add	r7, sp, #0
 8007796:	4603      	mov	r3, r0
 8007798:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800779a:	79fb      	ldrb	r3, [r7, #7]
 800779c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800779e:	79fb      	ldrb	r3, [r7, #7]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d102      	bne.n	80077aa <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 80077a4:	2301      	movs	r3, #1
 80077a6:	73fb      	strb	r3, [r7, #15]
 80077a8:	e001      	b.n	80077ae <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 80077aa:	2300      	movs	r3, #0
 80077ac:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80077ae:	7bfb      	ldrb	r3, [r7, #15]
 80077b0:	461a      	mov	r2, r3
 80077b2:	2101      	movs	r1, #1
 80077b4:	4803      	ldr	r0, [pc, #12]	; (80077c4 <MX_DriverVbusFS+0x34>)
 80077b6:	f7f9 fdcb 	bl	8001350 <HAL_GPIO_WritePin>
}
 80077ba:	bf00      	nop
 80077bc:	3710      	adds	r7, #16
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
 80077c2:	bf00      	nop
 80077c4:	40020800 	.word	0x40020800

080077c8 <__errno>:
 80077c8:	4b01      	ldr	r3, [pc, #4]	; (80077d0 <__errno+0x8>)
 80077ca:	6818      	ldr	r0, [r3, #0]
 80077cc:	4770      	bx	lr
 80077ce:	bf00      	nop
 80077d0:	2000002c 	.word	0x2000002c

080077d4 <__libc_init_array>:
 80077d4:	b570      	push	{r4, r5, r6, lr}
 80077d6:	4e0d      	ldr	r6, [pc, #52]	; (800780c <__libc_init_array+0x38>)
 80077d8:	4c0d      	ldr	r4, [pc, #52]	; (8007810 <__libc_init_array+0x3c>)
 80077da:	1ba4      	subs	r4, r4, r6
 80077dc:	10a4      	asrs	r4, r4, #2
 80077de:	2500      	movs	r5, #0
 80077e0:	42a5      	cmp	r5, r4
 80077e2:	d109      	bne.n	80077f8 <__libc_init_array+0x24>
 80077e4:	4e0b      	ldr	r6, [pc, #44]	; (8007814 <__libc_init_array+0x40>)
 80077e6:	4c0c      	ldr	r4, [pc, #48]	; (8007818 <__libc_init_array+0x44>)
 80077e8:	f000 f8ea 	bl	80079c0 <_init>
 80077ec:	1ba4      	subs	r4, r4, r6
 80077ee:	10a4      	asrs	r4, r4, #2
 80077f0:	2500      	movs	r5, #0
 80077f2:	42a5      	cmp	r5, r4
 80077f4:	d105      	bne.n	8007802 <__libc_init_array+0x2e>
 80077f6:	bd70      	pop	{r4, r5, r6, pc}
 80077f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80077fc:	4798      	blx	r3
 80077fe:	3501      	adds	r5, #1
 8007800:	e7ee      	b.n	80077e0 <__libc_init_array+0xc>
 8007802:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007806:	4798      	blx	r3
 8007808:	3501      	adds	r5, #1
 800780a:	e7f2      	b.n	80077f2 <__libc_init_array+0x1e>
 800780c:	080079fc 	.word	0x080079fc
 8007810:	080079fc 	.word	0x080079fc
 8007814:	080079fc 	.word	0x080079fc
 8007818:	08007a00 	.word	0x08007a00

0800781c <malloc>:
 800781c:	4b02      	ldr	r3, [pc, #8]	; (8007828 <malloc+0xc>)
 800781e:	4601      	mov	r1, r0
 8007820:	6818      	ldr	r0, [r3, #0]
 8007822:	f000 b861 	b.w	80078e8 <_malloc_r>
 8007826:	bf00      	nop
 8007828:	2000002c 	.word	0x2000002c

0800782c <free>:
 800782c:	4b02      	ldr	r3, [pc, #8]	; (8007838 <free+0xc>)
 800782e:	4601      	mov	r1, r0
 8007830:	6818      	ldr	r0, [r3, #0]
 8007832:	f000 b80b 	b.w	800784c <_free_r>
 8007836:	bf00      	nop
 8007838:	2000002c 	.word	0x2000002c

0800783c <memset>:
 800783c:	4402      	add	r2, r0
 800783e:	4603      	mov	r3, r0
 8007840:	4293      	cmp	r3, r2
 8007842:	d100      	bne.n	8007846 <memset+0xa>
 8007844:	4770      	bx	lr
 8007846:	f803 1b01 	strb.w	r1, [r3], #1
 800784a:	e7f9      	b.n	8007840 <memset+0x4>

0800784c <_free_r>:
 800784c:	b538      	push	{r3, r4, r5, lr}
 800784e:	4605      	mov	r5, r0
 8007850:	2900      	cmp	r1, #0
 8007852:	d045      	beq.n	80078e0 <_free_r+0x94>
 8007854:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007858:	1f0c      	subs	r4, r1, #4
 800785a:	2b00      	cmp	r3, #0
 800785c:	bfb8      	it	lt
 800785e:	18e4      	addlt	r4, r4, r3
 8007860:	f000 f8ac 	bl	80079bc <__malloc_lock>
 8007864:	4a1f      	ldr	r2, [pc, #124]	; (80078e4 <_free_r+0x98>)
 8007866:	6813      	ldr	r3, [r2, #0]
 8007868:	4610      	mov	r0, r2
 800786a:	b933      	cbnz	r3, 800787a <_free_r+0x2e>
 800786c:	6063      	str	r3, [r4, #4]
 800786e:	6014      	str	r4, [r2, #0]
 8007870:	4628      	mov	r0, r5
 8007872:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007876:	f000 b8a2 	b.w	80079be <__malloc_unlock>
 800787a:	42a3      	cmp	r3, r4
 800787c:	d90c      	bls.n	8007898 <_free_r+0x4c>
 800787e:	6821      	ldr	r1, [r4, #0]
 8007880:	1862      	adds	r2, r4, r1
 8007882:	4293      	cmp	r3, r2
 8007884:	bf04      	itt	eq
 8007886:	681a      	ldreq	r2, [r3, #0]
 8007888:	685b      	ldreq	r3, [r3, #4]
 800788a:	6063      	str	r3, [r4, #4]
 800788c:	bf04      	itt	eq
 800788e:	1852      	addeq	r2, r2, r1
 8007890:	6022      	streq	r2, [r4, #0]
 8007892:	6004      	str	r4, [r0, #0]
 8007894:	e7ec      	b.n	8007870 <_free_r+0x24>
 8007896:	4613      	mov	r3, r2
 8007898:	685a      	ldr	r2, [r3, #4]
 800789a:	b10a      	cbz	r2, 80078a0 <_free_r+0x54>
 800789c:	42a2      	cmp	r2, r4
 800789e:	d9fa      	bls.n	8007896 <_free_r+0x4a>
 80078a0:	6819      	ldr	r1, [r3, #0]
 80078a2:	1858      	adds	r0, r3, r1
 80078a4:	42a0      	cmp	r0, r4
 80078a6:	d10b      	bne.n	80078c0 <_free_r+0x74>
 80078a8:	6820      	ldr	r0, [r4, #0]
 80078aa:	4401      	add	r1, r0
 80078ac:	1858      	adds	r0, r3, r1
 80078ae:	4282      	cmp	r2, r0
 80078b0:	6019      	str	r1, [r3, #0]
 80078b2:	d1dd      	bne.n	8007870 <_free_r+0x24>
 80078b4:	6810      	ldr	r0, [r2, #0]
 80078b6:	6852      	ldr	r2, [r2, #4]
 80078b8:	605a      	str	r2, [r3, #4]
 80078ba:	4401      	add	r1, r0
 80078bc:	6019      	str	r1, [r3, #0]
 80078be:	e7d7      	b.n	8007870 <_free_r+0x24>
 80078c0:	d902      	bls.n	80078c8 <_free_r+0x7c>
 80078c2:	230c      	movs	r3, #12
 80078c4:	602b      	str	r3, [r5, #0]
 80078c6:	e7d3      	b.n	8007870 <_free_r+0x24>
 80078c8:	6820      	ldr	r0, [r4, #0]
 80078ca:	1821      	adds	r1, r4, r0
 80078cc:	428a      	cmp	r2, r1
 80078ce:	bf04      	itt	eq
 80078d0:	6811      	ldreq	r1, [r2, #0]
 80078d2:	6852      	ldreq	r2, [r2, #4]
 80078d4:	6062      	str	r2, [r4, #4]
 80078d6:	bf04      	itt	eq
 80078d8:	1809      	addeq	r1, r1, r0
 80078da:	6021      	streq	r1, [r4, #0]
 80078dc:	605c      	str	r4, [r3, #4]
 80078de:	e7c7      	b.n	8007870 <_free_r+0x24>
 80078e0:	bd38      	pop	{r3, r4, r5, pc}
 80078e2:	bf00      	nop
 80078e4:	200000b8 	.word	0x200000b8

080078e8 <_malloc_r>:
 80078e8:	b570      	push	{r4, r5, r6, lr}
 80078ea:	1ccd      	adds	r5, r1, #3
 80078ec:	f025 0503 	bic.w	r5, r5, #3
 80078f0:	3508      	adds	r5, #8
 80078f2:	2d0c      	cmp	r5, #12
 80078f4:	bf38      	it	cc
 80078f6:	250c      	movcc	r5, #12
 80078f8:	2d00      	cmp	r5, #0
 80078fa:	4606      	mov	r6, r0
 80078fc:	db01      	blt.n	8007902 <_malloc_r+0x1a>
 80078fe:	42a9      	cmp	r1, r5
 8007900:	d903      	bls.n	800790a <_malloc_r+0x22>
 8007902:	230c      	movs	r3, #12
 8007904:	6033      	str	r3, [r6, #0]
 8007906:	2000      	movs	r0, #0
 8007908:	bd70      	pop	{r4, r5, r6, pc}
 800790a:	f000 f857 	bl	80079bc <__malloc_lock>
 800790e:	4a21      	ldr	r2, [pc, #132]	; (8007994 <_malloc_r+0xac>)
 8007910:	6814      	ldr	r4, [r2, #0]
 8007912:	4621      	mov	r1, r4
 8007914:	b991      	cbnz	r1, 800793c <_malloc_r+0x54>
 8007916:	4c20      	ldr	r4, [pc, #128]	; (8007998 <_malloc_r+0xb0>)
 8007918:	6823      	ldr	r3, [r4, #0]
 800791a:	b91b      	cbnz	r3, 8007924 <_malloc_r+0x3c>
 800791c:	4630      	mov	r0, r6
 800791e:	f000 f83d 	bl	800799c <_sbrk_r>
 8007922:	6020      	str	r0, [r4, #0]
 8007924:	4629      	mov	r1, r5
 8007926:	4630      	mov	r0, r6
 8007928:	f000 f838 	bl	800799c <_sbrk_r>
 800792c:	1c43      	adds	r3, r0, #1
 800792e:	d124      	bne.n	800797a <_malloc_r+0x92>
 8007930:	230c      	movs	r3, #12
 8007932:	6033      	str	r3, [r6, #0]
 8007934:	4630      	mov	r0, r6
 8007936:	f000 f842 	bl	80079be <__malloc_unlock>
 800793a:	e7e4      	b.n	8007906 <_malloc_r+0x1e>
 800793c:	680b      	ldr	r3, [r1, #0]
 800793e:	1b5b      	subs	r3, r3, r5
 8007940:	d418      	bmi.n	8007974 <_malloc_r+0x8c>
 8007942:	2b0b      	cmp	r3, #11
 8007944:	d90f      	bls.n	8007966 <_malloc_r+0x7e>
 8007946:	600b      	str	r3, [r1, #0]
 8007948:	50cd      	str	r5, [r1, r3]
 800794a:	18cc      	adds	r4, r1, r3
 800794c:	4630      	mov	r0, r6
 800794e:	f000 f836 	bl	80079be <__malloc_unlock>
 8007952:	f104 000b 	add.w	r0, r4, #11
 8007956:	1d23      	adds	r3, r4, #4
 8007958:	f020 0007 	bic.w	r0, r0, #7
 800795c:	1ac3      	subs	r3, r0, r3
 800795e:	d0d3      	beq.n	8007908 <_malloc_r+0x20>
 8007960:	425a      	negs	r2, r3
 8007962:	50e2      	str	r2, [r4, r3]
 8007964:	e7d0      	b.n	8007908 <_malloc_r+0x20>
 8007966:	428c      	cmp	r4, r1
 8007968:	684b      	ldr	r3, [r1, #4]
 800796a:	bf16      	itet	ne
 800796c:	6063      	strne	r3, [r4, #4]
 800796e:	6013      	streq	r3, [r2, #0]
 8007970:	460c      	movne	r4, r1
 8007972:	e7eb      	b.n	800794c <_malloc_r+0x64>
 8007974:	460c      	mov	r4, r1
 8007976:	6849      	ldr	r1, [r1, #4]
 8007978:	e7cc      	b.n	8007914 <_malloc_r+0x2c>
 800797a:	1cc4      	adds	r4, r0, #3
 800797c:	f024 0403 	bic.w	r4, r4, #3
 8007980:	42a0      	cmp	r0, r4
 8007982:	d005      	beq.n	8007990 <_malloc_r+0xa8>
 8007984:	1a21      	subs	r1, r4, r0
 8007986:	4630      	mov	r0, r6
 8007988:	f000 f808 	bl	800799c <_sbrk_r>
 800798c:	3001      	adds	r0, #1
 800798e:	d0cf      	beq.n	8007930 <_malloc_r+0x48>
 8007990:	6025      	str	r5, [r4, #0]
 8007992:	e7db      	b.n	800794c <_malloc_r+0x64>
 8007994:	200000b8 	.word	0x200000b8
 8007998:	200000bc 	.word	0x200000bc

0800799c <_sbrk_r>:
 800799c:	b538      	push	{r3, r4, r5, lr}
 800799e:	4c06      	ldr	r4, [pc, #24]	; (80079b8 <_sbrk_r+0x1c>)
 80079a0:	2300      	movs	r3, #0
 80079a2:	4605      	mov	r5, r0
 80079a4:	4608      	mov	r0, r1
 80079a6:	6023      	str	r3, [r4, #0]
 80079a8:	f7f9 f91c 	bl	8000be4 <_sbrk>
 80079ac:	1c43      	adds	r3, r0, #1
 80079ae:	d102      	bne.n	80079b6 <_sbrk_r+0x1a>
 80079b0:	6823      	ldr	r3, [r4, #0]
 80079b2:	b103      	cbz	r3, 80079b6 <_sbrk_r+0x1a>
 80079b4:	602b      	str	r3, [r5, #0]
 80079b6:	bd38      	pop	{r3, r4, r5, pc}
 80079b8:	20000854 	.word	0x20000854

080079bc <__malloc_lock>:
 80079bc:	4770      	bx	lr

080079be <__malloc_unlock>:
 80079be:	4770      	bx	lr

080079c0 <_init>:
 80079c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079c2:	bf00      	nop
 80079c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079c6:	bc08      	pop	{r3}
 80079c8:	469e      	mov	lr, r3
 80079ca:	4770      	bx	lr

080079cc <_fini>:
 80079cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079ce:	bf00      	nop
 80079d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079d2:	bc08      	pop	{r3}
 80079d4:	469e      	mov	lr, r3
 80079d6:	4770      	bx	lr
