// Seed: 418760080
module module_0;
  logic id_1;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output reg id_2;
  output wire id_1;
  task automatic id_7;
    begin : LABEL_0
      assume #1  (id_6);
      else $signed(37);
      ;
      id_6[SystemTFIdentifier(-1'b0)] <= 1;
      id_2 <= id_7;
    end
  endtask
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire  id_0,
    input tri1  id_1,
    input uwire id_2
);
  wor id_4, id_5;
  assign id_4 = id_1;
  module_0 modCall_1 ();
  wire id_6;
  wire id_7;
  ;
  wire id_8 = id_5;
  assign id_4 = 1;
  generate
    assign id_6 = id_6.id_6;
  endgenerate
  wire id_9;
endmodule
