TimeQuest Timing Analyzer report for L11P2
Mon Nov 16 01:28:09 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Hold: 'Clock'
 13. Slow Model Minimum Pulse Width: 'Clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'Clock'
 26. Fast Model Hold: 'Clock'
 27. Fast Model Minimum Pulse Width: 'Clock'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; L11P2                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                          ;
+-----------+-----------------+------------+-------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                  ;
+-----------+-----------------+------------+-------------------------------------------------------+
; 277.7 MHz ; 200.0 MHz       ; Clock      ; limit due to high minimum pulse width violation (tch) ;
+-----------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -2.601 ; -61.533       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -2.000 ; -140.380              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.601 ; regne:max_reg|Q[3]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.014     ; 3.623      ;
; -2.448 ; regne:min_reg|Q[3]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.015     ; 3.469      ;
; -2.427 ; regne:min_reg|Q[4]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.015     ; 3.448      ;
; -2.337 ; regne:max_reg|Q[4]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.014     ; 3.359      ;
; -2.314 ; regne:max_reg|Q[0]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.014     ; 3.336      ;
; -2.300 ; regne:min_reg|Q[0]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.015     ; 3.321      ;
; -2.272 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 3.266      ;
; -2.263 ; regne:max_reg|Q[1]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.014     ; 3.285      ;
; -2.263 ; regne:min_reg|Q[1]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.015     ; 3.284      ;
; -2.204 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 3.198      ;
; -2.178 ; regne:max_reg|Q[2]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.014     ; 3.200      ;
; -2.177 ; y.S6                                                                                                                ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.213      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock        ; Clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.142 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 3.136      ;
; -2.051 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 3.045      ;
; -1.993 ; y.S7                                                                                                                ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 3.029      ;
; -1.949 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.943      ;
; -1.914 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg1  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg2  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg3  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg4  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg5  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg6  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg7  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.025     ; 2.854      ;
; -1.912 ; regne:min_reg|Q[2]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.015     ; 2.933      ;
; -1.912 ; y.S1                                                                                                                ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.948      ;
; -1.886 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.880      ;
; -1.886 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.880      ;
; -1.855 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.849      ;
; -1.818 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.812      ;
; -1.774 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.S6                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.768      ;
; -1.756 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.750      ;
; -1.676 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.S6                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.670      ;
; -1.665 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.659      ;
; -1.598 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.S6                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.592      ;
; -1.584 ; regne:max_reg|Q[3]                                                                                                  ; y.S2                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.001      ; 2.621      ;
; -1.563 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.557      ;
; -1.535 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.S6                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.529      ;
; -1.500 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.494      ;
; -1.490 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.S6                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.484      ;
; -1.469 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.463      ;
; -1.431 ; regne:min_reg|Q[3]                                                                                                  ; y.S2                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.467      ;
; -1.410 ; regne:min_reg|Q[4]                                                                                                  ; y.S2                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.446      ;
; -1.376 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.S6                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.370      ;
; -1.327 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.321      ;
; -1.320 ; regne:max_reg|Q[4]                                                                                                  ; y.S2                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.001      ; 2.357      ;
; -1.314 ; y.S6                                                                                                                ; regne:min_reg|Q[0]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.015      ; 2.365      ;
; -1.314 ; y.S7                                                                                                                ; regne:max_reg|Q[0]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 2.364      ;
; -1.314 ; y.S6                                                                                                                ; regne:min_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.015      ; 2.365      ;
; -1.314 ; y.S6                                                                                                                ; regne:min_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.015      ; 2.365      ;
; -1.314 ; y.S7                                                                                                                ; regne:max_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 2.364      ;
; -1.314 ; y.S6                                                                                                                ; regne:min_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.015      ; 2.365      ;
; -1.314 ; y.S7                                                                                                                ; regne:max_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 2.364      ;
; -1.314 ; y.S7                                                                                                                ; regne:max_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 2.364      ;
; -1.314 ; y.S6                                                                                                                ; regne:min_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.015      ; 2.365      ;
; -1.314 ; y.S7                                                                                                                ; regne:max_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 2.364      ;
; -1.288 ; regne:max_reg|Q[0]                                                                                                  ; y.S2                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.001      ; 2.325      ;
; -1.283 ; regne:min_reg|Q[0]                                                                                                  ; y.S2                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.319      ;
; -1.267 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.S6                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.042     ; 2.261      ;
; -1.246 ; regne:min_reg|Q[1]                                                                                                  ; y.S2                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 2.282      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; y.S8                                                                                       ; y.S8                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; y.S3                                                                                       ; y.S4                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.796      ;
; 0.541 ; y.S2                                                                                       ; y.S3                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.807      ;
; 0.625 ; y.S4                                                                                       ; y.S5                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.891      ;
; 0.688 ; shiftr:shift_reg|Q[4]                                                                      ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.955      ;
; 0.777 ; shiftr:shift_reg|Q[1]                                                                      ; regne:max_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.043      ;
; 0.803 ; shiftr:shift_reg|Q[4]                                                                      ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.069      ;
; 0.804 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.070      ;
; 0.806 ; regne:max_reg|Q[4]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.815 ; shiftr:shift_reg|Q[3]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.081      ;
; 0.841 ; shiftr:shift_reg|Q[2]                                                                      ; regne:max_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; shiftr:shift_reg|Q[0]                                                                      ; regne:max_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.108      ;
; 0.849 ; regne:max_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.115      ;
; 0.986 ; regne:min_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.251      ;
; 0.991 ; shiftr:shift_reg|Q[0]                                                                      ; regne:min_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.258      ;
; 1.009 ; regne:max_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.275      ;
; 1.027 ; shiftr:shift_reg|Q[1]                                                                      ; regne:min_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.294      ;
; 1.033 ; shiftr:shift_reg|Q[3]                                                                      ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.300      ;
; 1.034 ; shiftr:shift_reg|Q[2]                                                                      ; regne:min_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.301      ;
; 1.065 ; y.S5                                                                                       ; y.S6                                                                                                                ; Clock        ; Clock       ; 0.000        ; -0.015     ; 1.316      ;
; 1.118 ; y.S2                                                                                       ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.383      ;
; 1.118 ; y.S2                                                                                       ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.383      ;
; 1.118 ; y.S2                                                                                       ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.383      ;
; 1.118 ; y.S2                                                                                       ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.383      ;
; 1.118 ; y.S2                                                                                       ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.383      ;
; 1.187 ; shiftr:shift_reg|Q[1]                                                                      ; regne:max_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.453      ;
; 1.189 ; regne:max_reg|Q[4]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.455      ;
; 1.191 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.457      ;
; 1.202 ; regne:min_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.467      ;
; 1.204 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.469      ;
; 1.219 ; regne:min_reg|Q[4]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.484      ;
; 1.226 ; shiftr:shift_reg|Q[3]                                                                      ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.492      ;
; 1.227 ; shiftr:shift_reg|Q[2]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.493      ;
; 1.228 ; shiftr:shift_reg|Q[0]                                                                      ; regne:max_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.494      ;
; 1.235 ; regne:max_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.501      ;
; 1.236 ; shiftr:shift_reg|Q[1]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.054      ; 1.524      ;
; 1.236 ; shiftr:shift_reg|Q[0]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.054      ; 1.524      ;
; 1.236 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.502      ;
; 1.245 ; shiftr:shift_reg|Q[2]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.054      ; 1.533      ;
; 1.258 ; shiftr:shift_reg|Q[1]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.524      ;
; 1.261 ; shiftr:shift_reg|Q[3]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.054      ; 1.549      ;
; 1.262 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.528      ;
; 1.294 ; shiftr:shift_reg|Q[4]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.054      ; 1.582      ;
; 1.298 ; shiftr:shift_reg|Q[2]                                                                      ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.564      ;
; 1.299 ; shiftr:shift_reg|Q[0]                                                                      ; regne:max_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.565      ;
; 1.306 ; regne:max_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.572      ;
; 1.307 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.573      ;
; 1.308 ; regne:min_reg|Q[4]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.574      ;
; 1.329 ; shiftr:shift_reg|Q[1]                                                                      ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.595      ;
; 1.333 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.599      ;
; 1.338 ; y.S5                                                                                       ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; -0.015     ; 1.589      ;
; 1.363 ; regne:max_reg|Q[4]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.630      ;
; 1.367 ; regne:max_reg|Q[3]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.634      ;
; 1.370 ; shiftr:shift_reg|Q[0]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.636      ;
; 1.373 ; regne:min_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.638      ;
; 1.374 ; shiftr:shift_reg|Q[0]                                                                      ; regne:min_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.641      ;
; 1.377 ; regne:max_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.643      ;
; 1.378 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.644      ;
; 1.394 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.659      ;
; 1.395 ; regne:max_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.661      ;
; 1.404 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.670      ;
; 1.419 ; shiftr:shift_reg|Q[3]                                                                      ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.686      ;
; 1.420 ; shiftr:shift_reg|Q[2]                                                                      ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.687      ;
; 1.441 ; shiftr:shift_reg|Q[0]                                                                      ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.707      ;
; 1.444 ; regne:min_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.709      ;
; 1.449 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.715      ;
; 1.465 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.730      ;
; 1.466 ; regne:max_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.732      ;
; 1.491 ; shiftr:shift_reg|Q[2]                                                                      ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.758      ;
; 1.503 ; shiftr:shift_reg|Q[1]                                                                      ; regne:min_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.770      ;
; 1.520 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.786      ;
; 1.529 ; y.S1                                                                                       ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.015      ; 1.810      ;
; 1.533 ; shiftr:shift_reg|Q[0]                                                                      ; regne:min_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.800      ;
; 1.536 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.801      ;
; 1.545 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; -0.042     ; 1.769      ;
; 1.574 ; shiftr:shift_reg|Q[1]                                                                      ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.841      ;
; 1.585 ; regne:min_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.850      ;
; 1.590 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.855      ;
; 1.604 ; shiftr:shift_reg|Q[0]                                                                      ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.871      ;
; 1.605 ; regne:min_reg|Q[4]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.870      ;
; 1.607 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.872      ;
; 1.610 ; y.S7                                                                                       ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.015      ; 1.891      ;
; 1.612 ; regne:min_reg|Q[3]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.878      ;
; 1.644 ; y.S1                                                                                       ; regne:max_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.014      ; 1.924      ;
; 1.644 ; y.S1                                                                                       ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.014      ; 1.924      ;
; 1.644 ; y.S1                                                                                       ; regne:max_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.014      ; 1.924      ;
; 1.644 ; y.S1                                                                                       ; regne:max_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.014      ; 1.924      ;
; 1.644 ; y.S1                                                                                       ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.014      ; 1.924      ;
; 1.645 ; shiftr:shift_reg|Q[1]                                                                      ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.912      ;
; 1.656 ; regne:min_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.921      ;
; 1.661 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.926      ;
; 1.665 ; regne:min_reg|Q[2]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.931      ;
; 1.675 ; shiftr:shift_reg|Q[0]                                                                      ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 1.942      ;
; 1.678 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.943      ;
; 1.702 ; y.S1                                                                                       ; y.S1                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 1.968      ;
; 1.707 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; y.S6                                                                                                                ; Clock        ; Clock       ; 0.000        ; -0.042     ; 1.931      ;
; 1.727 ; regne:min_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.992      ;
; 1.732 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 1.997      ;
; 1.747 ; y.S8                                                                                       ; y.S1                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 2.013      ;
; 1.756 ; y.S5                                                                                       ; y.S8                                                                                                                ; Clock        ; Clock       ; 0.000        ; -0.015     ; 2.007      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[0]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[0]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[1]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[1]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[2]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[2]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[3]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[3]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[4]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[4]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S1                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S1                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S2                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S2                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S3                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S3                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S4                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S4                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S5                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S5                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S6                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Data[*]   ; Clock      ; 6.276 ; 6.276 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 2.119 ; 2.119 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 6.276 ; 6.276 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 5.993 ; 5.993 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; 5.870 ; 5.870 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; 5.721 ; 5.721 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; 5.968 ; 5.968 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; 5.887 ; 5.887 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; 5.082 ; 5.082 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 1.672 ; 1.672 ; Rise       ; Clock           ;
; s         ; Clock      ; 2.396 ; 2.396 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Clock      ; -1.366 ; -1.366 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -1.366 ; -1.366 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -5.478 ; -5.478 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -5.303 ; -5.303 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; -5.097 ; -5.097 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; -5.029 ; -5.029 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; -5.230 ; -5.230 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; -5.158 ; -5.158 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; -4.326 ; -4.326 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 0.206  ; 0.206  ; Rise       ; Clock           ;
; s         ; Clock      ; -0.032 ; -0.032 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 6.984 ; 6.984 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 6.984 ; 6.984 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 6.738 ; 6.738 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 6.459 ; 6.459 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 6.368 ; 6.368 ; Rise       ; Clock           ;
;  Addr[4]  ; Clock      ; 6.391 ; 6.391 ; Rise       ; Clock           ;
; Done      ; Clock      ; 6.604 ; 6.604 ; Rise       ; Clock           ;
; Found     ; Clock      ; 9.440 ; 9.440 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 6.368 ; 6.368 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 6.984 ; 6.984 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 6.738 ; 6.738 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 6.459 ; 6.459 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 6.368 ; 6.368 ; Rise       ; Clock           ;
;  Addr[4]  ; Clock      ; 6.391 ; 6.391 ; Rise       ; Clock           ;
; Done      ; Clock      ; 6.604 ; 6.604 ; Rise       ; Clock           ;
; Found     ; Clock      ; 7.322 ; 7.322 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; Data[0]    ; Found       ; 8.150  ; 7.941  ; 7.941  ; 8.150  ;
; Data[1]    ; Found       ; 12.262 ; 12.098 ; 12.098 ; 12.262 ;
; Data[2]    ; Found       ; 12.161 ; 11.745 ; 11.745 ; 12.161 ;
; Data[3]    ; Found       ; 11.881 ; 11.692 ; 11.692 ; 11.881 ;
; Data[4]    ; Found       ; 11.813 ; 11.543 ; 11.543 ; 11.813 ;
; Data[5]    ; Found       ; 12.014 ; 11.790 ; 11.790 ; 12.014 ;
; Data[6]    ; Found       ; 11.942 ; 11.709 ; 11.709 ; 11.942 ;
; Data[7]    ; Found       ; 11.250 ; 10.768 ; 10.768 ; 11.250 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; Data[0]    ; Found       ; 8.150  ; 7.941  ; 7.941  ; 8.150  ;
; Data[1]    ; Found       ; 12.262 ; 12.098 ; 12.098 ; 12.262 ;
; Data[2]    ; Found       ; 12.161 ; 11.745 ; 11.745 ; 12.161 ;
; Data[3]    ; Found       ; 11.881 ; 11.692 ; 11.692 ; 11.881 ;
; Data[4]    ; Found       ; 11.813 ; 11.543 ; 11.543 ; 11.813 ;
; Data[5]    ; Found       ; 12.014 ; 11.790 ; 11.790 ; 12.014 ;
; Data[6]    ; Found       ; 11.942 ; 11.709 ; 11.709 ; 11.942 ;
; Data[7]    ; Found       ; 11.250 ; 10.768 ; 10.768 ; 11.250 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -1.460 ; -22.113       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -2.000 ; -140.380              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg1  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg2  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg3  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg4  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg5  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg6  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg7  ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                         ; Clock        ; Clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.608 ; regne:max_reg|Q[3]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.013     ; 1.627      ;
; -0.544 ; regne:min_reg|Q[4]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.014     ; 1.562      ;
; -0.531 ; regne:min_reg|Q[3]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.014     ; 1.549      ;
; -0.492 ; regne:max_reg|Q[4]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.013     ; 1.511      ;
; -0.478 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.466      ;
; -0.475 ; regne:max_reg|Q[0]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.013     ; 1.494      ;
; -0.455 ; regne:max_reg|Q[1]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.013     ; 1.474      ;
; -0.454 ; regne:min_reg|Q[0]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.014     ; 1.472      ;
; -0.448 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.436      ;
; -0.439 ; regne:min_reg|Q[1]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.014     ; 1.457      ;
; -0.427 ; y.S6                                                                                                                ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.459      ;
; -0.417 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.405      ;
; -0.391 ; regne:max_reg|Q[2]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.013     ; 1.410      ;
; -0.372 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.360      ;
; -0.351 ; y.S7                                                                                                                ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.383      ;
; -0.326 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.314      ;
; -0.319 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.307      ;
; -0.313 ; y.S1                                                                                                                ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.345      ;
; -0.297 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.285      ;
; -0.296 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.284      ;
; -0.291 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ; y.S6                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.279      ;
; -0.289 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.277      ;
; -0.288 ; regne:min_reg|Q[2]                                                                                                  ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.014     ; 1.306      ;
; -0.258 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.246      ;
; -0.250 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ; y.S6                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.238      ;
; -0.213 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.201      ;
; -0.209 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ; y.S6                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.197      ;
; -0.193 ; regne:max_reg|Q[3]                                                                                                  ; y.S2                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.001      ; 1.226      ;
; -0.179 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ; y.S6                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.167      ;
; -0.167 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.155      ;
; -0.151 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ; y.S6                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.139      ;
; -0.138 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.126      ;
; -0.137 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.S7                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.125      ;
; -0.129 ; regne:min_reg|Q[4]                                                                                                  ; y.S2                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.161      ;
; -0.124 ; y.S6                                                                                                                ; regne:min_reg|Q[0]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 1.170      ;
; -0.124 ; y.S6                                                                                                                ; regne:min_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 1.170      ;
; -0.124 ; y.S6                                                                                                                ; regne:min_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 1.170      ;
; -0.124 ; y.S6                                                                                                                ; regne:min_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 1.170      ;
; -0.124 ; y.S6                                                                                                                ; regne:min_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 1.170      ;
; -0.116 ; regne:min_reg|Q[3]                                                                                                  ; y.S2                                                                                                               ; Clock        ; Clock       ; 1.000        ; 0.000      ; 1.148      ;
; -0.114 ; y.S7                                                                                                                ; regne:max_reg|Q[0]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.013      ; 1.159      ;
; -0.114 ; y.S7                                                                                                                ; regne:max_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.013      ; 1.159      ;
; -0.114 ; y.S7                                                                                                                ; regne:max_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.013      ; 1.159      ;
; -0.114 ; y.S7                                                                                                                ; regne:max_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.013      ; 1.159      ;
; -0.114 ; y.S7                                                                                                                ; regne:max_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.013      ; 1.159      ;
; -0.113 ; y.S1                                                                                                                ; regne:min_reg|Q[0]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 1.159      ;
; -0.113 ; y.S1                                                                                                                ; regne:min_reg|Q[4]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 1.159      ;
; -0.113 ; y.S1                                                                                                                ; regne:min_reg|Q[3]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 1.159      ;
; -0.113 ; y.S1                                                                                                                ; regne:min_reg|Q[2]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 1.159      ;
; -0.113 ; y.S1                                                                                                                ; regne:min_reg|Q[1]                                                                                                 ; Clock        ; Clock       ; 1.000        ; 0.014      ; 1.159      ;
; -0.100 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ; y.S6                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.088      ;
; -0.077 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ; y.S8                                                                                                               ; Clock        ; Clock       ; 1.000        ; -0.044     ; 1.065      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; y.S8                                                                                       ; y.S8                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.246 ; y.S3                                                                                       ; y.S4                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.252 ; y.S2                                                                                       ; y.S3                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.404      ;
; 0.317 ; y.S4                                                                                       ; y.S5                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.469      ;
; 0.322 ; shiftr:shift_reg|Q[4]                                                                      ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.475      ;
; 0.359 ; shiftr:shift_reg|Q[4]                                                                      ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; shiftr:shift_reg|Q[1]                                                                      ; regne:max_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; regne:max_reg|Q[4]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.373 ; shiftr:shift_reg|Q[3]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; shiftr:shift_reg|Q[2]                                                                      ; regne:max_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; shiftr:shift_reg|Q[0]                                                                      ; regne:max_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.527      ;
; 0.379 ; regne:max_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.531      ;
; 0.444 ; regne:min_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.595      ;
; 0.445 ; shiftr:shift_reg|Q[0]                                                                      ; regne:min_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.598      ;
; 0.449 ; regne:max_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.601      ;
; 0.456 ; shiftr:shift_reg|Q[1]                                                                      ; regne:min_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.609      ;
; 0.460 ; shiftr:shift_reg|Q[3]                                                                      ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.613      ;
; 0.460 ; shiftr:shift_reg|Q[2]                                                                      ; regne:min_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.613      ;
; 0.498 ; shiftr:shift_reg|Q[1]                                                                      ; regne:max_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; y.S5                                                                                       ; y.S6                                                                                                                ; Clock        ; Clock       ; 0.000        ; -0.014     ; 0.637      ;
; 0.499 ; regne:max_reg|Q[4]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.651      ;
; 0.501 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.653      ;
; 0.513 ; shiftr:shift_reg|Q[3]                                                                      ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.665      ;
; 0.514 ; shiftr:shift_reg|Q[2]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.666      ;
; 0.515 ; shiftr:shift_reg|Q[0]                                                                      ; regne:max_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.667      ;
; 0.519 ; regne:max_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.671      ;
; 0.521 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.673      ;
; 0.533 ; shiftr:shift_reg|Q[1]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.685      ;
; 0.536 ; regne:min_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.687      ;
; 0.536 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.688      ;
; 0.538 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.689      ;
; 0.539 ; regne:min_reg|Q[4]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.690      ;
; 0.546 ; shiftr:shift_reg|Q[0]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.049      ; 0.733      ;
; 0.549 ; shiftr:shift_reg|Q[2]                                                                      ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.701      ;
; 0.550 ; shiftr:shift_reg|Q[0]                                                                      ; regne:max_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.702      ;
; 0.554 ; shiftr:shift_reg|Q[1]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock        ; Clock       ; 0.000        ; 0.049      ; 0.741      ;
; 0.554 ; regne:max_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.706      ;
; 0.556 ; shiftr:shift_reg|Q[2]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock        ; Clock       ; 0.000        ; 0.049      ; 0.743      ;
; 0.556 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.708      ;
; 0.567 ; shiftr:shift_reg|Q[3]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock        ; Clock       ; 0.000        ; 0.049      ; 0.754      ;
; 0.568 ; shiftr:shift_reg|Q[1]                                                                      ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.720      ;
; 0.571 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.723      ;
; 0.582 ; regne:min_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.733      ;
; 0.583 ; shiftr:shift_reg|Q[0]                                                                      ; regne:min_reg|Q[1]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.736      ;
; 0.585 ; shiftr:shift_reg|Q[0]                                                                      ; regne:max_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.737      ;
; 0.587 ; shiftr:shift_reg|Q[4]                                                                      ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock        ; Clock       ; 0.000        ; 0.049      ; 0.774      ;
; 0.589 ; regne:max_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; regne:max_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.741      ;
; 0.591 ; y.S2                                                                                       ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.742      ;
; 0.591 ; y.S2                                                                                       ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.742      ;
; 0.591 ; y.S2                                                                                       ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.742      ;
; 0.591 ; y.S2                                                                                       ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.742      ;
; 0.591 ; y.S2                                                                                       ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.742      ;
; 0.591 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.743      ;
; 0.594 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.745      ;
; 0.600 ; shiftr:shift_reg|Q[3]                                                                      ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.753      ;
; 0.600 ; shiftr:shift_reg|Q[2]                                                                      ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.753      ;
; 0.606 ; regne:max_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.758      ;
; 0.617 ; regne:min_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.768      ;
; 0.620 ; shiftr:shift_reg|Q[0]                                                                      ; regne:max_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.772      ;
; 0.621 ; regne:min_reg|Q[4]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.773      ;
; 0.621 ; regne:max_reg|Q[3]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.774      ;
; 0.624 ; regne:max_reg|Q[3]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.776      ;
; 0.626 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.778      ;
; 0.629 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.780      ;
; 0.629 ; regne:max_reg|Q[4]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.782      ;
; 0.632 ; y.S5                                                                                       ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; -0.014     ; 0.770      ;
; 0.635 ; shiftr:shift_reg|Q[2]                                                                      ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.788      ;
; 0.650 ; shiftr:shift_reg|Q[1]                                                                      ; regne:min_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.803      ;
; 0.661 ; regne:max_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.813      ;
; 0.664 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.815      ;
; 0.674 ; regne:min_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.825      ;
; 0.677 ; shiftr:shift_reg|Q[0]                                                                      ; regne:min_reg|Q[2]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.830      ;
; 0.678 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.829      ;
; 0.679 ; regne:min_reg|Q[4]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.830      ;
; 0.685 ; shiftr:shift_reg|Q[1]                                                                      ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.838      ;
; 0.690 ; y.S1                                                                                       ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.014      ; 0.856      ;
; 0.699 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.850      ;
; 0.705 ; regne:min_reg|Q[3]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.857      ;
; 0.709 ; regne:min_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.860      ;
; 0.712 ; shiftr:shift_reg|Q[0]                                                                      ; regne:min_reg|Q[3]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.865      ;
; 0.713 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[2]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.864      ;
; 0.720 ; shiftr:shift_reg|Q[1]                                                                      ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.873      ;
; 0.728 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; y.S7                                                                                                                ; Clock        ; Clock       ; 0.000        ; -0.044     ; 0.836      ;
; 0.728 ; y.S7                                                                                       ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.014      ; 0.894      ;
; 0.734 ; regne:min_reg|Q[0]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.885      ;
; 0.744 ; regne:min_reg|Q[2]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.895      ;
; 0.747 ; shiftr:shift_reg|Q[0]                                                                      ; regne:min_reg|Q[4]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.900      ;
; 0.748 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[3]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.899      ;
; 0.753 ; regne:min_reg|Q[2]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.763 ; regne:max_reg|Q[2]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.916      ;
; 0.771 ; y.S1                                                                                       ; y.S1                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.783 ; regne:min_reg|Q[1]                                                                         ; shiftr:shift_reg|Q[4]                                                                                               ; Clock        ; Clock       ; 0.000        ; -0.001     ; 0.934      ;
; 0.792 ; y.S5                                                                                       ; y.S8                                                                                                                ; Clock        ; Clock       ; 0.000        ; -0.014     ; 0.930      ;
; 0.792 ; y.S8                                                                                       ; y.S1                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.944      ;
; 0.804 ; y.S6                                                                                       ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.014      ; 0.970      ;
; 0.822 ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7] ; y.S6                                                                                                                ; Clock        ; Clock       ; 0.000        ; -0.044     ; 0.930      ;
; 0.827 ; regne:max_reg|Q[1]                                                                         ; y.S2                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.001      ; 0.980      ;
; 0.839 ; y.S1                                                                                       ; regne:max_reg|Q[0]                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.013      ; 1.004      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; memory_block:mem_blk|altsyncram:altsyncram_component|altsyncram_2cc1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock ; Rise       ; Clock                                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:max_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:max_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[0]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[1]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[2]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[3]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; regne:min_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; regne:min_reg|Q[4]                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[0]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[0]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[1]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[1]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[2]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[2]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[3]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[3]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; shiftr:shift_reg|Q[4]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; shiftr:shift_reg|Q[4]                                                                                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S1                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S1                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S2                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S2                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S3                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S3                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S4                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S4                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S5                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; y.S5                                                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; y.S6                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Data[*]   ; Clock      ; 3.180 ; 3.180 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 0.701 ; 0.701 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 3.180 ; 3.180 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 3.052 ; 3.052 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; 2.988 ; 2.988 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; 2.907 ; 2.907 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; 3.028 ; 3.028 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; 2.990 ; 2.990 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; 2.681 ; 2.681 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 0.560 ; 0.560 ; Rise       ; Clock           ;
; s         ; Clock      ; 0.842 ; 0.842 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Clock      ; -0.362 ; -0.362 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -0.362 ; -0.362 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -2.826 ; -2.826 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -2.730 ; -2.730 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; -2.648 ; -2.648 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; -2.597 ; -2.597 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; -2.717 ; -2.717 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; -2.665 ; -2.665 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; -2.325 ; -2.325 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 0.315  ; 0.315  ; Rise       ; Clock           ;
; s         ; Clock      ; 0.217  ; 0.217  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 3.813 ; 3.813 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 3.813 ; 3.813 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 3.699 ; 3.699 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 3.625 ; 3.625 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 3.578 ; 3.578 ; Rise       ; Clock           ;
;  Addr[4]  ; Clock      ; 3.588 ; 3.588 ; Rise       ; Clock           ;
; Done      ; Clock      ; 3.685 ; 3.685 ; Rise       ; Clock           ;
; Found     ; Clock      ; 4.926 ; 4.926 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 3.578 ; 3.578 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 3.813 ; 3.813 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 3.699 ; 3.699 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 3.625 ; 3.625 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 3.578 ; 3.578 ; Rise       ; Clock           ;
;  Addr[4]  ; Clock      ; 3.588 ; 3.588 ; Rise       ; Clock           ;
; Done      ; Clock      ; 3.685 ; 3.685 ; Rise       ; Clock           ;
; Found     ; Clock      ; 3.988 ; 3.988 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Data[0]    ; Found       ; 4.089 ; 4.005 ; 4.005 ; 4.089 ;
; Data[1]    ; Found       ; 6.553 ; 6.484 ; 6.484 ; 6.553 ;
; Data[2]    ; Found       ; 6.500 ; 6.316 ; 6.316 ; 6.500 ;
; Data[3]    ; Found       ; 6.375 ; 6.292 ; 6.292 ; 6.375 ;
; Data[4]    ; Found       ; 6.324 ; 6.211 ; 6.211 ; 6.324 ;
; Data[5]    ; Found       ; 6.444 ; 6.332 ; 6.332 ; 6.444 ;
; Data[6]    ; Found       ; 6.392 ; 6.294 ; 6.294 ; 6.392 ;
; Data[7]    ; Found       ; 6.129 ; 5.911 ; 5.911 ; 6.129 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Data[0]    ; Found       ; 4.089 ; 4.005 ; 4.005 ; 4.089 ;
; Data[1]    ; Found       ; 6.553 ; 6.484 ; 6.484 ; 6.553 ;
; Data[2]    ; Found       ; 6.500 ; 6.316 ; 6.316 ; 6.500 ;
; Data[3]    ; Found       ; 6.375 ; 6.292 ; 6.292 ; 6.375 ;
; Data[4]    ; Found       ; 6.324 ; 6.211 ; 6.211 ; 6.324 ;
; Data[5]    ; Found       ; 6.444 ; 6.332 ; 6.332 ; 6.444 ;
; Data[6]    ; Found       ; 6.392 ; 6.294 ; 6.294 ; 6.392 ;
; Data[7]    ; Found       ; 6.129 ; 5.911 ; 5.911 ; 6.129 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.601  ; 0.215 ; N/A      ; N/A     ; -2.000              ;
;  Clock           ; -2.601  ; 0.215 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -61.533 ; 0.0   ; 0.0      ; 0.0     ; -140.38             ;
;  Clock           ; -61.533 ; 0.000 ; N/A      ; N/A     ; -140.380            ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Data[*]   ; Clock      ; 6.276 ; 6.276 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; 2.119 ; 2.119 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; 6.276 ; 6.276 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; 5.993 ; 5.993 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; 5.870 ; 5.870 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; 5.721 ; 5.721 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; 5.968 ; 5.968 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; 5.887 ; 5.887 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; 5.082 ; 5.082 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 1.672 ; 1.672 ; Rise       ; Clock           ;
; s         ; Clock      ; 2.396 ; 2.396 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; Data[*]   ; Clock      ; -0.362 ; -0.362 ; Rise       ; Clock           ;
;  Data[0]  ; Clock      ; -0.362 ; -0.362 ; Rise       ; Clock           ;
;  Data[1]  ; Clock      ; -2.826 ; -2.826 ; Rise       ; Clock           ;
;  Data[2]  ; Clock      ; -2.730 ; -2.730 ; Rise       ; Clock           ;
;  Data[3]  ; Clock      ; -2.648 ; -2.648 ; Rise       ; Clock           ;
;  Data[4]  ; Clock      ; -2.597 ; -2.597 ; Rise       ; Clock           ;
;  Data[5]  ; Clock      ; -2.717 ; -2.717 ; Rise       ; Clock           ;
;  Data[6]  ; Clock      ; -2.665 ; -2.665 ; Rise       ; Clock           ;
;  Data[7]  ; Clock      ; -2.325 ; -2.325 ; Rise       ; Clock           ;
; Resetn    ; Clock      ; 0.315  ; 0.315  ; Rise       ; Clock           ;
; s         ; Clock      ; 0.217  ; 0.217  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 6.984 ; 6.984 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 6.984 ; 6.984 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 6.738 ; 6.738 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 6.459 ; 6.459 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 6.368 ; 6.368 ; Rise       ; Clock           ;
;  Addr[4]  ; Clock      ; 6.391 ; 6.391 ; Rise       ; Clock           ;
; Done      ; Clock      ; 6.604 ; 6.604 ; Rise       ; Clock           ;
; Found     ; Clock      ; 9.440 ; 9.440 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Addr[*]   ; Clock      ; 3.578 ; 3.578 ; Rise       ; Clock           ;
;  Addr[0]  ; Clock      ; 3.813 ; 3.813 ; Rise       ; Clock           ;
;  Addr[1]  ; Clock      ; 3.699 ; 3.699 ; Rise       ; Clock           ;
;  Addr[2]  ; Clock      ; 3.625 ; 3.625 ; Rise       ; Clock           ;
;  Addr[3]  ; Clock      ; 3.578 ; 3.578 ; Rise       ; Clock           ;
;  Addr[4]  ; Clock      ; 3.588 ; 3.588 ; Rise       ; Clock           ;
; Done      ; Clock      ; 3.685 ; 3.685 ; Rise       ; Clock           ;
; Found     ; Clock      ; 3.988 ; 3.988 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; Data[0]    ; Found       ; 8.150  ; 7.941  ; 7.941  ; 8.150  ;
; Data[1]    ; Found       ; 12.262 ; 12.098 ; 12.098 ; 12.262 ;
; Data[2]    ; Found       ; 12.161 ; 11.745 ; 11.745 ; 12.161 ;
; Data[3]    ; Found       ; 11.881 ; 11.692 ; 11.692 ; 11.881 ;
; Data[4]    ; Found       ; 11.813 ; 11.543 ; 11.543 ; 11.813 ;
; Data[5]    ; Found       ; 12.014 ; 11.790 ; 11.790 ; 12.014 ;
; Data[6]    ; Found       ; 11.942 ; 11.709 ; 11.709 ; 11.942 ;
; Data[7]    ; Found       ; 11.250 ; 10.768 ; 10.768 ; 11.250 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Data[0]    ; Found       ; 4.089 ; 4.005 ; 4.005 ; 4.089 ;
; Data[1]    ; Found       ; 6.553 ; 6.484 ; 6.484 ; 6.553 ;
; Data[2]    ; Found       ; 6.500 ; 6.316 ; 6.316 ; 6.500 ;
; Data[3]    ; Found       ; 6.375 ; 6.292 ; 6.292 ; 6.375 ;
; Data[4]    ; Found       ; 6.324 ; 6.211 ; 6.211 ; 6.324 ;
; Data[5]    ; Found       ; 6.444 ; 6.332 ; 6.332 ; 6.444 ;
; Data[6]    ; Found       ; 6.392 ; 6.294 ; 6.294 ; 6.392 ;
; Data[7]    ; Found       ; 6.129 ; 5.911 ; 5.911 ; 6.129 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 251      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 251      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 58    ; 58   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 23    ; 23   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 16 01:28:07 2020
Info: Command: quartus_sta L11P2 -c L11P2
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Critical Warning (332012): Synopsys Design Constraints File file not found: 'L11P2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.601
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.601       -61.533 Clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -140.380 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -22.113 Clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -140.380 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 524 megabytes
    Info: Processing ended: Mon Nov 16 01:28:09 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


