============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 14:47:23 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(757)
HDL-1007 : undeclared symbol 'sdcard_rd_start', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(758)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.342939s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (75.6%)

RUN-1004 : used memory is 275 MB, reserved memory is 245 MB, peak memory is 280 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 97079145791488"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4209067950080"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 97079145791488"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 86444806766592"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4209067950080"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10028 instances
RUN-0007 : 6230 luts, 2948 seqs, 467 mslices, 247 lslices, 105 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11201 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6637 nets have 2 pins
RUN-1001 : 3275 nets have [3 - 5] pins
RUN-1001 : 767 nets have [6 - 10] pins
RUN-1001 : 302 nets have [11 - 20] pins
RUN-1001 : 199 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1294     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     623     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  59   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 75
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10026 instances, 6230 luts, 2948 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47540, tnet num: 11199, tinst num: 10026, tnode num: 57333, tedge num: 77725.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.027732s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (73.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.76358e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10026.
PHY-3001 : Level 1 #clusters 1443.
PHY-3001 : End clustering;  0.084280s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (55.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 775196, overlap = 320.25
PHY-3002 : Step(2): len = 660426, overlap = 374.969
PHY-3002 : Step(3): len = 491178, overlap = 466.812
PHY-3002 : Step(4): len = 435097, overlap = 487.344
PHY-3002 : Step(5): len = 348783, overlap = 560.75
PHY-3002 : Step(6): len = 306563, overlap = 618.719
PHY-3002 : Step(7): len = 245012, overlap = 675.781
PHY-3002 : Step(8): len = 221832, overlap = 723.062
PHY-3002 : Step(9): len = 185553, overlap = 766.594
PHY-3002 : Step(10): len = 169201, overlap = 793.25
PHY-3002 : Step(11): len = 148611, overlap = 811.781
PHY-3002 : Step(12): len = 136814, overlap = 825.219
PHY-3002 : Step(13): len = 129366, overlap = 836.375
PHY-3002 : Step(14): len = 120750, overlap = 839.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.2541e-06
PHY-3002 : Step(15): len = 133984, overlap = 790.125
PHY-3002 : Step(16): len = 188916, overlap = 703.844
PHY-3002 : Step(17): len = 204535, overlap = 648.938
PHY-3002 : Step(18): len = 206686, overlap = 584.719
PHY-3002 : Step(19): len = 201545, overlap = 541.094
PHY-3002 : Step(20): len = 193526, overlap = 532.75
PHY-3002 : Step(21): len = 185618, overlap = 542.062
PHY-3002 : Step(22): len = 179062, overlap = 600.25
PHY-3002 : Step(23): len = 174528, overlap = 614.656
PHY-3002 : Step(24): len = 168933, overlap = 633.75
PHY-3002 : Step(25): len = 166540, overlap = 642.281
PHY-3002 : Step(26): len = 164213, overlap = 655.531
PHY-3002 : Step(27): len = 162519, overlap = 658.969
PHY-3002 : Step(28): len = 161486, overlap = 634.719
PHY-3002 : Step(29): len = 160416, overlap = 617.062
PHY-3002 : Step(30): len = 160675, overlap = 611.969
PHY-3002 : Step(31): len = 161582, overlap = 602.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.50819e-06
PHY-3002 : Step(32): len = 167354, overlap = 584.344
PHY-3002 : Step(33): len = 178977, overlap = 586.5
PHY-3002 : Step(34): len = 188145, overlap = 574.031
PHY-3002 : Step(35): len = 193532, overlap = 572.219
PHY-3002 : Step(36): len = 193808, overlap = 570.594
PHY-3002 : Step(37): len = 193684, overlap = 580.875
PHY-3002 : Step(38): len = 192383, overlap = 583.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.01638e-06
PHY-3002 : Step(39): len = 202480, overlap = 565.75
PHY-3002 : Step(40): len = 216248, overlap = 532.062
PHY-3002 : Step(41): len = 226122, overlap = 488.094
PHY-3002 : Step(42): len = 231696, overlap = 460.375
PHY-3002 : Step(43): len = 232885, overlap = 449.312
PHY-3002 : Step(44): len = 233262, overlap = 447.406
PHY-3002 : Step(45): len = 232297, overlap = 447.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.80328e-05
PHY-3002 : Step(46): len = 246698, overlap = 411.312
PHY-3002 : Step(47): len = 269166, overlap = 343.562
PHY-3002 : Step(48): len = 279397, overlap = 320.781
PHY-3002 : Step(49): len = 281714, overlap = 313.188
PHY-3002 : Step(50): len = 280474, overlap = 323.969
PHY-3002 : Step(51): len = 278569, overlap = 314.719
PHY-3002 : Step(52): len = 276508, overlap = 311.25
PHY-3002 : Step(53): len = 275337, overlap = 315.25
PHY-3002 : Step(54): len = 274817, overlap = 306.469
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.60655e-05
PHY-3002 : Step(55): len = 289820, overlap = 267.156
PHY-3002 : Step(56): len = 307739, overlap = 228.156
PHY-3002 : Step(57): len = 317372, overlap = 216.5
PHY-3002 : Step(58): len = 321095, overlap = 201.188
PHY-3002 : Step(59): len = 322741, overlap = 202.562
PHY-3002 : Step(60): len = 324320, overlap = 209.094
PHY-3002 : Step(61): len = 323350, overlap = 208.594
PHY-3002 : Step(62): len = 322336, overlap = 205.312
PHY-3002 : Step(63): len = 322374, overlap = 189.438
PHY-3002 : Step(64): len = 322648, overlap = 180.5
PHY-3002 : Step(65): len = 322215, overlap = 179.062
PHY-3002 : Step(66): len = 321620, overlap = 182.812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.21311e-05
PHY-3002 : Step(67): len = 336338, overlap = 175.406
PHY-3002 : Step(68): len = 346953, overlap = 158.719
PHY-3002 : Step(69): len = 350102, overlap = 151.906
PHY-3002 : Step(70): len = 352691, overlap = 149.688
PHY-3002 : Step(71): len = 355831, overlap = 136.938
PHY-3002 : Step(72): len = 357310, overlap = 122.156
PHY-3002 : Step(73): len = 356283, overlap = 125.188
PHY-3002 : Step(74): len = 356315, overlap = 136.719
PHY-3002 : Step(75): len = 357193, overlap = 135.219
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000144262
PHY-3002 : Step(76): len = 369275, overlap = 128
PHY-3002 : Step(77): len = 379224, overlap = 118.031
PHY-3002 : Step(78): len = 380348, overlap = 103.938
PHY-3002 : Step(79): len = 382519, overlap = 104.062
PHY-3002 : Step(80): len = 387574, overlap = 106.281
PHY-3002 : Step(81): len = 390767, overlap = 107.5
PHY-3002 : Step(82): len = 389334, overlap = 102.969
PHY-3002 : Step(83): len = 388834, overlap = 88.6875
PHY-3002 : Step(84): len = 389238, overlap = 85.6562
PHY-3002 : Step(85): len = 388728, overlap = 83.9688
PHY-3002 : Step(86): len = 387290, overlap = 84.2188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000280322
PHY-3002 : Step(87): len = 394200, overlap = 74.0938
PHY-3002 : Step(88): len = 399323, overlap = 70.75
PHY-3002 : Step(89): len = 400903, overlap = 71.5312
PHY-3002 : Step(90): len = 402391, overlap = 67.3125
PHY-3002 : Step(91): len = 404822, overlap = 70.7188
PHY-3002 : Step(92): len = 406549, overlap = 68.625
PHY-3002 : Step(93): len = 406805, overlap = 71
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000525654
PHY-3002 : Step(94): len = 411361, overlap = 66.5312
PHY-3002 : Step(95): len = 415694, overlap = 62.7812
PHY-3002 : Step(96): len = 417075, overlap = 62.8125
PHY-3002 : Step(97): len = 418972, overlap = 68.5312
PHY-3002 : Step(98): len = 421662, overlap = 65.4062
PHY-3002 : Step(99): len = 423308, overlap = 67.1875
PHY-3002 : Step(100): len = 423018, overlap = 68.875
PHY-3002 : Step(101): len = 423345, overlap = 69.5312
PHY-3002 : Step(102): len = 424310, overlap = 69.7812
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00105131
PHY-3002 : Step(103): len = 427186, overlap = 73.5625
PHY-3002 : Step(104): len = 430883, overlap = 71.4062
PHY-3002 : Step(105): len = 431493, overlap = 73.2188
PHY-3002 : Step(106): len = 432262, overlap = 72.2812
PHY-3002 : Step(107): len = 434112, overlap = 73.0312
PHY-3002 : Step(108): len = 437141, overlap = 72.1875
PHY-3002 : Step(109): len = 438183, overlap = 73.5312
PHY-3002 : Step(110): len = 439553, overlap = 66.7812
PHY-3002 : Step(111): len = 443520, overlap = 61.5312
PHY-3002 : Step(112): len = 445876, overlap = 63.5625
PHY-3002 : Step(113): len = 446164, overlap = 64.125
PHY-3002 : Step(114): len = 446922, overlap = 63.5
PHY-3002 : Step(115): len = 447720, overlap = 61.3125
PHY-3002 : Step(116): len = 448168, overlap = 57.75
PHY-3002 : Step(117): len = 448251, overlap = 54.8125
PHY-3002 : Step(118): len = 448573, overlap = 53.8125
PHY-3002 : Step(119): len = 448712, overlap = 52.1875
PHY-3002 : Step(120): len = 448773, overlap = 52.1875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00178073
PHY-3002 : Step(121): len = 450222, overlap = 52.7188
PHY-3002 : Step(122): len = 451418, overlap = 52.7188
PHY-3002 : Step(123): len = 451753, overlap = 53.2188
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0028886
PHY-3002 : Step(124): len = 452654, overlap = 54.2188
PHY-3002 : Step(125): len = 454614, overlap = 55.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017468s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11201.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 609472, over cnt = 1275(3%), over = 7095, worst = 32
PHY-1001 : End global iterations;  0.331403s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (42.4%)

PHY-1001 : Congestion index: top1 = 88.47, top5 = 62.53, top10 = 51.56, top15 = 45.49.
PHY-3001 : End congestion estimation;  0.443352s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (38.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.410822s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (64.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000176839
PHY-3002 : Step(126): len = 503733, overlap = 11.125
PHY-3002 : Step(127): len = 504000, overlap = 9.71875
PHY-3002 : Step(128): len = 499641, overlap = 8.15625
PHY-3002 : Step(129): len = 498110, overlap = 7
PHY-3002 : Step(130): len = 500116, overlap = 6.875
PHY-3002 : Step(131): len = 500854, overlap = 9.25
PHY-3002 : Step(132): len = 498976, overlap = 9.96875
PHY-3002 : Step(133): len = 496852, overlap = 11.5625
PHY-3002 : Step(134): len = 494601, overlap = 14.625
PHY-3002 : Step(135): len = 492768, overlap = 17.1875
PHY-3002 : Step(136): len = 490309, overlap = 20.4688
PHY-3002 : Step(137): len = 487634, overlap = 22.3125
PHY-3002 : Step(138): len = 487057, overlap = 21.75
PHY-3002 : Step(139): len = 485642, overlap = 21.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000353679
PHY-3002 : Step(140): len = 486980, overlap = 21.2188
PHY-3002 : Step(141): len = 493369, overlap = 21.0625
PHY-3002 : Step(142): len = 495271, overlap = 20.0625
PHY-3002 : Step(143): len = 496877, overlap = 19.2188
PHY-3002 : Step(144): len = 498067, overlap = 19.9062
PHY-3002 : Step(145): len = 496335, overlap = 18.8125
PHY-3002 : Step(146): len = 496295, overlap = 18.125
PHY-3002 : Step(147): len = 494777, overlap = 17.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000707358
PHY-3002 : Step(148): len = 497193, overlap = 18.2812
PHY-3002 : Step(149): len = 502945, overlap = 12.5312
PHY-3002 : Step(150): len = 508696, overlap = 9.15625
PHY-3002 : Step(151): len = 508128, overlap = 6.0625
PHY-3002 : Step(152): len = 506428, overlap = 5.09375
PHY-3002 : Step(153): len = 504813, overlap = 3.8125
PHY-3002 : Step(154): len = 504287, overlap = 2.96875
PHY-3002 : Step(155): len = 504842, overlap = 2.0625
PHY-3002 : Step(156): len = 504198, overlap = 2.1875
PHY-3002 : Step(157): len = 503671, overlap = 0.5625
PHY-3002 : Step(158): len = 503701, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 86/11201.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 608656, over cnt = 1750(4%), over = 6936, worst = 48
PHY-1001 : End global iterations;  0.404832s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (38.6%)

PHY-1001 : Congestion index: top1 = 69.29, top5 = 54.74, top10 = 47.72, top15 = 43.50.
PHY-3001 : End congestion estimation;  0.531547s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (44.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.447129s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (41.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000141217
PHY-3002 : Step(159): len = 502879, overlap = 84
PHY-3002 : Step(160): len = 503511, overlap = 68.3125
PHY-3002 : Step(161): len = 496782, overlap = 62.875
PHY-3002 : Step(162): len = 493030, overlap = 56.5938
PHY-3002 : Step(163): len = 487609, overlap = 47.5
PHY-3002 : Step(164): len = 484389, overlap = 40.25
PHY-3002 : Step(165): len = 481540, overlap = 48.0938
PHY-3002 : Step(166): len = 477599, overlap = 49.8125
PHY-3002 : Step(167): len = 474992, overlap = 49.6875
PHY-3002 : Step(168): len = 471618, overlap = 53.4375
PHY-3002 : Step(169): len = 468744, overlap = 53.7188
PHY-3002 : Step(170): len = 465972, overlap = 51.9688
PHY-3002 : Step(171): len = 463541, overlap = 51.5938
PHY-3002 : Step(172): len = 461179, overlap = 51.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000282434
PHY-3002 : Step(173): len = 463332, overlap = 47.6875
PHY-3002 : Step(174): len = 465919, overlap = 40.5625
PHY-3002 : Step(175): len = 468300, overlap = 37.0625
PHY-3002 : Step(176): len = 469722, overlap = 36.5312
PHY-3002 : Step(177): len = 470685, overlap = 34.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000564867
PHY-3002 : Step(178): len = 473701, overlap = 31.4062
PHY-3002 : Step(179): len = 478544, overlap = 30.4375
PHY-3002 : Step(180): len = 483432, overlap = 26.8438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47540, tnet num: 11199, tinst num: 10026, tnode num: 57333, tedge num: 77725.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 218.53 peak overflow 2.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 183/11201.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 591152, over cnt = 1893(5%), over = 6430, worst = 26
PHY-1001 : End global iterations;  0.453003s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (82.8%)

PHY-1001 : Congestion index: top1 = 64.72, top5 = 51.50, top10 = 45.30, top15 = 41.54.
PHY-1001 : End incremental global routing;  0.591268s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (76.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11199 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.419465s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (78.2%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 105 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9914 has valid locations, 35 needs to be replaced
PHY-3001 : design contains 10056 instances, 6237 luts, 2971 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 486446
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9407/11231.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 594256, over cnt = 1902(5%), over = 6467, worst = 26
PHY-1001 : End global iterations;  0.075143s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (83.2%)

PHY-1001 : Congestion index: top1 = 64.63, top5 = 51.65, top10 = 45.43, top15 = 41.65.
PHY-3001 : End congestion estimation;  0.226581s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (89.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47660, tnet num: 11229, tinst num: 10056, tnode num: 57522, tedge num: 77905.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.198780s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (58.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(181): len = 486164, overlap = 0
PHY-3002 : Step(182): len = 486099, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9416/11231.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 593704, over cnt = 1898(5%), over = 6468, worst = 26
PHY-1001 : End global iterations;  0.068452s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (114.1%)

PHY-1001 : Congestion index: top1 = 64.63, top5 = 51.66, top10 = 45.41, top15 = 41.62.
PHY-3001 : End congestion estimation;  0.217825s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (78.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.431412s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (36.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000642319
PHY-3002 : Step(183): len = 486099, overlap = 26.7812
PHY-3002 : Step(184): len = 486099, overlap = 26.7812
PHY-3001 : Final: Len = 486099, Over = 26.7812
PHY-3001 : End incremental placement;  2.334373s wall, 1.343750s user + 0.062500s system = 1.406250s CPU (60.2%)

OPT-1001 : Total overflow 218.78 peak overflow 2.59
OPT-1001 : End high-fanout net optimization;  3.592252s wall, 2.265625s user + 0.109375s system = 2.375000s CPU (66.1%)

OPT-1001 : Current memory(MB): used = 511, reserve = 491, peak = 520.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9416/11231.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 593904, over cnt = 1893(5%), over = 6396, worst = 26
PHY-1002 : len = 621592, over cnt = 1208(3%), over = 3166, worst = 22
PHY-1002 : len = 643728, over cnt = 474(1%), over = 1126, worst = 22
PHY-1002 : len = 652936, over cnt = 141(0%), over = 264, worst = 13
PHY-1002 : len = 655528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.595404s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (63.0%)

PHY-1001 : Congestion index: top1 = 54.68, top5 = 46.19, top10 = 42.12, top15 = 39.48.
OPT-1001 : End congestion update;  0.734876s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (65.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.333647s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (60.9%)

OPT-0007 : Start: WNS -3345 TNS -95066 NUM_FEPS 132
OPT-0007 : Iter 1: improved WNS -3345 TNS -88203 NUM_FEPS 131 with 47 cells processed and 2366 slack improved
OPT-0007 : Iter 2: improved WNS -3345 TNS -88538 NUM_FEPS 137 with 9 cells processed and 600 slack improved
OPT-0007 : Iter 3: improved WNS -3345 TNS -87741 NUM_FEPS 143 with 3 cells processed and 200 slack improved
OPT-1001 : End global optimization;  1.087125s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (67.6%)

OPT-1001 : Current memory(MB): used = 511, reserve = 491, peak = 520.
OPT-1001 : End physical optimization;  5.763549s wall, 3.437500s user + 0.156250s system = 3.593750s CPU (62.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6237 LUT to BLE ...
SYN-4008 : Packed 6237 LUT and 1192 SEQ to BLE.
SYN-4003 : Packing 1779 remaining SEQ's ...
SYN-4005 : Packed 1374 SEQ with LUT/SLICE
SYN-4006 : 3791 single LUT's are left
SYN-4006 : 405 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6642/8068 primitive instances ...
PHY-3001 : End packing;  0.429861s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (72.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4503 instances
RUN-1001 : 2183 mslices, 2184 lslices, 105 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10228 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5395 nets have 2 pins
RUN-1001 : 3412 nets have [3 - 5] pins
RUN-1001 : 856 nets have [6 - 10] pins
RUN-1001 : 335 nets have [11 - 20] pins
RUN-1001 : 215 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4501 instances, 4367 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 495272, Over = 93.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5138/10228.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 641384, over cnt = 1161(3%), over = 1740, worst = 9
PHY-1002 : len = 645688, over cnt = 632(1%), over = 854, worst = 9
PHY-1002 : len = 650296, over cnt = 325(0%), over = 445, worst = 6
PHY-1002 : len = 652464, over cnt = 226(0%), over = 312, worst = 6
PHY-1002 : len = 657400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.708045s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (39.7%)

PHY-1001 : Congestion index: top1 = 53.77, top5 = 46.22, top10 = 42.15, top15 = 39.42.
PHY-3001 : End congestion estimation;  0.920607s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (45.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44929, tnet num: 10226, tinst num: 4501, tnode num: 52687, tedge num: 75916.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.281621s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (68.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.24371e-05
PHY-3002 : Step(185): len = 486409, overlap = 87.5
PHY-3002 : Step(186): len = 480492, overlap = 103.75
PHY-3002 : Step(187): len = 477382, overlap = 114.25
PHY-3002 : Step(188): len = 475611, overlap = 113
PHY-3002 : Step(189): len = 474911, overlap = 116.75
PHY-3002 : Step(190): len = 474223, overlap = 118.75
PHY-3002 : Step(191): len = 473909, overlap = 120.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000144874
PHY-3002 : Step(192): len = 480907, overlap = 110.5
PHY-3002 : Step(193): len = 486319, overlap = 101
PHY-3002 : Step(194): len = 487712, overlap = 94.25
PHY-3002 : Step(195): len = 489498, overlap = 89
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000289749
PHY-3002 : Step(196): len = 496807, overlap = 81
PHY-3002 : Step(197): len = 504479, overlap = 72.5
PHY-3002 : Step(198): len = 510716, overlap = 63
PHY-3002 : Step(199): len = 509010, overlap = 66
PHY-3002 : Step(200): len = 507756, overlap = 67
PHY-3002 : Step(201): len = 507316, overlap = 68.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.902114s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 544254
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 561/10228.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 665744, over cnt = 1481(4%), over = 2582, worst = 7
PHY-1002 : len = 676832, over cnt = 836(2%), over = 1226, worst = 7
PHY-1002 : len = 688360, over cnt = 219(0%), over = 304, worst = 5
PHY-1002 : len = 691216, over cnt = 45(0%), over = 60, worst = 3
PHY-1002 : len = 691960, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.031723s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (42.4%)

PHY-1001 : Congestion index: top1 = 51.62, top5 = 45.28, top10 = 41.90, top15 = 39.55.
PHY-3001 : End congestion estimation;  1.245595s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (36.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.412100s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (79.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166833
PHY-3002 : Step(202): len = 529847, overlap = 12.75
PHY-3002 : Step(203): len = 522127, overlap = 20.75
PHY-3002 : Step(204): len = 515096, overlap = 32
PHY-3002 : Step(205): len = 510874, overlap = 40.75
PHY-3002 : Step(206): len = 507333, overlap = 45.75
PHY-3002 : Step(207): len = 505276, overlap = 54.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000333667
PHY-3002 : Step(208): len = 512565, overlap = 48
PHY-3002 : Step(209): len = 515500, overlap = 44.5
PHY-3002 : Step(210): len = 517896, overlap = 44.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000667333
PHY-3002 : Step(211): len = 522827, overlap = 39.75
PHY-3002 : Step(212): len = 529846, overlap = 36
PHY-3002 : Step(213): len = 533843, overlap = 28.25
PHY-3002 : Step(214): len = 535767, overlap = 31.5
PHY-3002 : Step(215): len = 536312, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010823s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 549529, Over = 0
PHY-3001 : Spreading special nets. 23 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026767s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.7%)

PHY-3001 : 32 instances has been re-located, deltaX = 9, deltaY = 18, maxDist = 2.
PHY-3001 : Final: Len = 549891, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44929, tnet num: 10226, tinst num: 4501, tnode num: 52687, tedge num: 75916.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.007333s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (51.2%)

RUN-1004 : used memory is 479 MB, reserved memory is 467 MB, peak memory is 532 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2461/10228.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 683232, over cnt = 1418(4%), over = 2196, worst = 8
PHY-1002 : len = 691448, over cnt = 708(2%), over = 957, worst = 6
PHY-1002 : len = 698728, over cnt = 192(0%), over = 238, worst = 4
PHY-1002 : len = 701632, over cnt = 28(0%), over = 28, worst = 1
PHY-1002 : len = 702024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.917482s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (63.0%)

PHY-1001 : Congestion index: top1 = 50.78, top5 = 44.18, top10 = 40.53, top15 = 38.19.
PHY-1001 : End incremental global routing;  1.117188s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (65.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10226 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.416040s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (67.6%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 105 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4392 has valid locations, 10 needs to be replaced
PHY-3001 : design contains 4509 instances, 4375 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 551022
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9358/10236.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 703520, over cnt = 28(0%), over = 33, worst = 3
PHY-1002 : len = 703552, over cnt = 7(0%), over = 9, worst = 3
PHY-1002 : len = 703680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.255730s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (67.2%)

PHY-1001 : Congestion index: top1 = 50.78, top5 = 44.19, top10 = 40.55, top15 = 38.21.
PHY-3001 : End congestion estimation;  0.455294s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (65.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45020, tnet num: 10234, tinst num: 4509, tnode num: 52802, tedge num: 76062.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.412026s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (32.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(216): len = 550843, overlap = 0
PHY-3002 : Step(217): len = 550740, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9357/10236.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 703328, over cnt = 16(0%), over = 16, worst = 1
PHY-1002 : len = 703288, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 703312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.269069s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (75.5%)

PHY-1001 : Congestion index: top1 = 50.78, top5 = 44.22, top10 = 40.57, top15 = 38.24.
PHY-3001 : End congestion estimation;  0.480309s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (65.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.431130s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (54.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000927048
PHY-3002 : Step(218): len = 550714, overlap = 0.25
PHY-3002 : Step(219): len = 550744, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004118s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 550757, Over = 0
PHY-3001 : End spreading;  0.025620s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.0%)

PHY-3001 : Final: Len = 550757, Over = 0
PHY-3001 : End incremental placement;  3.061566s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (48.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.863296s wall, 2.687500s user + 0.031250s system = 2.718750s CPU (55.9%)

OPT-1001 : Current memory(MB): used = 543, reserve = 526, peak = 545.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9357/10236.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 703288, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 703336, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 703360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.261919s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (71.6%)

PHY-1001 : Congestion index: top1 = 50.78, top5 = 44.18, top10 = 40.55, top15 = 38.20.
OPT-1001 : End congestion update;  0.459576s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (81.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.342692s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (68.4%)

OPT-0007 : Start: WNS -3451 TNS -81356 NUM_FEPS 101
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 105 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4402 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4509 instances, 4375 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 557350, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026397s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 557408, Over = 0
PHY-3001 : End incremental legalization;  0.194316s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (16.1%)

OPT-0007 : Iter 1: improved WNS -3351 TNS -61235 NUM_FEPS 96 with 38 cells processed and 9922 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 105 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4402 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4509 instances, 4375 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 559877, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025430s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.4%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 559917, Over = 0
PHY-3001 : End incremental legalization;  0.201352s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (69.8%)

OPT-0007 : Iter 2: improved WNS -3351 TNS -59034 NUM_FEPS 97 with 19 cells processed and 1967 slack improved
OPT-0007 : Iter 3: improved WNS -3351 TNS -59034 NUM_FEPS 97 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.372158s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (66.0%)

OPT-1001 : Current memory(MB): used = 544, reserve = 527, peak = 546.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.336374s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (97.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9190/10236.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 712248, over cnt = 46(0%), over = 61, worst = 4
PHY-1002 : len = 712384, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 712464, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 712520, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 712520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.489313s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (63.9%)

PHY-1001 : Congestion index: top1 = 51.23, top5 = 44.40, top10 = 40.76, top15 = 38.43.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.337918s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (64.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3351 TNS -59189 NUM_FEPS 97
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.793103
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3351ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10236 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10236 nets
OPT-1001 : End physical optimization;  8.780097s wall, 5.062500s user + 0.062500s system = 5.125000s CPU (58.4%)

RUN-1003 : finish command "place" in  28.419937s wall, 14.156250s user + 1.062500s system = 15.218750s CPU (53.5%)

RUN-1004 : used memory is 470 MB, reserved memory is 450 MB, peak memory is 546 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.109078s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (57.8%)

RUN-1004 : used memory is 470 MB, reserved memory is 451 MB, peak memory is 546 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4511 instances
RUN-1001 : 2186 mslices, 2189 lslices, 105 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10236 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5394 nets have 2 pins
RUN-1001 : 3410 nets have [3 - 5] pins
RUN-1001 : 861 nets have [6 - 10] pins
RUN-1001 : 337 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45020, tnet num: 10234, tinst num: 4509, tnode num: 52802, tedge num: 76062.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2186 mslices, 2189 lslices, 105 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 678192, over cnt = 1447(4%), over = 2366, worst = 8
PHY-1002 : len = 687272, over cnt = 823(2%), over = 1183, worst = 7
PHY-1002 : len = 695400, over cnt = 329(0%), over = 473, worst = 5
PHY-1002 : len = 701608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.749665s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (33.3%)

PHY-1001 : Congestion index: top1 = 51.19, top5 = 43.88, top10 = 40.28, top15 = 37.95.
PHY-1001 : End global routing;  0.929403s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (31.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 540, reserve = 526, peak = 546.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 800, reserve = 787, peak = 800.
PHY-1001 : End build detailed router design. 2.785606s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (33.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 117592, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.301569s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (58.8%)

PHY-1001 : Current memory(MB): used = 835, reserve = 823, peak = 835.
PHY-1001 : End phase 1; 1.307319s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (58.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.92459e+06, over cnt = 945(0%), over = 960, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 841, reserve = 829, peak = 841.
PHY-1001 : End initial routed; 26.167314s wall, 14.234375s user + 0.093750s system = 14.328125s CPU (54.8%)

PHY-1001 : Update timing.....
PHY-1001 : 344/9600(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.846   |  -442.855  |  230  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.592607s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (72.6%)

PHY-1001 : Current memory(MB): used = 846, reserve = 835, peak = 846.
PHY-1001 : End phase 2; 27.759987s wall, 15.390625s user + 0.093750s system = 15.484375s CPU (55.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 40 pins with SWNS -3.632ns STNS -430.246ns FEP 229.
PHY-1001 : End OPT Iter 1; 0.248969s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (81.6%)

PHY-1022 : len = 1.925e+06, over cnt = 972(0%), over = 987, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.374393s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (83.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.88495e+06, over cnt = 243(0%), over = 244, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.376649s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (69.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.88255e+06, over cnt = 63(0%), over = 63, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.378805s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (78.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.8831e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.205410s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.8831e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.101888s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (15.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.88313e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.099608s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (62.7%)

PHY-1001 : Update timing.....
PHY-1001 : 344/9600(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.632   |  -430.380  |  229  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.664092s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (78.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 289 feed throughs used by 138 nets
PHY-1001 : End commit to database; 1.266323s wall, 0.734375s user + 0.046875s system = 0.781250s CPU (61.7%)

PHY-1001 : Current memory(MB): used = 915, reserve = 905, peak = 915.
PHY-1001 : End phase 3; 6.665994s wall, 4.546875s user + 0.062500s system = 4.609375s CPU (69.1%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 15 pins with SWNS -3.632ns STNS -430.380ns FEP 229.
PHY-1001 : End OPT Iter 1; 0.172973s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (63.2%)

PHY-1022 : len = 1.88313e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.297184s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (78.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.632ns, -430.380ns, 229}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.88305e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.093931s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.8%)

PHY-1001 : Update timing.....
PHY-1001 : 344/9600(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.632   |  -430.380  |  229  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.639282s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (41.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 289 feed throughs used by 138 nets
PHY-1001 : End commit to database; 1.224326s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (29.4%)

PHY-1001 : Current memory(MB): used = 922, reserve = 912, peak = 922.
PHY-1001 : End phase 4; 3.280714s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (41.9%)

PHY-1003 : Routed, final wirelength = 1.88305e+06
PHY-1001 : Current memory(MB): used = 924, reserve = 914, peak = 924.
PHY-1001 : End export database. 0.059743s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (52.3%)

PHY-1001 : End detail routing;  42.104126s wall, 23.109375s user + 0.250000s system = 23.359375s CPU (55.5%)

RUN-1003 : finish command "route" in  44.406372s wall, 24.046875s user + 0.296875s system = 24.343750s CPU (54.8%)

RUN-1004 : used memory is 874 MB, reserved memory is 865 MB, peak memory is 924 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        50
  #input                   12
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8072   out of  19600   41.18%
#reg                     3108   out of  19600   15.86%
#le                      8472
  #lut only              5364   out of   8472   63.31%
  #reg only               400   out of   8472    4.72%
  #lut&reg               2708   out of   8472   31.96%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       50   out of    188   26.60%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1606
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    252
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    245
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 78
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[4]         INPUT        G11        LVTTL33           N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8472   |7358    |714     |3124    |24      |3       |
|  ISP                       |AHBISP                                        |1378   |782     |339     |775     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |601    |304     |145     |342     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |75     |41      |18      |49      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |3       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |73     |32      |18      |48      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |65     |35      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |7      |4       |0       |7       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |70     |42      |18      |45      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |10     |10      |0       |10      |2       |0       |
|    u_bypass                |bypass                                        |145    |105     |40      |34      |0       |0       |
|    u_demosaic              |demosaic                                      |435    |193     |142     |281     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |110    |37      |31      |81      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |76     |33      |27      |48      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |71     |34      |27      |45      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |82     |43      |33      |63      |0       |0       |
|    u_gamma                 |gamma                                         |30     |30      |0       |17      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |15     |15      |0       |11      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |13     |13      |0       |5       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |2      |2       |0       |1       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |15     |11      |4       |5       |0       |0       |
|    Decoder                 |AHBlite_Decoder                               |4      |4       |0       |0       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |11     |7       |4       |5       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |14     |12      |0       |13      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |48     |48      |0       |25      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |4      |4       |0       |2       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |4      |4       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |32     |12      |0       |29      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |4      |4       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |9      |9       |0       |8       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |143    |72      |18      |116     |2       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |14     |4       |0       |14      |2       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |38     |20      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |32     |24      |0       |32      |0       |0       |
|  kb                        |Keyboard                                      |92     |76      |16      |45      |0       |0       |
|  sd_reader                 |sd_reader                                     |730    |632     |94      |314     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |329    |293     |34      |144     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |784    |601     |121     |405     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |413    |276     |75      |282     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |159    |93      |21      |123     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |19     |15      |0       |19      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |39     |24      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |37     |26      |0       |37      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |167    |120     |30      |128     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |28     |28      |0       |28      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |39     |25      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |37     |35      |0       |35      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |371    |325     |46      |123     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |57     |45      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |60     |60      |0       |9       |0       |0       |
|      sdram_init_inst       |sdram_init                                    |44     |40      |4       |29      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |120    |102     |18      |32      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |90     |78      |12      |31      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5028   |4977    |51      |1341    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |152    |85      |65      |25      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5344  
    #2          2       2072  
    #3          3       717   
    #4          4       621   
    #5        5-10      930   
    #6        11-50     464   
    #7       51-100      21   
    #8       101-500     2    
  Average     3.19            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.357285s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (85.2%)

RUN-1004 : used memory is 875 MB, reserved memory is 865 MB, peak memory is 930 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45020, tnet num: 10234, tinst num: 4509, tnode num: 52802, tedge num: 76062.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10234 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: f387df0b1167ca3066d0183510cd8d6303f06da1967718356e29d2ce4a1d5ea0 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4509
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10236, pip num: 119357
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 289
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3140 valid insts, and 323808 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101111010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.251144s wall, 73.734375s user + 0.812500s system = 74.546875s CPU (432.1%)

RUN-1004 : used memory is 926 MB, reserved memory is 923 MB, peak memory is 1098 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_144723.log"
