// Seed: 3859123728
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wand id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output wand id_2,
    output wor id_3,
    output supply1 id_4,
    output tri id_5,
    input tri id_6,
    output supply0 id_7,
    input supply1 id_8,
    input supply1 id_9
);
  logic id_11;
  and primCall (id_4, id_0, id_1, id_9);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
