# UVM-SPI
   Developed a class-based SystemVerilog testbench for a FIFO, and for a SPI-Slave connected to Dual-port RAM and Developed a complete top-level UVM environment for SPI-Slave connected to Dual-port RAM
