// Seed: 440469995
module module_0 (
    output id_1,
    input logic id_2,
    input logic id_3,
    inout logic id_4
);
  assign (weak1, weak0) id_3#(1'h0, 1'b0) [1'b0] = 1;
  logic id_5, id_6;
  assign id_5 = 1;
  logic id_7;
  assign id_4 = 1'h0;
endmodule
module module_1 #(
    parameter id_6 = 32'd72
) (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  logic id_3 = 1;
  assign id_3 = 1;
  assign id_2 = id_1;
  logic id_4;
  generate
    assign id_2 = 1;
    for (genvar id_5 = id_1[1]; 1; id_2 = 1'b0) begin : _id_6
      assign id_2[id_6] = 1;
    end
  endgenerate
  assign id_4[1] = 1;
endmodule
