#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/riscv64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/riscv64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/riscv64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/riscv64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/riscv64-linux-gnu/ivl/va_math.vpi";
S_0x2ae10d4cf0 .scope module, "RamChipTwo_tb" "RamChipTwo_tb" 2 1;
 .timescale 0 0;
v0x2ae112a700_0 .var "clk_tb", 0 0;
v0x2ae112a7c0_0 .var "in_data_tb", 7 0;
v0x2ae112a890_0 .net "out_data_tb", 7 0, v0x2ae112a350_0;  1 drivers
v0x2ae112a990_0 .var "read_addr_tb", 3 0;
v0x2ae112aa60_0 .var "we_tb", 0 0;
v0x2ae112ab50_0 .var "write_addr_tb", 3 0;
S_0x2ae10d4e80 .scope module, "mem0" "RamChipTwo" 2 10, 3 1 0, S_0x2ae10d4cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "read_addr";
    .port_info 1 /INPUT 4 "write_addr";
    .port_info 2 /INPUT 8 "in_data";
    .port_info 3 /OUTPUT 8 "out_data";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "WE";
P_0x2ae10fa390 .param/l "AddressSize" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x2ae10fa3d0 .param/l "WordSize" 0 3 3, +C4<00000000000000000000000000001000>;
v0x2ae110de60_0 .net "CLK", 0 0, v0x2ae112a700_0;  1 drivers
v0x2ae112a0e0 .array "Mem", 15 0, 7 0;
v0x2ae112a1a0_0 .net "WE", 0 0, v0x2ae112aa60_0;  1 drivers
v0x2ae112a270_0 .net "in_data", 7 0, v0x2ae112a7c0_0;  1 drivers
v0x2ae112a350_0 .var "out_data", 7 0;
v0x2ae112a480_0 .net "read_addr", 3 0, v0x2ae112a990_0;  1 drivers
v0x2ae112a560_0 .net "write_addr", 3 0, v0x2ae112ab50_0;  1 drivers
E_0x2ae11142b0 .event posedge, v0x2ae110de60_0;
    .scope S_0x2ae10d4e80;
T_0 ;
    %wait E_0x2ae11142b0;
    %load/vec4 v0x2ae112a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x2ae112a270_0;
    %load/vec4 v0x2ae112a560_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2ae112a0e0, 0, 4;
T_0.0 ;
    %load/vec4 v0x2ae112a480_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x2ae112a0e0, 4;
    %assign/vec4 v0x2ae112a350_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2ae10d4cf0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2ae112a700_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x2ae10d4cf0;
T_2 ;
    %vpi_call 2 14 "$dumpfile", "RamChipTwo_wave.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2ae112ab50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x2ae112ab50_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2ae112aa60_0, 0, 1;
    %pushi/vec4 227, 0, 8;
    %store/vec4 v0x2ae112a7c0_0, 0, 8;
    %delay 2, 0;
    %vpi_call 2 19 "$display", "write_data=%b, read_data=%b", v0x2ae112a7c0_0, v0x2ae112a890_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x2ae112ab50_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2ae112aa60_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x2ae112a7c0_0, 0, 8;
    %delay 2, 0;
    %vpi_call 2 22 "$display", "write_data=%b, read_data=%b", v0x2ae112a7c0_0, v0x2ae112a890_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2ae112aa60_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x2ae112a990_0, 0, 4;
    %delay 2, 0;
    %vpi_call 2 25 "$display", "write_data=%b, read_data=%b", v0x2ae112a7c0_0, v0x2ae112a890_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x2ae112ab50_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2ae112aa60_0, 0, 1;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x2ae112a7c0_0, 0, 8;
    %delay 2, 0;
    %vpi_call 2 28 "$display", "write_data=%b, read_data=%b", v0x2ae112a7c0_0, v0x2ae112a890_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2ae112aa60_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x2ae112a990_0, 0, 4;
    %delay 2, 0;
    %vpi_call 2 31 "$display", "write_data=%b, read_data=%b", v0x2ae112a7c0_0, v0x2ae112a890_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x2ae112ab50_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2ae112aa60_0, 0, 1;
    %pushi/vec4 118, 0, 8;
    %store/vec4 v0x2ae112a7c0_0, 0, 8;
    %delay 2, 0;
    %vpi_call 2 34 "$display", "write_data=%b, read_data=%b", v0x2ae112a7c0_0, v0x2ae112a890_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2ae112aa60_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x2ae112a990_0, 0, 4;
    %delay 2, 0;
    %vpi_call 2 37 "$display", "write_data=%b, read_data=%b", v0x2ae112a7c0_0, v0x2ae112a890_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x2ae10d4cf0;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x2ae112a700_0;
    %nor/r;
    %store/vec4 v0x2ae112a700_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RamChipTwo_tb.v";
    "RamChipTwo.v";
