

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_VITIS_LOOP_69_1'
================================================================
* Date:           Fri Aug  2 01:44:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        digitrec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.741 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  70.000 ns|  70.000 ns|   14|   14|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_1  |       12|       12|         5|          4|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     14|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     93|    -|
|Register         |        -|    -|      81|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      81|    168|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_3_2_4_1_1_U31  |mux_3_2_4_1_1  |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  14|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_87_p2   |         +|   0|  0|  10|           2|           1|
    |add_ln70_fu_114_p2  |         +|   0|  0|  39|          32|           1|
    |icmp_ln69_fu_81_p2  |      icmp|   0|  0|  10|           2|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  61|          37|           6|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  25|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|    2|          4|
    |i_2_fu_38                    |   9|          2|    2|          4|
    |votes_address0               |  14|          3|    4|         12|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  93|         20|   13|         33|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln70_reg_145             |  32|   0|   32|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_2_fu_38                    |   2|   0|    2|          0|
    |tmp_reg_130                  |   4|   0|    4|          0|
    |votes_addr_reg_135           |   4|   0|    4|          0|
    |votes_load_reg_140           |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  81|   0|   81|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_69_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_69_1|  return value|
|empty_20        |   in|    4|     ap_none|                           empty_20|        scalar|
|empty_21        |   in|    4|     ap_none|                           empty_21|        scalar|
|empty           |   in|    4|     ap_none|                              empty|        scalar|
|votes_address0  |  out|    4|   ap_memory|                              votes|         array|
|votes_ce0       |  out|    1|   ap_memory|                              votes|         array|
|votes_we0       |  out|    1|   ap_memory|                              votes|         array|
|votes_d0        |  out|   32|   ap_memory|                              votes|         array|
|votes_q0        |   in|   32|   ap_memory|                              votes|         array|
+----------------+-----+-----+------------+-----------------------------------+--------------+

