#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 21 08:51:02 2019
# Process ID: 5092
# Current directory: E:/EE478 LAB4/LAB4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5164 E:\EE478 LAB4\LAB4\LAB4.xpr
# Log file: E:/EE478 LAB4/LAB4/vivado.log
# Journal file: E:/EE478 LAB4/LAB4\vivado.jou
#-----------------------------------------------------------
start_gui
opopen_project {E:/EE478 LAB4/LAB4/LAB4.xprSSScanning sources..FFinished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 710.266 ; gain = 36.125
updateINFO: [Common 17-206] Exiting Vivadoset_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {23} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {78} CONFIG.CLKOUT1_JITTER {273.836} CONFIG.CLKOUT1_PHASE_ERROR {192.574}] [get_ips mclk_gen]
generate_target all [get_files  {{E:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mclk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mclk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mclk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mclk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mclk_gen'...
catch { config_ip_cache -export [get_ips -all mclk_gen] }
export_ip_user_files -of_objects [get_files {{E:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci}}] -no_script -sync -force -quiet
reset_run mclk_gen_synth_1
launch_runs -jobs 4 mclk_gen_synth_1
[Mon Oct 21 08:54:56 2019] Launched mclk_gen_synth_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/mclk_gen_synth_1/runme.log
export_simulation -of_objects [get_files {{E:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci}}] -directory {E:/EE478 LAB4/LAB4/LAB4.ip_user_files/sim_scripts} -ip_user_files_dir {E:/EE478 LAB4/LAB4/LAB4.ip_user_files} -ipstatic_source_dir {E:/EE478 LAB4/LAB4/LAB4.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/modelsim} {questa=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/questa} {riviera=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/riviera} {activehdl=E:/EE478 LAB4/LAB4/LAB4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Oct 21 09:00:41 2019] Launched synth_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Oct 21 09:20:32 2019] Launched synth_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Oct 21 09:31:25 2019] Launched synth_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/synth_1/runme.log
set_property target_language VHDL [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/new/LAB4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/EE478 LAB4/LAB4/ssm2603_i2s.vhd:]
reset_run mclk_gen_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mclk_gen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mclk_gen'...
[Mon Oct 21 09:45:22 2019] Launched mclk_gen_synth_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/mclk_gen_synth_1/runme.log
[Mon Oct 21 09:45:22 2019] Launched synth_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Oct 21 09:47:36 2019] Launched synth_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Oct 21 09:48:32 2019] Launched impl_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct 21 09:50:09 2019] Launched impl_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 998.926 ; gain = 4.977
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351AB719FA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2122.328 ; gain = 1123.402
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Oct 21 09:56:10 2019] Launched impl_1...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2956.520 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2956.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2956.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 3120.980 ; gain = 955.762
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/EE478 LAB4/LAB4/LAB4.runs/impl_1/LAB4.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
ERROR: [Labtools 27-3303] Incorrect bitstream assigned to device. Bitfile is incompatible for this device.
INFO: [Labtools 27-3164] End of startup status: HIGH
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/EE478 LAB4/LAB4/LAB4.runs/impl_1/LAB4.bit} [get_hw_devices xc7z010_1]
program_hw_devices -disable_eos_check [get_hw_devices xc7z010_1]
ERROR: [Labtools 27-3303] Incorrect bitstream assigned to device. Bitfile is incompatible for this device.
INFO: [Labtools 27-3164] End of startup status: HIGH
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
create_run synth_2 -flow {Vivado Synthesis 2019} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7z020clg400-1
current_run [get_runs synth_2]
set_property part xc7z010clg400-1 [current_project]
WARNING: [IP_Flow 19-2162] IP 'mclk_gen' is locked:
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg400-1' used to customize the IP 'mclk_gen' do not match.
reset_run mclk_gen_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/EE478 LAB4/LAB4/LAB4.runs/mclk_gen_synth_1

launch_runs impl_2 -to_step write_bitstream -jobs 4
WARNING: [Project 1-577] IP run mclk_gen_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
E:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci

WARNING: [Project 1-576] IP 'E:/EE478 LAB4/LAB4/LAB4.srcs/sources_1/ip/mclk_gen_1/mclk_gen.xci' in run mclk_gen_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Mon Oct 21 10:04:12 2019] Launched mclk_gen_synth_1, synth_2...
Run output will be captured here:
mclk_gen_synth_1: E:/EE478 LAB4/LAB4/LAB4.runs/mclk_gen_synth_1/runme.log
synth_2: E:/EE478 LAB4/LAB4/LAB4.runs/synth_2/runme.log
[Mon Oct 21 10:04:12 2019] Launched impl_2...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/EE478 LAB4/LAB4/LAB4.runs/impl_1/LAB4.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
ERROR: [Labtools 27-3303] Incorrect bitstream assigned to device. Bitfile is incompatible for this device.
INFO: [Labtools 27-3164] End of startup status: HIGH
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/EE478 LAB4/LAB4/LAB4.runs/impl_2/LAB4.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351AB719FA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351AB719FA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/EE478 LAB4/LAB4/LAB4.runs/impl_2/LAB4.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Oct 21 10:34:46 2019] Launched impl_2...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/EE478 LAB4/LAB4/LAB4.runs/impl_2/LAB4.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/EE478 LAB4/LAB4/LAB4.runs/impl_2/LAB4.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/EE478 LAB4/LAB4/LAB4.runs/impl_1/LAB4.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
ERROR: [Labtools 27-3303] Incorrect bitstream assigned to device. Bitfile is incompatible for this device.
INFO: [Labtools 27-3164] End of startup status: HIGH
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/EE478 LAB4/LAB4/LAB4.runs/impl_2/LAB4.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351AB719FA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351AB719FA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/EE478 LAB4/LAB4/LAB4.runs/impl_2/LAB4.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_2
launch_runs synth_2 -jobs 4
[Mon Oct 21 10:39:55 2019] Launched synth_2...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Mon Oct 21 10:40:48 2019] Launched impl_2...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Mon Oct 21 10:41:51 2019] Launched impl_2...
Run output will be captured here: E:/EE478 LAB4/LAB4/LAB4.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {E:/EE478 LAB4/LAB4/LAB4.runs/impl_2/LAB4.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
