// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition"

// DATE "11/29/2016 19:39:56"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_TOP (
	CLOCK_24,
	CLOCK_27,
	CLOCK_50,
	EXT_CLOCK,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LEDG,
	LEDR,
	UART_TXD,
	UART_RXD,
	DRAM_DQ,
	DRAM_ADDR,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_WE_N,
	DRAM_CAS_N,
	DRAM_RAS_N,
	DRAM_CS_N,
	DRAM_BA_0,
	DRAM_BA_1,
	DRAM_CLK,
	DRAM_CKE,
	FL_DQ,
	FL_ADDR,
	FL_WE_N,
	FL_RST_N,
	FL_OE_N,
	FL_CE_N,
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_WE_N,
	SRAM_CE_N,
	SRAM_OE_N,
	SD_DAT,
	SD_DAT3,
	SD_CMD,
	SD_CLK,
	TDI,
	TCK,
	TCS,
	TDO,
	I2C_SDAT,
	I2C_SCLK,
	PS2_DAT,
	PS2_CLK,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	AUD_ADCLRCK,
	AUD_ADCDAT,
	AUD_DACLRCK,
	AUD_DACDAT,
	AUD_BCLK,
	AUD_XCK,
	GPIO_0,
	GPIO_1);
input 	[1:0] CLOCK_24;
input 	[1:0] CLOCK_27;
input 	CLOCK_50;
input 	EXT_CLOCK;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[7:0] LEDG;
output 	[9:0] LEDR;
output 	UART_TXD;
input 	UART_RXD;
inout 	[15:0] DRAM_DQ;
output 	[11:0] DRAM_ADDR;
output 	DRAM_LDQM;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	DRAM_CS_N;
output 	DRAM_BA_0;
output 	DRAM_BA_1;
output 	DRAM_CLK;
output 	DRAM_CKE;
inout 	[7:0] FL_DQ;
output 	[21:0] FL_ADDR;
output 	FL_WE_N;
output 	FL_RST_N;
output 	FL_OE_N;
output 	FL_CE_N;
inout 	[15:0] SRAM_DQ;
output 	[17:0] SRAM_ADDR;
output 	SRAM_UB_N;
output 	SRAM_LB_N;
output 	SRAM_WE_N;
output 	SRAM_CE_N;
output 	SRAM_OE_N;
inout 	SD_DAT;
inout 	SD_DAT3;
inout 	SD_CMD;
output 	SD_CLK;
input 	TDI;
input 	TCK;
input 	TCS;
output 	TDO;
inout 	I2C_SDAT;
output 	I2C_SCLK;
input 	PS2_DAT;
input 	PS2_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
inout 	AUD_ADCLRCK;
input 	AUD_ADCDAT;
inout 	AUD_DACLRCK;
output 	AUD_DACDAT;
inout 	AUD_BCLK;
output 	AUD_XCK;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;

// Design Ports Information
// SD_DAT3	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SD_CMD	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[0]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[1]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[2]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[3]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[4]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[5]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[6]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[7]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[8]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[9]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[10]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[11]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[12]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[13]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[14]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_DQ[15]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[0]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[1]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[2]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[3]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[5]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[6]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_DQ[7]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[0]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[2]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[3]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[4]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[5]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[6]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[7]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[8]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[9]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[10]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[11]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[12]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[14]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DQ[15]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SD_DAT	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I2C_SDAT	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_ADCLRCK	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_DACLRCK	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_BCLK	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[1]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[2]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[4]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[5]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[6]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[7]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[8]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[9]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[10]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[11]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[12]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[13]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[14]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[15]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[16]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[17]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[18]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[19]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[20]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[21]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[22]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[23]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[24]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[25]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[26]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[27]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[28]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[29]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[30]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[31]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[32]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[33]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[34]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_0[35]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[0]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[1]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[2]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[3]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[4]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[5]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[6]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[7]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[8]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[9]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[10]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[11]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[12]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[13]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[14]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[15]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[16]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[17]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[18]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[19]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[20]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[21]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[22]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[23]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[24]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[25]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[26]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[27]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[28]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[29]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[30]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[31]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[32]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[33]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[34]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// GPIO_1[35]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_24[0]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_24[1]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_27[0]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_27[1]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// EXT_CLOCK	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// UART_TXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// UART_RXD	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[1]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[2]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[3]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[4]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[5]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[6]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[7]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[8]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[9]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[10]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_ADDR[11]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_LDQM	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_UDQM	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_WE_N	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CAS_N	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_RAS_N	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CS_N	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_BA_0	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_BA_1	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CLK	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DRAM_CKE	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[0]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[1]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[2]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[3]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[4]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[5]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[6]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[7]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[8]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[10]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[11]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[12]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[13]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[14]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[15]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[16]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[17]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[18]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[19]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[20]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_ADDR[21]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_WE_N	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_RST_N	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_OE_N	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// FL_CE_N	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[0]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[1]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[2]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[3]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[4]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[7]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[8]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[9]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[10]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[11]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[12]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[13]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[14]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[15]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[16]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDR[17]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_UB_N	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_LB_N	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_WE_N	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_CE_N	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_OE_N	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SD_CLK	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// TDI	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TCK	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TCS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TDO	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I2C_SCLK	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PS2_DAT	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_ADCDAT	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// AUD_XCK	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// KEY[3]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("processador_v.sdo");
// synopsys translate_on

wire \processadorinstance|regfileinstance|regfile[5][0]~regout ;
wire \processadorinstance|regfileinstance|regfile[2][0]~regout ;
wire \processadorinstance|regfileinstance|regfile[1][0]~regout ;
wire \processadorinstance|regfileinstance|regfile[1][1]~regout ;
wire \processadorinstance|regfileinstance|regfile[1][2]~regout ;
wire \processadorinstance|regfileinstance|regfile[3][2]~regout ;
wire \processadorinstance|regfileinstance|regfile[1][3]~regout ;
wire \processadorinstance|regfileinstance|regfile[3][3]~regout ;
wire \processadorinstance|regfileinstance|regfile[7][3]~regout ;
wire \processadorinstance|regfileinstance|regfile[5][4]~regout ;
wire \processadorinstance|regfileinstance|regfile[1][5]~regout ;
wire \processadorinstance|regfileinstance|regfile[3][6]~regout ;
wire \processadorinstance|regfileinstance|regfile[0][7]~regout ;
wire \processadorinstance|regfileinstance|regfile[5][7]~regout ;
wire \processadorinstance|Mux10~4_combout ;
wire \processadorinstance|Mux4~0_combout ;
wire \processadorinstance|Mux4~1_combout ;
wire \processadorinstance|Mux1~0_combout ;
wire \processadorinstance|regfileinstance|regfile[1][0]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[5][0]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[1][1]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[1][2]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[3][2]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[5][4]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[3][6]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[5][7]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[0][7]~feeder_combout ;
wire \processadorinstance|pcinstance|pc[0]~8_combout ;
wire \processadorinstance|pcinstance|pc[1]~10_combout ;
wire \processadorinstance|prominstance|prom~26_combout ;
wire \processadorinstance|prominstance|addr_reg[0]~feeder_combout ;
wire \processadorinstance|prominstance|prom~9_combout ;
wire \processadorinstance|pcinstance|pc[4]~16_combout ;
wire \processadorinstance|prominstance|prom~10_combout ;
wire \processadorinstance|prominstance|prom~11_combout ;
wire \processadorinstance|pcinstance|pc[5]~19 ;
wire \processadorinstance|pcinstance|pc[6]~21 ;
wire \processadorinstance|pcinstance|pc[7]~22_combout ;
wire \~GND~combout ;
wire \processadorinstance|pcinstance|pc[6]~20_combout ;
wire \processadorinstance|Mux10~0_combout ;
wire \processadorinstance|prominstance|prom~15_combout ;
wire \processadorinstance|prominstance|prom~16_combout ;
wire \processadorinstance|prominstance|prom~17_combout ;
wire \processadorinstance|prominstance|prom~18_combout ;
wire \processadorinstance|prominstance|prom~7_combout ;
wire \processadorinstance|prominstance|prom~8_combout ;
wire \processadorinstance|prominstance|prom~37_combout ;
wire \processadorinstance|Equal7~0_combout ;
wire \processadorinstance|prominstance|prom~24_combout ;
wire \processadorinstance|prominstance|prom~21_combout ;
wire \processadorinstance|prominstance|prom~22_combout ;
wire \processadorinstance|prominstance|prom~25_combout ;
wire \processadorinstance|pcinstance|pc[0]~9 ;
wire \processadorinstance|pcinstance|pc[1]~11 ;
wire \processadorinstance|pcinstance|pc[2]~12_combout ;
wire \processadorinstance|pcinstance|pc[2]~13 ;
wire \processadorinstance|pcinstance|pc[3]~14_combout ;
wire \processadorinstance|pcinstance|pc[3]~15 ;
wire \processadorinstance|pcinstance|pc[4]~17 ;
wire \processadorinstance|pcinstance|pc[5]~18_combout ;
wire \processadorinstance|prominstance|prom~27_combout ;
wire \processadorinstance|prominstance|prom~28_combout ;
wire \processadorinstance|prominstance|prom~19_combout ;
wire \processadorinstance|prominstance|prom~20_combout ;
wire \processadorinstance|prominstance|prom~23_combout ;
wire \processadorinstance|prominstance|prom~12_combout ;
wire \processadorinstance|prominstance|prom~6_combout ;
wire \processadorinstance|prominstance|prom~13_combout ;
wire \processadorinstance|prominstance|prom~14_combout ;
wire \processadorinstance|Equal5~0_combout ;
wire \processadorinstance|seg7instance0|WideOr6~0_combout ;
wire \processadorinstance|seg7instance0|WideOr5~0_combout ;
wire \processadorinstance|seg7instance0|WideOr4~0_combout ;
wire \processadorinstance|seg7instance0|WideOr3~0_combout ;
wire \processadorinstance|seg7instance0|WideOr2~0_combout ;
wire \processadorinstance|seg7instance0|WideOr1~0_combout ;
wire \processadorinstance|seg7instance0|WideOr0~0_combout ;
wire \processadorinstance|seg7instance1|WideOr6~0_combout ;
wire \processadorinstance|seg7instance1|WideOr6~1_combout ;
wire \processadorinstance|seg7instance1|WideOr4~3_combout ;
wire \processadorinstance|seg7instance1|WideOr4~2_combout ;
wire \processadorinstance|disp0[1]~0_combout ;
wire \processadorinstance|disp0[1]~1_combout ;
wire \processadorinstance|seg7instance1|WideOr1~3_combout ;
wire \processadorinstance|seg7instance1|WideOr1~2_combout ;
wire \processadorinstance|disp1[1]~0_combout ;
wire \processadorinstance|prominstance|prom~29_combout ;
wire \processadorinstance|prominstance|prom~30_combout ;
wire \processadorinstance|Equal4~0_combout ;
wire \processadorinstance|Mux8~2_combout ;
wire \processadorinstance|prominstance|prom~33_combout ;
wire \processadorinstance|prominstance|prom~32_combout ;
wire \processadorinstance|prominstance|prom~34_combout ;
wire \processadorinstance|prominstance|prom~35_combout ;
wire \processadorinstance|prominstance|prom~36_combout ;
wire \processadorinstance|Mux0~0_combout ;
wire \processadorinstance|Mux0~1_combout ;
wire \processadorinstance|we_reg~combout ;
wire \processadorinstance|regfileinstance|regfile[3][0]~8_combout ;
wire \processadorinstance|regfileinstance|regfile[3][0]~regout ;
wire \processadorinstance|regfileinstance|regfile[0][0]~6_combout ;
wire \processadorinstance|regfileinstance|regfile[0][0]~7_combout ;
wire \processadorinstance|regfileinstance|regfile[0][0]~regout ;
wire \processadorinstance|regfileinstance|Mux7~2_combout ;
wire \processadorinstance|regfileinstance|Mux7~3_combout ;
wire \processadorinstance|data[0]~0_combout ;
wire \processadorinstance|Mux10~3_combout ;
wire \processadorinstance|addr_d[0]~0_combout ;
wire \processadorinstance|addr_d[1]~1_combout ;
wire \processadorinstance|addr_d[2]~2_combout ;
wire \processadorinstance|addr_d[5]~3_combout ;
wire \processadorinstance|Mux10~1_combout ;
wire \processadorinstance|Mux10~2_combout ;
wire \processadorinstance|Mux10~5_combout ;
wire \processadorinstance|Mux10~5clkctrl_outclk ;
wire \processadorinstance|regfileinstance|regfile[7][0]~2_combout ;
wire \processadorinstance|regfileinstance|regfile[7][0]~3_combout ;
wire \processadorinstance|regfileinstance|regfile[7][4]~regout ;
wire \processadorinstance|prominstance|prom~31_combout ;
wire \processadorinstance|regfileinstance|regfile[4][0]~1_combout ;
wire \processadorinstance|regfileinstance|regfile[4][4]~regout ;
wire \processadorinstance|prominstance|prom~38_combout ;
wire \processadorinstance|regfileinstance|Mux3~2_combout ;
wire \processadorinstance|regfileinstance|Mux3~3_combout ;
wire \processadorinstance|regfileinstance|regfile[2][4]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[2][0]~4_combout ;
wire \processadorinstance|regfileinstance|regfile[2][4]~regout ;
wire \processadorinstance|regfileinstance|regfile[3][4]~regout ;
wire \processadorinstance|regfileinstance|regfile[1][4]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[1][0]~5_combout ;
wire \processadorinstance|regfileinstance|regfile[1][4]~regout ;
wire \processadorinstance|regfileinstance|regfile[0][4]~regout ;
wire \processadorinstance|regfileinstance|Mux3~0_combout ;
wire \processadorinstance|regfileinstance|Mux3~1_combout ;
wire \processadorinstance|data[4]~4_combout ;
wire \processadorinstance|Mux2~0_combout ;
wire \processadorinstance|regfileinstance|regfile[5][6]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[5][0]~0_combout ;
wire \processadorinstance|regfileinstance|regfile[5][6]~regout ;
wire \processadorinstance|regfileinstance|regfile[7][6]~regout ;
wire \processadorinstance|regfileinstance|regfile[4][6]~regout ;
wire \processadorinstance|regfileinstance|Mux1~2_combout ;
wire \processadorinstance|regfileinstance|Mux1~3_combout ;
wire \processadorinstance|regfileinstance|regfile[2][6]~regout ;
wire \processadorinstance|regfileinstance|regfile[1][6]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[1][6]~regout ;
wire \processadorinstance|regfileinstance|regfile[0][6]~regout ;
wire \processadorinstance|regfileinstance|Mux1~0_combout ;
wire \processadorinstance|regfileinstance|Mux1~1_combout ;
wire \processadorinstance|data[6]~6_combout ;
wire \processadorinstance|regfileinstance|regfile[7][7]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[7][7]~regout ;
wire \processadorinstance|regfileinstance|regfile[4][7]~regout ;
wire \processadorinstance|regfileinstance|Mux0~2_combout ;
wire \processadorinstance|regfileinstance|Mux0~3_combout ;
wire \processadorinstance|regfileinstance|regfile[2][7]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[2][7]~regout ;
wire \processadorinstance|regfileinstance|regfile[3][7]~regout ;
wire \processadorinstance|regfileinstance|regfile[1][7]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[1][7]~regout ;
wire \processadorinstance|regfileinstance|Mux0~0_combout ;
wire \processadorinstance|regfileinstance|Mux0~1_combout ;
wire \processadorinstance|data[7]~7_combout ;
wire \processadorinstance|Mux3~0_combout ;
wire \processadorinstance|Mux3~1_combout ;
wire \processadorinstance|regfileinstance|regfile[2][5]~regout ;
wire \processadorinstance|regfileinstance|regfile[3][5]~regout ;
wire \processadorinstance|regfileinstance|regfile[0][5]~regout ;
wire \processadorinstance|regfileinstance|Mux2~0_combout ;
wire \processadorinstance|regfileinstance|Mux2~1_combout ;
wire \processadorinstance|regfileinstance|regfile[7][5]~regout ;
wire \processadorinstance|regfileinstance|regfile[5][5]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[5][5]~regout ;
wire \processadorinstance|regfileinstance|regfile[4][5]~regout ;
wire \processadorinstance|regfileinstance|Mux2~2_combout ;
wire \processadorinstance|regfileinstance|Mux2~3_combout ;
wire \processadorinstance|data[5]~5_combout ;
wire \processadorinstance|Mux5~0_combout ;
wire \processadorinstance|regfileinstance|regfile[5][3]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[5][3]~regout ;
wire \processadorinstance|regfileinstance|regfile[4][3]~regout ;
wire \processadorinstance|regfileinstance|Mux4~2_combout ;
wire \processadorinstance|regfileinstance|Mux4~3_combout ;
wire \processadorinstance|regfileinstance|regfile[2][3]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[2][3]~regout ;
wire \processadorinstance|regfileinstance|regfile[0][3]~regout ;
wire \processadorinstance|regfileinstance|Mux4~0_combout ;
wire \processadorinstance|regfileinstance|Mux4~1_combout ;
wire \processadorinstance|data[3]~3_combout ;
wire \processadorinstance|Mux6~0_combout ;
wire \processadorinstance|Mux6~1_combout ;
wire \processadorinstance|regfileinstance|regfile[2][2]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[2][2]~regout ;
wire \processadorinstance|regfileinstance|regfile[0][2]~regout ;
wire \processadorinstance|regfileinstance|Mux5~0_combout ;
wire \processadorinstance|regfileinstance|Mux5~1_combout ;
wire \processadorinstance|regfileinstance|regfile[5][2]~regout ;
wire \processadorinstance|regfileinstance|regfile[7][2]~regout ;
wire \processadorinstance|regfileinstance|regfile[4][2]~regout ;
wire \processadorinstance|regfileinstance|Mux5~2_combout ;
wire \processadorinstance|regfileinstance|Mux5~3_combout ;
wire \processadorinstance|data[2]~2_combout ;
wire \processadorinstance|Mux7~0_combout ;
wire \processadorinstance|Mux7~1_combout ;
wire \processadorinstance|regfileinstance|regfile[2][1]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[2][1]~regout ;
wire \processadorinstance|regfileinstance|regfile[3][1]~regout ;
wire \processadorinstance|regfileinstance|regfile[0][1]~feeder_combout ;
wire \processadorinstance|regfileinstance|regfile[0][1]~regout ;
wire \processadorinstance|regfileinstance|Mux6~0_combout ;
wire \processadorinstance|regfileinstance|Mux6~1_combout ;
wire \processadorinstance|regfileinstance|regfile[5][1]~regout ;
wire \processadorinstance|regfileinstance|regfile[7][1]~regout ;
wire \processadorinstance|regfileinstance|regfile[4][1]~regout ;
wire \processadorinstance|regfileinstance|Mux6~2_combout ;
wire \processadorinstance|regfileinstance|Mux6~3_combout ;
wire \processadorinstance|data[1]~1_combout ;
wire \processadorinstance|Mux9~0_combout ;
wire \processadorinstance|Mux9~1_combout ;
wire \processadorinstance|regfileinstance|regfile[7][0]~regout ;
wire \processadorinstance|regfileinstance|regfile[4][0]~regout ;
wire \processadorinstance|regfileinstance|Mux7~0_combout ;
wire \processadorinstance|regfileinstance|Mux7~1_combout ;
wire \processadorinstance|LEDG[0]~0_combout ;
wire \processadorinstance|LEDG[0]~1_combout ;
wire \processadorinstance|LEDG[0]~2_combout ;
wire \processadorinstance|LEDG[1]~3_combout ;
wire \processadorinstance|LEDG[2]~4_combout ;
wire \processadorinstance|LEDG[3]~5_combout ;
wire \processadorinstance|LEDG[4]~6_combout ;
wire \processadorinstance|LEDG[5]~7_combout ;
wire \processadorinstance|LEDG[6]~8_combout ;
wire \processadorinstance|LEDG[7]~9_combout ;
wire [7:0] \processadorinstance|data_reg ;
wire [9:0] \processadorinstance|LEDR ;
wire [7:0] \processadorinstance|pcinstance|pc ;
wire [7:0] \processadorinstance|prominstance|addr_reg ;
wire [7:0] \processadorinstance|draminstance|altsyncram_component|auto_generated|q_a ;
wire [9:0] \SW~combout ;
wire [3:0] \KEY~combout ;

wire [7:0] \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [0] = \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [1] = \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [2] = \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [3] = \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [4] = \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [5] = \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [6] = \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [7] = \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: M4K_X41_Y9
cycloneii_ram_block \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\processadorinstance|Mux8~2_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\KEY~combout [3]),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\processadorinstance|data[7]~7_combout ,\processadorinstance|data[6]~6_combout ,\processadorinstance|data[5]~5_combout ,\processadorinstance|data[4]~4_combout ,\processadorinstance|data[3]~3_combout ,\processadorinstance|data[2]~2_combout ,
\processadorinstance|data[1]~1_combout ,\processadorinstance|data[0]~0_combout }),
	.portaaddr({\processadorinstance|addr_d[5]~3_combout ,\processadorinstance|addr_d[1]~1_combout ,\~GND~combout ,\processadorinstance|addr_d[2]~2_combout ,\processadorinstance|addr_d[1]~1_combout ,\processadorinstance|addr_d[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "processador:processadorinstance|dram:draminstance|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ALTSYNCRAM";
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \processadorinstance|draminstance|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X46_Y10_N21
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[5][0] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[5][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[5][0]~regout ));

// Location: LCFF_X44_Y10_N19
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[2][0] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [0]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[2][0]~regout ));

// Location: LCFF_X49_Y9_N3
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[1][0] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[1][0]~regout ));

// Location: LCFF_X49_Y9_N31
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[1][1] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[1][1]~regout ));

// Location: LCFF_X49_Y9_N11
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[1][2] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[1][2]~regout ));

// Location: LCFF_X43_Y10_N25
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[3][2] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[3][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[3][2]~regout ));

// Location: LCFF_X49_Y9_N15
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[1][3] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [3]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[1][3]~regout ));

// Location: LCFF_X47_Y9_N1
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[3][3] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [3]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[3][3]~regout ));

// Location: LCFF_X44_Y9_N5
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[7][3] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[7][3]~regout ));

// Location: LCFF_X45_Y8_N21
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[5][4] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[5][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[5][4]~regout ));

// Location: LCFF_X49_Y9_N13
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[1][5] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [5]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[1][5]~regout ));

// Location: LCFF_X43_Y10_N19
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[3][6] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[3][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[3][6]~regout ));

// Location: LCFF_X44_Y9_N17
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[0][7] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[0][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[0][7]~regout ));

// Location: LCFF_X46_Y10_N29
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[5][7] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[5][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[5][7]~regout ));

// Location: LCCOMB_X48_Y9_N20
cycloneii_lcell_comb \processadorinstance|Mux10~4 (
// Equation(s):
// \processadorinstance|Mux10~4_combout  = ((\processadorinstance|prominstance|prom~15_combout ) # ((\processadorinstance|prominstance|prom~16_combout  & !\processadorinstance|prominstance|addr_reg [4]))) # (!\processadorinstance|Mux10~3_combout )

	.dataa(\processadorinstance|prominstance|prom~16_combout ),
	.datab(\processadorinstance|Mux10~3_combout ),
	.datac(\processadorinstance|prominstance|prom~15_combout ),
	.datad(\processadorinstance|prominstance|addr_reg [4]),
	.cin(gnd),
	.combout(\processadorinstance|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux10~4 .lut_mask = 16'hF3FB;
defparam \processadorinstance|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N0
cycloneii_lcell_comb \processadorinstance|Mux4~0 (
// Equation(s):
// \processadorinstance|Mux4~0_combout  = (\processadorinstance|prominstance|addr_reg [7] & (((\processadorinstance|prominstance|prom~26_combout )))) # (!\processadorinstance|prominstance|addr_reg [7] & ((\processadorinstance|prominstance|prom~17_combout  & 
// (\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [4])) # (!\processadorinstance|prominstance|prom~17_combout  & ((\processadorinstance|prominstance|prom~26_combout )))))

	.dataa(\processadorinstance|prominstance|addr_reg [7]),
	.datab(\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [4]),
	.datac(\processadorinstance|prominstance|prom~26_combout ),
	.datad(\processadorinstance|prominstance|prom~17_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux4~0 .lut_mask = 16'hE4F0;
defparam \processadorinstance|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N30
cycloneii_lcell_comb \processadorinstance|Mux4~1 (
// Equation(s):
// \processadorinstance|Mux4~1_combout  = (\processadorinstance|prominstance|prom~11_combout  & (\SW~combout [4])) # (!\processadorinstance|prominstance|prom~11_combout  & ((\processadorinstance|Mux4~0_combout )))

	.dataa(\SW~combout [4]),
	.datab(vcc),
	.datac(\processadorinstance|prominstance|prom~11_combout ),
	.datad(\processadorinstance|Mux4~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux4~1 .lut_mask = 16'hAFA0;
defparam \processadorinstance|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N12
cycloneii_lcell_comb \processadorinstance|Mux1~0 (
// Equation(s):
// \processadorinstance|Mux1~0_combout  = (\processadorinstance|prominstance|prom~11_combout  & (((\SW~combout [7])))) # (!\processadorinstance|prominstance|prom~11_combout  & (\processadorinstance|prominstance|prom~18_combout  & 
// ((\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\processadorinstance|prominstance|prom~18_combout ),
	.datab(\SW~combout [7]),
	.datac(\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [7]),
	.datad(\processadorinstance|prominstance|prom~11_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux1~0 .lut_mask = 16'hCCA0;
defparam \processadorinstance|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N2
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[1][0]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[1][0]~feeder_combout  = \processadorinstance|data_reg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [0]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[1][0]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N20
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[5][0]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[5][0]~feeder_combout  = \processadorinstance|data_reg [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [0]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[5][0]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N30
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[1][1]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[1][1]~feeder_combout  = \processadorinstance|data_reg [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [1]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[1][1]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N10
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[1][2]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[1][2]~feeder_combout  = \processadorinstance|data_reg [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [2]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[1][2]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N24
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[3][2]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[3][2]~feeder_combout  = \processadorinstance|data_reg [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [2]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[3][2]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N20
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[5][4]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[5][4]~feeder_combout  = \processadorinstance|data_reg [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [4]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[5][4]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y10_N18
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[3][6]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[3][6]~feeder_combout  = \processadorinstance|data_reg [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [6]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[3][6]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N28
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[5][7]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[5][7]~feeder_combout  = \processadorinstance|data_reg [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [7]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[5][7]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N16
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[0][7]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[0][7]~feeder_combout  = \processadorinstance|data_reg [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [7]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[0][7]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N0
cycloneii_lcell_comb \processadorinstance|pcinstance|pc[0]~8 (
// Equation(s):
// \processadorinstance|pcinstance|pc[0]~8_combout  = \processadorinstance|pcinstance|pc [0] $ (VCC)
// \processadorinstance|pcinstance|pc[0]~9  = CARRY(\processadorinstance|pcinstance|pc [0])

	.dataa(vcc),
	.datab(\processadorinstance|pcinstance|pc [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\processadorinstance|pcinstance|pc[0]~8_combout ),
	.cout(\processadorinstance|pcinstance|pc[0]~9 ));
// synopsys translate_off
defparam \processadorinstance|pcinstance|pc[0]~8 .lut_mask = 16'h33CC;
defparam \processadorinstance|pcinstance|pc[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N2
cycloneii_lcell_comb \processadorinstance|pcinstance|pc[1]~10 (
// Equation(s):
// \processadorinstance|pcinstance|pc[1]~10_combout  = (\processadorinstance|pcinstance|pc [1] & (!\processadorinstance|pcinstance|pc[0]~9 )) # (!\processadorinstance|pcinstance|pc [1] & ((\processadorinstance|pcinstance|pc[0]~9 ) # (GND)))
// \processadorinstance|pcinstance|pc[1]~11  = CARRY((!\processadorinstance|pcinstance|pc[0]~9 ) # (!\processadorinstance|pcinstance|pc [1]))

	.dataa(\processadorinstance|pcinstance|pc [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processadorinstance|pcinstance|pc[0]~9 ),
	.combout(\processadorinstance|pcinstance|pc[1]~10_combout ),
	.cout(\processadorinstance|pcinstance|pc[1]~11 ));
// synopsys translate_off
defparam \processadorinstance|pcinstance|pc[1]~10 .lut_mask = 16'h5A5F;
defparam \processadorinstance|pcinstance|pc[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y9_N17
cycloneii_lcell_ff \processadorinstance|prominstance|addr_reg[2] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|pcinstance|pc [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|prominstance|addr_reg [2]));

// Location: LCCOMB_X45_Y9_N22
cycloneii_lcell_comb \processadorinstance|prominstance|prom~26 (
// Equation(s):
// \processadorinstance|prominstance|prom~26_combout  = (!\processadorinstance|prominstance|addr_reg [3] & (\processadorinstance|prominstance|prom~19_combout  & (\processadorinstance|prominstance|addr_reg [1] & !\processadorinstance|prominstance|addr_reg 
// [2])))

	.dataa(\processadorinstance|prominstance|addr_reg [3]),
	.datab(\processadorinstance|prominstance|prom~19_combout ),
	.datac(\processadorinstance|prominstance|addr_reg [1]),
	.datad(\processadorinstance|prominstance|addr_reg [2]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~26_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~26 .lut_mask = 16'h0040;
defparam \processadorinstance|prominstance|prom~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N2
cycloneii_lcell_comb \processadorinstance|prominstance|addr_reg[0]~feeder (
// Equation(s):
// \processadorinstance|prominstance|addr_reg[0]~feeder_combout  = \processadorinstance|pcinstance|pc [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|pcinstance|pc [0]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|addr_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|addr_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|prominstance|addr_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y9_N3
cycloneii_lcell_ff \processadorinstance|prominstance|addr_reg[0] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|prominstance|addr_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|prominstance|addr_reg [0]));

// Location: LCFF_X48_Y9_N11
cycloneii_lcell_ff \processadorinstance|prominstance|addr_reg[3] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|pcinstance|pc [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|prominstance|addr_reg [3]));

// Location: LCCOMB_X47_Y9_N26
cycloneii_lcell_comb \processadorinstance|prominstance|prom~9 (
// Equation(s):
// \processadorinstance|prominstance|prom~9_combout  = (\processadorinstance|prominstance|addr_reg [4] & (!\processadorinstance|prominstance|addr_reg [0] & (!\processadorinstance|prominstance|addr_reg [1] & !\processadorinstance|prominstance|addr_reg [3]))) 
// # (!\processadorinstance|prominstance|addr_reg [4] & (\processadorinstance|prominstance|addr_reg [1] & (\processadorinstance|prominstance|addr_reg [0] $ (\processadorinstance|prominstance|addr_reg [3]))))

	.dataa(\processadorinstance|prominstance|addr_reg [4]),
	.datab(\processadorinstance|prominstance|addr_reg [0]),
	.datac(\processadorinstance|prominstance|addr_reg [1]),
	.datad(\processadorinstance|prominstance|addr_reg [3]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~9_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~9 .lut_mask = 16'h1042;
defparam \processadorinstance|prominstance|prom~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N8
cycloneii_lcell_comb \processadorinstance|pcinstance|pc[4]~16 (
// Equation(s):
// \processadorinstance|pcinstance|pc[4]~16_combout  = (\processadorinstance|pcinstance|pc [4] & (\processadorinstance|pcinstance|pc[3]~15  $ (GND))) # (!\processadorinstance|pcinstance|pc [4] & (!\processadorinstance|pcinstance|pc[3]~15  & VCC))
// \processadorinstance|pcinstance|pc[4]~17  = CARRY((\processadorinstance|pcinstance|pc [4] & !\processadorinstance|pcinstance|pc[3]~15 ))

	.dataa(\processadorinstance|pcinstance|pc [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processadorinstance|pcinstance|pc[3]~15 ),
	.combout(\processadorinstance|pcinstance|pc[4]~16_combout ),
	.cout(\processadorinstance|pcinstance|pc[4]~17 ));
// synopsys translate_off
defparam \processadorinstance|pcinstance|pc[4]~16 .lut_mask = 16'hA50A;
defparam \processadorinstance|pcinstance|pc[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y10_N9
cycloneii_lcell_ff \processadorinstance|pcinstance|pc[4] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|pcinstance|pc[4]~16_combout ),
	.sdata(\processadorinstance|prominstance|prom~26_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\processadorinstance|Equal7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|pcinstance|pc [4]));

// Location: LCFF_X47_Y9_N11
cycloneii_lcell_ff \processadorinstance|prominstance|addr_reg[4] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|pcinstance|pc [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|prominstance|addr_reg [4]));

// Location: LCCOMB_X47_Y9_N10
cycloneii_lcell_comb \processadorinstance|prominstance|prom~10 (
// Equation(s):
// \processadorinstance|prominstance|prom~10_combout  = (\processadorinstance|prominstance|addr_reg [4] & (!\processadorinstance|prominstance|addr_reg [3] & ((\processadorinstance|prominstance|addr_reg [0]) # (!\processadorinstance|prominstance|addr_reg 
// [1])))) # (!\processadorinstance|prominstance|addr_reg [4] & (((\processadorinstance|prominstance|addr_reg [3]))))

	.dataa(\processadorinstance|prominstance|addr_reg [0]),
	.datab(\processadorinstance|prominstance|addr_reg [1]),
	.datac(\processadorinstance|prominstance|addr_reg [4]),
	.datad(\processadorinstance|prominstance|addr_reg [3]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~10_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~10 .lut_mask = 16'h0FB0;
defparam \processadorinstance|prominstance|prom~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N16
cycloneii_lcell_comb \processadorinstance|prominstance|prom~11 (
// Equation(s):
// \processadorinstance|prominstance|prom~11_combout  = (\processadorinstance|prominstance|prom~6_combout  & ((\processadorinstance|prominstance|addr_reg [2] & (\processadorinstance|prominstance|prom~9_combout )) # 
// (!\processadorinstance|prominstance|addr_reg [2] & ((\processadorinstance|prominstance|prom~10_combout )))))

	.dataa(\processadorinstance|prominstance|prom~6_combout ),
	.datab(\processadorinstance|prominstance|prom~9_combout ),
	.datac(\processadorinstance|prominstance|addr_reg [2]),
	.datad(\processadorinstance|prominstance|prom~10_combout ),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~11_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~11 .lut_mask = 16'h8A80;
defparam \processadorinstance|prominstance|prom~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N10
cycloneii_lcell_comb \processadorinstance|pcinstance|pc[5]~18 (
// Equation(s):
// \processadorinstance|pcinstance|pc[5]~18_combout  = (\processadorinstance|pcinstance|pc [5] & (!\processadorinstance|pcinstance|pc[4]~17 )) # (!\processadorinstance|pcinstance|pc [5] & ((\processadorinstance|pcinstance|pc[4]~17 ) # (GND)))
// \processadorinstance|pcinstance|pc[5]~19  = CARRY((!\processadorinstance|pcinstance|pc[4]~17 ) # (!\processadorinstance|pcinstance|pc [5]))

	.dataa(\processadorinstance|pcinstance|pc [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processadorinstance|pcinstance|pc[4]~17 ),
	.combout(\processadorinstance|pcinstance|pc[5]~18_combout ),
	.cout(\processadorinstance|pcinstance|pc[5]~19 ));
// synopsys translate_off
defparam \processadorinstance|pcinstance|pc[5]~18 .lut_mask = 16'h5A5F;
defparam \processadorinstance|pcinstance|pc[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N12
cycloneii_lcell_comb \processadorinstance|pcinstance|pc[6]~20 (
// Equation(s):
// \processadorinstance|pcinstance|pc[6]~20_combout  = (\processadorinstance|pcinstance|pc [6] & (\processadorinstance|pcinstance|pc[5]~19  $ (GND))) # (!\processadorinstance|pcinstance|pc [6] & (!\processadorinstance|pcinstance|pc[5]~19  & VCC))
// \processadorinstance|pcinstance|pc[6]~21  = CARRY((\processadorinstance|pcinstance|pc [6] & !\processadorinstance|pcinstance|pc[5]~19 ))

	.dataa(\processadorinstance|pcinstance|pc [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\processadorinstance|pcinstance|pc[5]~19 ),
	.combout(\processadorinstance|pcinstance|pc[6]~20_combout ),
	.cout(\processadorinstance|pcinstance|pc[6]~21 ));
// synopsys translate_off
defparam \processadorinstance|pcinstance|pc[6]~20 .lut_mask = 16'hA50A;
defparam \processadorinstance|pcinstance|pc[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N14
cycloneii_lcell_comb \processadorinstance|pcinstance|pc[7]~22 (
// Equation(s):
// \processadorinstance|pcinstance|pc[7]~22_combout  = \processadorinstance|pcinstance|pc[6]~21  $ (\processadorinstance|pcinstance|pc [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|pcinstance|pc [7]),
	.cin(\processadorinstance|pcinstance|pc[6]~21 ),
	.combout(\processadorinstance|pcinstance|pc[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|pcinstance|pc[7]~22 .lut_mask = 16'h0FF0;
defparam \processadorinstance|pcinstance|pc[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y10_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N15
cycloneii_lcell_ff \processadorinstance|pcinstance|pc[7] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|pcinstance|pc[7]~22_combout ),
	.sdata(\~GND~combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\processadorinstance|Equal7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|pcinstance|pc [7]));

// Location: LCFF_X47_Y9_N17
cycloneii_lcell_ff \processadorinstance|prominstance|addr_reg[7] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|pcinstance|pc [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|prominstance|addr_reg [7]));

// Location: LCFF_X49_Y10_N13
cycloneii_lcell_ff \processadorinstance|pcinstance|pc[6] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|pcinstance|pc[6]~20_combout ),
	.sdata(\~GND~combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\processadorinstance|Equal7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|pcinstance|pc [6]));

// Location: LCFF_X47_Y9_N23
cycloneii_lcell_ff \processadorinstance|prominstance|addr_reg[6] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|pcinstance|pc [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|prominstance|addr_reg [6]));

// Location: LCCOMB_X48_Y9_N26
cycloneii_lcell_comb \processadorinstance|Mux10~0 (
// Equation(s):
// \processadorinstance|Mux10~0_combout  = (!\processadorinstance|prominstance|addr_reg [5] & !\processadorinstance|prominstance|addr_reg [6])

	.dataa(vcc),
	.datab(\processadorinstance|prominstance|addr_reg [5]),
	.datac(vcc),
	.datad(\processadorinstance|prominstance|addr_reg [6]),
	.cin(gnd),
	.combout(\processadorinstance|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux10~0 .lut_mask = 16'h0033;
defparam \processadorinstance|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N14
cycloneii_lcell_comb \processadorinstance|prominstance|prom~15 (
// Equation(s):
// \processadorinstance|prominstance|prom~15_combout  = (!\processadorinstance|prominstance|addr_reg [2] & (!\processadorinstance|prominstance|addr_reg [3] & \processadorinstance|prominstance|addr_reg [4]))

	.dataa(\processadorinstance|prominstance|addr_reg [2]),
	.datab(vcc),
	.datac(\processadorinstance|prominstance|addr_reg [3]),
	.datad(\processadorinstance|prominstance|addr_reg [4]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~15_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~15 .lut_mask = 16'h0500;
defparam \processadorinstance|prominstance|prom~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N18
cycloneii_lcell_comb \processadorinstance|prominstance|prom~16 (
// Equation(s):
// \processadorinstance|prominstance|prom~16_combout  = (\processadorinstance|prominstance|addr_reg [1] & ((\processadorinstance|prominstance|addr_reg [0] & (\processadorinstance|prominstance|addr_reg [2])) # (!\processadorinstance|prominstance|addr_reg [0] 
// & ((\processadorinstance|prominstance|addr_reg [3]))))) # (!\processadorinstance|prominstance|addr_reg [1] & (((\processadorinstance|prominstance|addr_reg [3]))))

	.dataa(\processadorinstance|prominstance|addr_reg [2]),
	.datab(\processadorinstance|prominstance|addr_reg [1]),
	.datac(\processadorinstance|prominstance|addr_reg [3]),
	.datad(\processadorinstance|prominstance|addr_reg [0]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~16_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~16 .lut_mask = 16'hB8F0;
defparam \processadorinstance|prominstance|prom~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N2
cycloneii_lcell_comb \processadorinstance|prominstance|prom~17 (
// Equation(s):
// \processadorinstance|prominstance|prom~17_combout  = (\processadorinstance|Mux10~0_combout  & ((\processadorinstance|prominstance|prom~15_combout ) # ((!\processadorinstance|prominstance|addr_reg [4] & \processadorinstance|prominstance|prom~16_combout 
// ))))

	.dataa(\processadorinstance|prominstance|addr_reg [4]),
	.datab(\processadorinstance|Mux10~0_combout ),
	.datac(\processadorinstance|prominstance|prom~15_combout ),
	.datad(\processadorinstance|prominstance|prom~16_combout ),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~17_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~17 .lut_mask = 16'hC4C0;
defparam \processadorinstance|prominstance|prom~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N30
cycloneii_lcell_comb \processadorinstance|prominstance|prom~18 (
// Equation(s):
// \processadorinstance|prominstance|prom~18_combout  = (!\processadorinstance|prominstance|addr_reg [7] & \processadorinstance|prominstance|prom~17_combout )

	.dataa(vcc),
	.datab(\processadorinstance|prominstance|addr_reg [7]),
	.datac(vcc),
	.datad(\processadorinstance|prominstance|prom~17_combout ),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~18_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~18 .lut_mask = 16'h3300;
defparam \processadorinstance|prominstance|prom~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N14
cycloneii_lcell_comb \processadorinstance|prominstance|prom~7 (
// Equation(s):
// \processadorinstance|prominstance|prom~7_combout  = (\processadorinstance|prominstance|addr_reg [4] & (!\processadorinstance|prominstance|addr_reg [1] & !\processadorinstance|prominstance|addr_reg [3])) # (!\processadorinstance|prominstance|addr_reg [4] & 
// (\processadorinstance|prominstance|addr_reg [1]))

	.dataa(\processadorinstance|prominstance|addr_reg [4]),
	.datab(\processadorinstance|prominstance|addr_reg [1]),
	.datac(\processadorinstance|prominstance|addr_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~7_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~7 .lut_mask = 16'h4646;
defparam \processadorinstance|prominstance|prom~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N28
cycloneii_lcell_comb \processadorinstance|prominstance|prom~8 (
// Equation(s):
// \processadorinstance|prominstance|prom~8_combout  = (\processadorinstance|prominstance|prom~7_combout  & ((\processadorinstance|prominstance|addr_reg [0] & (\processadorinstance|prominstance|addr_reg [3] & !\processadorinstance|prominstance|addr_reg [2])) 
// # (!\processadorinstance|prominstance|addr_reg [0] & (!\processadorinstance|prominstance|addr_reg [3] & \processadorinstance|prominstance|addr_reg [2]))))

	.dataa(\processadorinstance|prominstance|addr_reg [0]),
	.datab(\processadorinstance|prominstance|addr_reg [3]),
	.datac(\processadorinstance|prominstance|addr_reg [2]),
	.datad(\processadorinstance|prominstance|prom~7_combout ),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~8_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~8 .lut_mask = 16'h1800;
defparam \processadorinstance|prominstance|prom~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N22
cycloneii_lcell_comb \processadorinstance|prominstance|prom~37 (
// Equation(s):
// \processadorinstance|prominstance|prom~37_combout  = (!\processadorinstance|prominstance|addr_reg [5] & (!\processadorinstance|prominstance|addr_reg [6] & (!\processadorinstance|prominstance|addr_reg [7] & \processadorinstance|prominstance|prom~8_combout 
// )))

	.dataa(\processadorinstance|prominstance|addr_reg [5]),
	.datab(\processadorinstance|prominstance|addr_reg [6]),
	.datac(\processadorinstance|prominstance|addr_reg [7]),
	.datad(\processadorinstance|prominstance|prom~8_combout ),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~37_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~37 .lut_mask = 16'h0100;
defparam \processadorinstance|prominstance|prom~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N16
cycloneii_lcell_comb \processadorinstance|Equal7~0 (
// Equation(s):
// \processadorinstance|Equal7~0_combout  = (\processadorinstance|prominstance|prom~14_combout  & (\processadorinstance|prominstance|prom~11_combout  & (!\processadorinstance|prominstance|prom~18_combout  & \processadorinstance|prominstance|prom~37_combout 
// )))

	.dataa(\processadorinstance|prominstance|prom~14_combout ),
	.datab(\processadorinstance|prominstance|prom~11_combout ),
	.datac(\processadorinstance|prominstance|prom~18_combout ),
	.datad(\processadorinstance|prominstance|prom~37_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Equal7~0 .lut_mask = 16'h0800;
defparam \processadorinstance|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N3
cycloneii_lcell_ff \processadorinstance|pcinstance|pc[1] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|pcinstance|pc[1]~10_combout ),
	.sdata(\processadorinstance|prominstance|prom~26_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\processadorinstance|Equal7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|pcinstance|pc [1]));

// Location: LCFF_X47_Y9_N27
cycloneii_lcell_ff \processadorinstance|prominstance|addr_reg[1] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|pcinstance|pc [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|prominstance|addr_reg [1]));

// Location: LCCOMB_X46_Y9_N8
cycloneii_lcell_comb \processadorinstance|prominstance|prom~24 (
// Equation(s):
// \processadorinstance|prominstance|prom~24_combout  = (\processadorinstance|prominstance|addr_reg [0] & ((\processadorinstance|prominstance|addr_reg [1] & (\processadorinstance|prominstance|addr_reg [3])) # (!\processadorinstance|prominstance|addr_reg [1] 
// & ((\processadorinstance|prominstance|addr_reg [2]))))) # (!\processadorinstance|prominstance|addr_reg [0] & (!\processadorinstance|prominstance|addr_reg [3] & (\processadorinstance|prominstance|addr_reg [1] $ (\processadorinstance|prominstance|addr_reg 
// [2]))))

	.dataa(\processadorinstance|prominstance|addr_reg [0]),
	.datab(\processadorinstance|prominstance|addr_reg [1]),
	.datac(\processadorinstance|prominstance|addr_reg [3]),
	.datad(\processadorinstance|prominstance|addr_reg [2]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~24_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~24 .lut_mask = 16'hA384;
defparam \processadorinstance|prominstance|prom~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N12
cycloneii_lcell_comb \processadorinstance|prominstance|prom~21 (
// Equation(s):
// \processadorinstance|prominstance|prom~21_combout  = (!\processadorinstance|prominstance|addr_reg [1] & (!\processadorinstance|prominstance|addr_reg [0] & (!\processadorinstance|prominstance|addr_reg [3] & \processadorinstance|prominstance|addr_reg [4])))

	.dataa(\processadorinstance|prominstance|addr_reg [1]),
	.datab(\processadorinstance|prominstance|addr_reg [0]),
	.datac(\processadorinstance|prominstance|addr_reg [3]),
	.datad(\processadorinstance|prominstance|addr_reg [4]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~21_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~21 .lut_mask = 16'h0100;
defparam \processadorinstance|prominstance|prom~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N2
cycloneii_lcell_comb \processadorinstance|prominstance|prom~22 (
// Equation(s):
// \processadorinstance|prominstance|prom~22_combout  = (\processadorinstance|prominstance|addr_reg [2] & \processadorinstance|prominstance|prom~21_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processadorinstance|prominstance|addr_reg [2]),
	.datad(\processadorinstance|prominstance|prom~21_combout ),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~22_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~22 .lut_mask = 16'hF000;
defparam \processadorinstance|prominstance|prom~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N0
cycloneii_lcell_comb \processadorinstance|prominstance|prom~25 (
// Equation(s):
// \processadorinstance|prominstance|prom~25_combout  = (\processadorinstance|prominstance|prom~6_combout  & ((\processadorinstance|prominstance|prom~22_combout ) # ((\processadorinstance|prominstance|prom~19_combout  & 
// \processadorinstance|prominstance|prom~24_combout )))) # (!\processadorinstance|prominstance|prom~6_combout  & (\processadorinstance|prominstance|prom~19_combout  & (\processadorinstance|prominstance|prom~24_combout )))

	.dataa(\processadorinstance|prominstance|prom~6_combout ),
	.datab(\processadorinstance|prominstance|prom~19_combout ),
	.datac(\processadorinstance|prominstance|prom~24_combout ),
	.datad(\processadorinstance|prominstance|prom~22_combout ),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~25_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~25 .lut_mask = 16'hEAC0;
defparam \processadorinstance|prominstance|prom~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N1
cycloneii_lcell_ff \processadorinstance|pcinstance|pc[0] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|pcinstance|pc[0]~8_combout ),
	.sdata(\processadorinstance|prominstance|prom~25_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\processadorinstance|Equal7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|pcinstance|pc [0]));

// Location: LCCOMB_X49_Y10_N4
cycloneii_lcell_comb \processadorinstance|pcinstance|pc[2]~12 (
// Equation(s):
// \processadorinstance|pcinstance|pc[2]~12_combout  = (\processadorinstance|pcinstance|pc [2] & (\processadorinstance|pcinstance|pc[1]~11  $ (GND))) # (!\processadorinstance|pcinstance|pc [2] & (!\processadorinstance|pcinstance|pc[1]~11  & VCC))
// \processadorinstance|pcinstance|pc[2]~13  = CARRY((\processadorinstance|pcinstance|pc [2] & !\processadorinstance|pcinstance|pc[1]~11 ))

	.dataa(vcc),
	.datab(\processadorinstance|pcinstance|pc [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processadorinstance|pcinstance|pc[1]~11 ),
	.combout(\processadorinstance|pcinstance|pc[2]~12_combout ),
	.cout(\processadorinstance|pcinstance|pc[2]~13 ));
// synopsys translate_off
defparam \processadorinstance|pcinstance|pc[2]~12 .lut_mask = 16'hC30C;
defparam \processadorinstance|pcinstance|pc[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y10_N5
cycloneii_lcell_ff \processadorinstance|pcinstance|pc[2] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|pcinstance|pc[2]~12_combout ),
	.sdata(\processadorinstance|prominstance|prom~23_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\processadorinstance|Equal7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|pcinstance|pc [2]));

// Location: LCCOMB_X49_Y10_N6
cycloneii_lcell_comb \processadorinstance|pcinstance|pc[3]~14 (
// Equation(s):
// \processadorinstance|pcinstance|pc[3]~14_combout  = (\processadorinstance|pcinstance|pc [3] & (!\processadorinstance|pcinstance|pc[2]~13 )) # (!\processadorinstance|pcinstance|pc [3] & ((\processadorinstance|pcinstance|pc[2]~13 ) # (GND)))
// \processadorinstance|pcinstance|pc[3]~15  = CARRY((!\processadorinstance|pcinstance|pc[2]~13 ) # (!\processadorinstance|pcinstance|pc [3]))

	.dataa(vcc),
	.datab(\processadorinstance|pcinstance|pc [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processadorinstance|pcinstance|pc[2]~13 ),
	.combout(\processadorinstance|pcinstance|pc[3]~14_combout ),
	.cout(\processadorinstance|pcinstance|pc[3]~15 ));
// synopsys translate_off
defparam \processadorinstance|pcinstance|pc[3]~14 .lut_mask = 16'h3C3F;
defparam \processadorinstance|pcinstance|pc[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y10_N7
cycloneii_lcell_ff \processadorinstance|pcinstance|pc[3] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|pcinstance|pc[3]~14_combout ),
	.sdata(\~GND~combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\processadorinstance|Equal7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|pcinstance|pc [3]));

// Location: LCCOMB_X46_Y9_N6
cycloneii_lcell_comb \processadorinstance|prominstance|prom~27 (
// Equation(s):
// \processadorinstance|prominstance|prom~27_combout  = (\processadorinstance|prominstance|addr_reg [1] & (!\processadorinstance|prominstance|addr_reg [2] & (\processadorinstance|prominstance|addr_reg [0] $ (!\processadorinstance|prominstance|addr_reg 
// [3]))))

	.dataa(\processadorinstance|prominstance|addr_reg [1]),
	.datab(\processadorinstance|prominstance|addr_reg [0]),
	.datac(\processadorinstance|prominstance|addr_reg [3]),
	.datad(\processadorinstance|prominstance|addr_reg [2]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~27_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~27 .lut_mask = 16'h0082;
defparam \processadorinstance|prominstance|prom~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N24
cycloneii_lcell_comb \processadorinstance|prominstance|prom~28 (
// Equation(s):
// \processadorinstance|prominstance|prom~28_combout  = (\processadorinstance|prominstance|prom~19_combout  & \processadorinstance|prominstance|prom~27_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processadorinstance|prominstance|prom~19_combout ),
	.datad(\processadorinstance|prominstance|prom~27_combout ),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~28_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~28 .lut_mask = 16'hF000;
defparam \processadorinstance|prominstance|prom~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y10_N11
cycloneii_lcell_ff \processadorinstance|pcinstance|pc[5] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|pcinstance|pc[5]~18_combout ),
	.sdata(\processadorinstance|prominstance|prom~28_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(\processadorinstance|Equal7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|pcinstance|pc [5]));

// Location: LCFF_X47_Y9_N29
cycloneii_lcell_ff \processadorinstance|prominstance|addr_reg[5] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|pcinstance|pc [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|prominstance|addr_reg [5]));

// Location: LCCOMB_X47_Y9_N4
cycloneii_lcell_comb \processadorinstance|prominstance|prom~19 (
// Equation(s):
// \processadorinstance|prominstance|prom~19_combout  = (!\processadorinstance|prominstance|addr_reg [4] & (!\processadorinstance|prominstance|addr_reg [5] & (!\processadorinstance|prominstance|addr_reg [7] & !\processadorinstance|prominstance|addr_reg 
// [6])))

	.dataa(\processadorinstance|prominstance|addr_reg [4]),
	.datab(\processadorinstance|prominstance|addr_reg [5]),
	.datac(\processadorinstance|prominstance|addr_reg [7]),
	.datad(\processadorinstance|prominstance|addr_reg [6]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~19_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~19 .lut_mask = 16'h0001;
defparam \processadorinstance|prominstance|prom~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N4
cycloneii_lcell_comb \processadorinstance|prominstance|prom~20 (
// Equation(s):
// \processadorinstance|prominstance|prom~20_combout  = (\processadorinstance|prominstance|addr_reg [0] & (\processadorinstance|prominstance|addr_reg [2] $ (((!\processadorinstance|prominstance|addr_reg [3]))))) # (!\processadorinstance|prominstance|addr_reg 
// [0] & (!\processadorinstance|prominstance|addr_reg [3] & (\processadorinstance|prominstance|addr_reg [2] $ (\processadorinstance|prominstance|addr_reg [1]))))

	.dataa(\processadorinstance|prominstance|addr_reg [0]),
	.datab(\processadorinstance|prominstance|addr_reg [2]),
	.datac(\processadorinstance|prominstance|addr_reg [1]),
	.datad(\processadorinstance|prominstance|addr_reg [3]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~20_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~20 .lut_mask = 16'h8836;
defparam \processadorinstance|prominstance|prom~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N2
cycloneii_lcell_comb \processadorinstance|prominstance|prom~23 (
// Equation(s):
// \processadorinstance|prominstance|prom~23_combout  = (\processadorinstance|prominstance|prom~6_combout  & ((\processadorinstance|prominstance|prom~22_combout ) # ((\processadorinstance|prominstance|prom~19_combout  & 
// \processadorinstance|prominstance|prom~20_combout )))) # (!\processadorinstance|prominstance|prom~6_combout  & (\processadorinstance|prominstance|prom~19_combout  & (\processadorinstance|prominstance|prom~20_combout )))

	.dataa(\processadorinstance|prominstance|prom~6_combout ),
	.datab(\processadorinstance|prominstance|prom~19_combout ),
	.datac(\processadorinstance|prominstance|prom~20_combout ),
	.datad(\processadorinstance|prominstance|prom~22_combout ),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~23_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~23 .lut_mask = 16'hEAC0;
defparam \processadorinstance|prominstance|prom~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N4
cycloneii_lcell_comb \processadorinstance|prominstance|prom~12 (
// Equation(s):
// \processadorinstance|prominstance|prom~12_combout  = (\processadorinstance|prominstance|addr_reg [0] & (((\processadorinstance|prominstance|addr_reg [2] & !\processadorinstance|prominstance|addr_reg [1])) # (!\processadorinstance|prominstance|addr_reg 
// [3]))) # (!\processadorinstance|prominstance|addr_reg [0] & ((\processadorinstance|prominstance|addr_reg [3]) # (\processadorinstance|prominstance|addr_reg [2] $ (\processadorinstance|prominstance|addr_reg [1]))))

	.dataa(\processadorinstance|prominstance|addr_reg [0]),
	.datab(\processadorinstance|prominstance|addr_reg [3]),
	.datac(\processadorinstance|prominstance|addr_reg [2]),
	.datad(\processadorinstance|prominstance|addr_reg [1]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~12_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~12 .lut_mask = 16'h67F6;
defparam \processadorinstance|prominstance|prom~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N0
cycloneii_lcell_comb \processadorinstance|prominstance|prom~6 (
// Equation(s):
// \processadorinstance|prominstance|prom~6_combout  = (!\processadorinstance|prominstance|addr_reg [7] & (!\processadorinstance|prominstance|addr_reg [5] & !\processadorinstance|prominstance|addr_reg [6]))

	.dataa(\processadorinstance|prominstance|addr_reg [7]),
	.datab(\processadorinstance|prominstance|addr_reg [5]),
	.datac(vcc),
	.datad(\processadorinstance|prominstance|addr_reg [6]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~6_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~6 .lut_mask = 16'h0011;
defparam \processadorinstance|prominstance|prom~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N10
cycloneii_lcell_comb \processadorinstance|prominstance|prom~13 (
// Equation(s):
// \processadorinstance|prominstance|prom~13_combout  = (\processadorinstance|prominstance|addr_reg [3]) # ((\processadorinstance|prominstance|addr_reg [0] & (\processadorinstance|prominstance|addr_reg [2])) # (!\processadorinstance|prominstance|addr_reg [0] 
// & ((\processadorinstance|prominstance|addr_reg [1]))))

	.dataa(\processadorinstance|prominstance|addr_reg [2]),
	.datab(\processadorinstance|prominstance|addr_reg [0]),
	.datac(\processadorinstance|prominstance|addr_reg [3]),
	.datad(\processadorinstance|prominstance|addr_reg [1]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~13_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~13 .lut_mask = 16'hFBF8;
defparam \processadorinstance|prominstance|prom~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N6
cycloneii_lcell_comb \processadorinstance|prominstance|prom~14 (
// Equation(s):
// \processadorinstance|prominstance|prom~14_combout  = (\processadorinstance|prominstance|prom~6_combout  & ((\processadorinstance|prominstance|addr_reg [4] & ((!\processadorinstance|prominstance|prom~13_combout ))) # 
// (!\processadorinstance|prominstance|addr_reg [4] & (\processadorinstance|prominstance|prom~12_combout ))))

	.dataa(\processadorinstance|prominstance|addr_reg [4]),
	.datab(\processadorinstance|prominstance|prom~12_combout ),
	.datac(\processadorinstance|prominstance|prom~6_combout ),
	.datad(\processadorinstance|prominstance|prom~13_combout ),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~14_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~14 .lut_mask = 16'h40E0;
defparam \processadorinstance|prominstance|prom~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N8
cycloneii_lcell_comb \processadorinstance|Equal5~0 (
// Equation(s):
// \processadorinstance|Equal5~0_combout  = (!\processadorinstance|prominstance|prom~18_combout  & (!\processadorinstance|prominstance|prom~14_combout  & (\processadorinstance|prominstance|prom~37_combout  & \processadorinstance|prominstance|prom~11_combout 
// )))

	.dataa(\processadorinstance|prominstance|prom~18_combout ),
	.datab(\processadorinstance|prominstance|prom~14_combout ),
	.datac(\processadorinstance|prominstance|prom~37_combout ),
	.datad(\processadorinstance|prominstance|prom~11_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Equal5~0 .lut_mask = 16'h1000;
defparam \processadorinstance|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N0
cycloneii_lcell_comb \processadorinstance|seg7instance0|WideOr6~0 (
// Equation(s):
// \processadorinstance|seg7instance0|WideOr6~0_combout  = (\processadorinstance|Equal5~0_combout  & (!\processadorinstance|prominstance|prom~26_combout  & (\processadorinstance|prominstance|prom~23_combout  $ 
// (\processadorinstance|prominstance|prom~25_combout ))))

	.dataa(\processadorinstance|prominstance|prom~23_combout ),
	.datab(\processadorinstance|Equal5~0_combout ),
	.datac(\processadorinstance|prominstance|prom~26_combout ),
	.datad(\processadorinstance|prominstance|prom~25_combout ),
	.cin(gnd),
	.combout(\processadorinstance|seg7instance0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|seg7instance0|WideOr6~0 .lut_mask = 16'h0408;
defparam \processadorinstance|seg7instance0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N10
cycloneii_lcell_comb \processadorinstance|seg7instance0|WideOr5~0 (
// Equation(s):
// \processadorinstance|seg7instance0|WideOr5~0_combout  = (\processadorinstance|prominstance|prom~23_combout  & (\processadorinstance|Equal5~0_combout  & (\processadorinstance|prominstance|prom~26_combout  $ 
// (\processadorinstance|prominstance|prom~25_combout ))))

	.dataa(\processadorinstance|prominstance|prom~23_combout ),
	.datab(\processadorinstance|Equal5~0_combout ),
	.datac(\processadorinstance|prominstance|prom~26_combout ),
	.datad(\processadorinstance|prominstance|prom~25_combout ),
	.cin(gnd),
	.combout(\processadorinstance|seg7instance0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|seg7instance0|WideOr5~0 .lut_mask = 16'h0880;
defparam \processadorinstance|seg7instance0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N28
cycloneii_lcell_comb \processadorinstance|seg7instance0|WideOr4~0 (
// Equation(s):
// \processadorinstance|seg7instance0|WideOr4~0_combout  = (!\processadorinstance|prominstance|prom~23_combout  & (\processadorinstance|Equal5~0_combout  & (\processadorinstance|prominstance|prom~26_combout  & 
// !\processadorinstance|prominstance|prom~25_combout )))

	.dataa(\processadorinstance|prominstance|prom~23_combout ),
	.datab(\processadorinstance|Equal5~0_combout ),
	.datac(\processadorinstance|prominstance|prom~26_combout ),
	.datad(\processadorinstance|prominstance|prom~25_combout ),
	.cin(gnd),
	.combout(\processadorinstance|seg7instance0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|seg7instance0|WideOr4~0 .lut_mask = 16'h0040;
defparam \processadorinstance|seg7instance0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N26
cycloneii_lcell_comb \processadorinstance|seg7instance0|WideOr3~0 (
// Equation(s):
// \processadorinstance|seg7instance0|WideOr3~0_combout  = ((\processadorinstance|prominstance|prom~23_combout  & (\processadorinstance|prominstance|prom~26_combout  $ (\processadorinstance|prominstance|prom~25_combout ))) # 
// (!\processadorinstance|prominstance|prom~23_combout  & ((\processadorinstance|prominstance|prom~26_combout ) # (!\processadorinstance|prominstance|prom~25_combout )))) # (!\processadorinstance|Equal5~0_combout )

	.dataa(\processadorinstance|prominstance|prom~23_combout ),
	.datab(\processadorinstance|Equal5~0_combout ),
	.datac(\processadorinstance|prominstance|prom~26_combout ),
	.datad(\processadorinstance|prominstance|prom~25_combout ),
	.cin(gnd),
	.combout(\processadorinstance|seg7instance0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|seg7instance0|WideOr3~0 .lut_mask = 16'h7BF7;
defparam \processadorinstance|seg7instance0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N12
cycloneii_lcell_comb \processadorinstance|seg7instance0|WideOr2~0 (
// Equation(s):
// \processadorinstance|seg7instance0|WideOr2~0_combout  = (\processadorinstance|Equal5~0_combout  & ((\processadorinstance|prominstance|prom~25_combout ) # ((\processadorinstance|prominstance|prom~23_combout  & 
// !\processadorinstance|prominstance|prom~26_combout ))))

	.dataa(\processadorinstance|prominstance|prom~23_combout ),
	.datab(\processadorinstance|Equal5~0_combout ),
	.datac(\processadorinstance|prominstance|prom~26_combout ),
	.datad(\processadorinstance|prominstance|prom~25_combout ),
	.cin(gnd),
	.combout(\processadorinstance|seg7instance0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|seg7instance0|WideOr2~0 .lut_mask = 16'hCC08;
defparam \processadorinstance|seg7instance0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N22
cycloneii_lcell_comb \processadorinstance|seg7instance0|WideOr1~0 (
// Equation(s):
// \processadorinstance|seg7instance0|WideOr1~0_combout  = (\processadorinstance|Equal5~0_combout  & ((\processadorinstance|prominstance|prom~23_combout  & (\processadorinstance|prominstance|prom~26_combout  & 
// \processadorinstance|prominstance|prom~25_combout )) # (!\processadorinstance|prominstance|prom~23_combout  & ((\processadorinstance|prominstance|prom~26_combout ) # (\processadorinstance|prominstance|prom~25_combout )))))

	.dataa(\processadorinstance|prominstance|prom~23_combout ),
	.datab(\processadorinstance|Equal5~0_combout ),
	.datac(\processadorinstance|prominstance|prom~26_combout ),
	.datad(\processadorinstance|prominstance|prom~25_combout ),
	.cin(gnd),
	.combout(\processadorinstance|seg7instance0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|seg7instance0|WideOr1~0 .lut_mask = 16'hC440;
defparam \processadorinstance|seg7instance0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y13_N20
cycloneii_lcell_comb \processadorinstance|seg7instance0|WideOr0~0 (
// Equation(s):
// \processadorinstance|seg7instance0|WideOr0~0_combout  = (\processadorinstance|Equal5~0_combout  & ((\processadorinstance|prominstance|prom~23_combout  & ((!\processadorinstance|prominstance|prom~25_combout ) # 
// (!\processadorinstance|prominstance|prom~26_combout ))) # (!\processadorinstance|prominstance|prom~23_combout  & (\processadorinstance|prominstance|prom~26_combout ))))

	.dataa(\processadorinstance|prominstance|prom~23_combout ),
	.datab(\processadorinstance|Equal5~0_combout ),
	.datac(\processadorinstance|prominstance|prom~26_combout ),
	.datad(\processadorinstance|prominstance|prom~25_combout ),
	.cin(gnd),
	.combout(\processadorinstance|seg7instance0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|seg7instance0|WideOr0~0 .lut_mask = 16'h48C8;
defparam \processadorinstance|seg7instance0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N2
cycloneii_lcell_comb \processadorinstance|seg7instance1|WideOr6~0 (
// Equation(s):
// \processadorinstance|seg7instance1|WideOr6~0_combout  = (\processadorinstance|prominstance|prom~14_combout ) # ((!\processadorinstance|prominstance|prom~11_combout ) # (!\processadorinstance|prominstance|prom~26_combout ))

	.dataa(vcc),
	.datab(\processadorinstance|prominstance|prom~14_combout ),
	.datac(\processadorinstance|prominstance|prom~26_combout ),
	.datad(\processadorinstance|prominstance|prom~11_combout ),
	.cin(gnd),
	.combout(\processadorinstance|seg7instance1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|seg7instance1|WideOr6~0 .lut_mask = 16'hCFFF;
defparam \processadorinstance|seg7instance1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N28
cycloneii_lcell_comb \processadorinstance|seg7instance1|WideOr6~1 (
// Equation(s):
// \processadorinstance|seg7instance1|WideOr6~1_combout  = (\processadorinstance|prominstance|prom~28_combout ) # (((\processadorinstance|prominstance|prom~18_combout ) # (\processadorinstance|seg7instance1|WideOr6~0_combout )) # 
// (!\processadorinstance|prominstance|prom~37_combout ))

	.dataa(\processadorinstance|prominstance|prom~28_combout ),
	.datab(\processadorinstance|prominstance|prom~37_combout ),
	.datac(\processadorinstance|prominstance|prom~18_combout ),
	.datad(\processadorinstance|seg7instance1|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|seg7instance1|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|seg7instance1|WideOr6~1 .lut_mask = 16'hFFFB;
defparam \processadorinstance|seg7instance1|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N2
cycloneii_lcell_comb \processadorinstance|seg7instance1|WideOr4~3 (
// Equation(s):
// \processadorinstance|seg7instance1|WideOr4~3_combout  = (\processadorinstance|prominstance|prom~14_combout ) # (((!\processadorinstance|prominstance|prom~19_combout ) # (!\processadorinstance|prominstance|prom~11_combout )) # 
// (!\processadorinstance|prominstance|prom~27_combout ))

	.dataa(\processadorinstance|prominstance|prom~14_combout ),
	.datab(\processadorinstance|prominstance|prom~27_combout ),
	.datac(\processadorinstance|prominstance|prom~11_combout ),
	.datad(\processadorinstance|prominstance|prom~19_combout ),
	.cin(gnd),
	.combout(\processadorinstance|seg7instance1|WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|seg7instance1|WideOr4~3 .lut_mask = 16'hBFFF;
defparam \processadorinstance|seg7instance1|WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N26
cycloneii_lcell_comb \processadorinstance|seg7instance1|WideOr4~2 (
// Equation(s):
// \processadorinstance|seg7instance1|WideOr4~2_combout  = (\processadorinstance|prominstance|prom~18_combout ) # (((\processadorinstance|prominstance|prom~26_combout ) # (\processadorinstance|seg7instance1|WideOr4~3_combout )) # 
// (!\processadorinstance|prominstance|prom~37_combout ))

	.dataa(\processadorinstance|prominstance|prom~18_combout ),
	.datab(\processadorinstance|prominstance|prom~37_combout ),
	.datac(\processadorinstance|prominstance|prom~26_combout ),
	.datad(\processadorinstance|seg7instance1|WideOr4~3_combout ),
	.cin(gnd),
	.combout(\processadorinstance|seg7instance1|WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|seg7instance1|WideOr4~2 .lut_mask = 16'hFFFB;
defparam \processadorinstance|seg7instance1|WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N0
cycloneii_lcell_comb \processadorinstance|disp0[1]~0 (
// Equation(s):
// \processadorinstance|disp0[1]~0_combout  = (\processadorinstance|prominstance|prom~11_combout  & !\processadorinstance|prominstance|prom~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\processadorinstance|prominstance|prom~11_combout ),
	.datad(\processadorinstance|prominstance|prom~14_combout ),
	.cin(gnd),
	.combout(\processadorinstance|disp0[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|disp0[1]~0 .lut_mask = 16'h00F0;
defparam \processadorinstance|disp0[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N22
cycloneii_lcell_comb \processadorinstance|disp0[1]~1 (
// Equation(s):
// \processadorinstance|disp0[1]~1_combout  = (!\processadorinstance|prominstance|prom~18_combout  & (\processadorinstance|prominstance|prom~37_combout  & (\processadorinstance|prominstance|prom~26_combout  & \processadorinstance|disp0[1]~0_combout )))

	.dataa(\processadorinstance|prominstance|prom~18_combout ),
	.datab(\processadorinstance|prominstance|prom~37_combout ),
	.datac(\processadorinstance|prominstance|prom~26_combout ),
	.datad(\processadorinstance|disp0[1]~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|disp0[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|disp0[1]~1 .lut_mask = 16'h4000;
defparam \processadorinstance|disp0[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N28
cycloneii_lcell_comb \processadorinstance|seg7instance1|WideOr1~3 (
// Equation(s):
// \processadorinstance|seg7instance1|WideOr1~3_combout  = (!\processadorinstance|prominstance|prom~14_combout  & ((\processadorinstance|prominstance|prom~26_combout ) # ((\processadorinstance|prominstance|prom~19_combout  & 
// \processadorinstance|prominstance|prom~27_combout ))))

	.dataa(\processadorinstance|prominstance|prom~14_combout ),
	.datab(\processadorinstance|prominstance|prom~19_combout ),
	.datac(\processadorinstance|prominstance|prom~26_combout ),
	.datad(\processadorinstance|prominstance|prom~27_combout ),
	.cin(gnd),
	.combout(\processadorinstance|seg7instance1|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|seg7instance1|WideOr1~3 .lut_mask = 16'h5450;
defparam \processadorinstance|seg7instance1|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N0
cycloneii_lcell_comb \processadorinstance|seg7instance1|WideOr1~2 (
// Equation(s):
// \processadorinstance|seg7instance1|WideOr1~2_combout  = (\processadorinstance|prominstance|prom~37_combout  & (\processadorinstance|seg7instance1|WideOr1~3_combout  & (!\processadorinstance|prominstance|prom~18_combout  & 
// \processadorinstance|prominstance|prom~11_combout )))

	.dataa(\processadorinstance|prominstance|prom~37_combout ),
	.datab(\processadorinstance|seg7instance1|WideOr1~3_combout ),
	.datac(\processadorinstance|prominstance|prom~18_combout ),
	.datad(\processadorinstance|prominstance|prom~11_combout ),
	.cin(gnd),
	.combout(\processadorinstance|seg7instance1|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|seg7instance1|WideOr1~2 .lut_mask = 16'h0800;
defparam \processadorinstance|seg7instance1|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y10_N4
cycloneii_lcell_comb \processadorinstance|disp1[1]~0 (
// Equation(s):
// \processadorinstance|disp1[1]~0_combout  = (\processadorinstance|prominstance|prom~28_combout  & (\processadorinstance|prominstance|prom~37_combout  & (!\processadorinstance|prominstance|prom~18_combout  & \processadorinstance|disp0[1]~0_combout )))

	.dataa(\processadorinstance|prominstance|prom~28_combout ),
	.datab(\processadorinstance|prominstance|prom~37_combout ),
	.datac(\processadorinstance|prominstance|prom~18_combout ),
	.datad(\processadorinstance|disp0[1]~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|disp1[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|disp1[1]~0 .lut_mask = 16'h0800;
defparam \processadorinstance|disp1[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N18
cycloneii_lcell_comb \processadorinstance|prominstance|prom~29 (
// Equation(s):
// \processadorinstance|prominstance|prom~29_combout  = (\processadorinstance|prominstance|addr_reg [3] & ((\processadorinstance|prominstance|addr_reg [1] $ (!\processadorinstance|prominstance|addr_reg [2])) # (!\processadorinstance|prominstance|addr_reg 
// [0]))) # (!\processadorinstance|prominstance|addr_reg [3] & (\processadorinstance|prominstance|addr_reg [1] & ((!\processadorinstance|prominstance|addr_reg [0]))))

	.dataa(\processadorinstance|prominstance|addr_reg [1]),
	.datab(\processadorinstance|prominstance|addr_reg [3]),
	.datac(\processadorinstance|prominstance|addr_reg [2]),
	.datad(\processadorinstance|prominstance|addr_reg [0]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~29_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~29 .lut_mask = 16'h84EE;
defparam \processadorinstance|prominstance|prom~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N20
cycloneii_lcell_comb \processadorinstance|prominstance|prom~30 (
// Equation(s):
// \processadorinstance|prominstance|prom~30_combout  = (\processadorinstance|prominstance|prom~19_combout  & ((\processadorinstance|prominstance|prom~29_combout ) # ((\processadorinstance|prominstance|prom~6_combout  & 
// \processadorinstance|prominstance|prom~15_combout )))) # (!\processadorinstance|prominstance|prom~19_combout  & (\processadorinstance|prominstance|prom~6_combout  & (\processadorinstance|prominstance|prom~15_combout )))

	.dataa(\processadorinstance|prominstance|prom~19_combout ),
	.datab(\processadorinstance|prominstance|prom~6_combout ),
	.datac(\processadorinstance|prominstance|prom~15_combout ),
	.datad(\processadorinstance|prominstance|prom~29_combout ),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~30_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~30 .lut_mask = 16'hEAC0;
defparam \processadorinstance|prominstance|prom~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N12
cycloneii_lcell_comb \processadorinstance|Equal4~0 (
// Equation(s):
// \processadorinstance|Equal4~0_combout  = (\processadorinstance|prominstance|prom~14_combout  & ((!\processadorinstance|prominstance|prom~8_combout ) # (!\processadorinstance|prominstance|prom~6_combout )))

	.dataa(\processadorinstance|prominstance|prom~14_combout ),
	.datab(vcc),
	.datac(\processadorinstance|prominstance|prom~6_combout ),
	.datad(\processadorinstance|prominstance|prom~8_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Equal4~0 .lut_mask = 16'h0AAA;
defparam \processadorinstance|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N24
cycloneii_lcell_comb \processadorinstance|Mux8~2 (
// Equation(s):
// \processadorinstance|Mux8~2_combout  = (!\processadorinstance|prominstance|prom~11_combout  & (!\processadorinstance|prominstance|addr_reg [7] & (\processadorinstance|prominstance|prom~17_combout  & \processadorinstance|Equal4~0_combout )))

	.dataa(\processadorinstance|prominstance|prom~11_combout ),
	.datab(\processadorinstance|prominstance|addr_reg [7]),
	.datac(\processadorinstance|prominstance|prom~17_combout ),
	.datad(\processadorinstance|Equal4~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux8~2 .lut_mask = 16'h1000;
defparam \processadorinstance|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N24
cycloneii_lcell_comb \processadorinstance|prominstance|prom~33 (
// Equation(s):
// \processadorinstance|prominstance|prom~33_combout  = (!\processadorinstance|prominstance|addr_reg [6] & (\processadorinstance|prominstance|addr_reg [3] $ (!\processadorinstance|prominstance|addr_reg [2])))

	.dataa(vcc),
	.datab(\processadorinstance|prominstance|addr_reg [3]),
	.datac(\processadorinstance|prominstance|addr_reg [2]),
	.datad(\processadorinstance|prominstance|addr_reg [6]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~33_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~33 .lut_mask = 16'h00C3;
defparam \processadorinstance|prominstance|prom~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N6
cycloneii_lcell_comb \processadorinstance|prominstance|prom~32 (
// Equation(s):
// \processadorinstance|prominstance|prom~32_combout  = (\processadorinstance|prominstance|addr_reg [4] & (!\processadorinstance|prominstance|addr_reg [1] & (!\processadorinstance|prominstance|addr_reg [2] & !\processadorinstance|prominstance|addr_reg [0]))) 
// # (!\processadorinstance|prominstance|addr_reg [4] & ((\processadorinstance|prominstance|addr_reg [1] & ((\processadorinstance|prominstance|addr_reg [2]) # (\processadorinstance|prominstance|addr_reg [0]))) # (!\processadorinstance|prominstance|addr_reg 
// [1] & (\processadorinstance|prominstance|addr_reg [2] & \processadorinstance|prominstance|addr_reg [0]))))

	.dataa(\processadorinstance|prominstance|addr_reg [4]),
	.datab(\processadorinstance|prominstance|addr_reg [1]),
	.datac(\processadorinstance|prominstance|addr_reg [2]),
	.datad(\processadorinstance|prominstance|addr_reg [0]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~32_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~32 .lut_mask = 16'h5442;
defparam \processadorinstance|prominstance|prom~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N8
cycloneii_lcell_comb \processadorinstance|prominstance|prom~34 (
// Equation(s):
// \processadorinstance|prominstance|prom~34_combout  = (!\processadorinstance|prominstance|addr_reg [7] & (!\processadorinstance|prominstance|addr_reg [5] & (\processadorinstance|prominstance|prom~33_combout  & 
// \processadorinstance|prominstance|prom~32_combout )))

	.dataa(\processadorinstance|prominstance|addr_reg [7]),
	.datab(\processadorinstance|prominstance|addr_reg [5]),
	.datac(\processadorinstance|prominstance|prom~33_combout ),
	.datad(\processadorinstance|prominstance|prom~32_combout ),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~34_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~34 .lut_mask = 16'h1000;
defparam \processadorinstance|prominstance|prom~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N30
cycloneii_lcell_comb \processadorinstance|prominstance|prom~35 (
// Equation(s):
// \processadorinstance|prominstance|prom~35_combout  = (!\processadorinstance|prominstance|addr_reg [3] & (!\processadorinstance|prominstance|addr_reg [2] & ((\processadorinstance|prominstance|addr_reg [1]) # (\processadorinstance|prominstance|addr_reg 
// [0]))))

	.dataa(\processadorinstance|prominstance|addr_reg [1]),
	.datab(\processadorinstance|prominstance|addr_reg [3]),
	.datac(\processadorinstance|prominstance|addr_reg [2]),
	.datad(\processadorinstance|prominstance|addr_reg [0]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~35_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~35 .lut_mask = 16'h0302;
defparam \processadorinstance|prominstance|prom~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N12
cycloneii_lcell_comb \processadorinstance|prominstance|prom~36 (
// Equation(s):
// \processadorinstance|prominstance|prom~36_combout  = (\processadorinstance|prominstance|addr_reg [4] & (\processadorinstance|prominstance|prom~6_combout  & \processadorinstance|prominstance|prom~35_combout ))

	.dataa(\processadorinstance|prominstance|addr_reg [4]),
	.datab(\processadorinstance|prominstance|prom~6_combout ),
	.datac(vcc),
	.datad(\processadorinstance|prominstance|prom~35_combout ),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~36_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~36 .lut_mask = 16'h8800;
defparam \processadorinstance|prominstance|prom~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N22
cycloneii_lcell_comb \processadorinstance|Mux0~0 (
// Equation(s):
// \processadorinstance|Mux0~0_combout  = (!\processadorinstance|prominstance|prom~37_combout  & ((\processadorinstance|prominstance|prom~30_combout ) # ((\processadorinstance|prominstance|prom~36_combout ) # 
// (\processadorinstance|prominstance|prom~34_combout ))))

	.dataa(\processadorinstance|prominstance|prom~30_combout ),
	.datab(\processadorinstance|prominstance|prom~36_combout ),
	.datac(\processadorinstance|prominstance|prom~34_combout ),
	.datad(\processadorinstance|prominstance|prom~37_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux0~0 .lut_mask = 16'h00FE;
defparam \processadorinstance|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N4
cycloneii_lcell_comb \processadorinstance|Mux0~1 (
// Equation(s):
// \processadorinstance|Mux0~1_combout  = (\processadorinstance|Mux0~0_combout  & ((\processadorinstance|prominstance|prom~14_combout  & (!\processadorinstance|prominstance|prom~11_combout  & !\processadorinstance|prominstance|prom~18_combout )) # 
// (!\processadorinstance|prominstance|prom~14_combout  & ((\processadorinstance|prominstance|prom~18_combout )))))

	.dataa(\processadorinstance|prominstance|prom~14_combout ),
	.datab(\processadorinstance|prominstance|prom~11_combout ),
	.datac(\processadorinstance|prominstance|prom~18_combout ),
	.datad(\processadorinstance|Mux0~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux0~1 .lut_mask = 16'h5200;
defparam \processadorinstance|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N24
cycloneii_lcell_comb \processadorinstance|we_reg (
// Equation(s):
// \processadorinstance|we_reg~combout  = (\KEY~combout [0] & ((\processadorinstance|Mux8~2_combout  & (\processadorinstance|we_reg~combout )) # (!\processadorinstance|Mux8~2_combout  & ((\processadorinstance|Mux0~1_combout )))))

	.dataa(\processadorinstance|we_reg~combout ),
	.datab(\processadorinstance|Mux8~2_combout ),
	.datac(\processadorinstance|Mux0~1_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\processadorinstance|we_reg~combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|we_reg .lut_mask = 16'hB800;
defparam \processadorinstance|we_reg .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N22
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[3][0]~8 (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[3][0]~8_combout  = (!\processadorinstance|prominstance|prom~36_combout  & (\processadorinstance|we_reg~combout  & (\processadorinstance|prominstance|prom~30_combout  & 
// \processadorinstance|prominstance|prom~34_combout )))

	.dataa(\processadorinstance|prominstance|prom~36_combout ),
	.datab(\processadorinstance|we_reg~combout ),
	.datac(\processadorinstance|prominstance|prom~30_combout ),
	.datad(\processadorinstance|prominstance|prom~34_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[3][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[3][0]~8 .lut_mask = 16'h4000;
defparam \processadorinstance|regfileinstance|regfile[3][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y9_N25
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[3][0] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [0]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[3][0]~regout ));

// Location: LCCOMB_X44_Y9_N0
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[0][0]~6 (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[0][0]~6_combout  = (\processadorinstance|we_reg~combout  & (!\processadorinstance|prominstance|prom~36_combout  & (!\processadorinstance|prominstance|prom~34_combout  & 
// !\processadorinstance|prominstance|prom~30_combout )))

	.dataa(\processadorinstance|we_reg~combout ),
	.datab(\processadorinstance|prominstance|prom~36_combout ),
	.datac(\processadorinstance|prominstance|prom~34_combout ),
	.datad(\processadorinstance|prominstance|prom~30_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[0][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[0][0]~6 .lut_mask = 16'h0002;
defparam \processadorinstance|regfileinstance|regfile[0][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N4
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[0][0]~7 (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[0][0]~7_combout  = (\KEY~combout [0] & \processadorinstance|regfileinstance|regfile[0][0]~6_combout )

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(vcc),
	.datad(\processadorinstance|regfileinstance|regfile[0][0]~6_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[0][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[0][0]~7 .lut_mask = 16'hCC00;
defparam \processadorinstance|regfileinstance|regfile[0][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y9_N9
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[0][0] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[0][0]~regout ));

// Location: LCCOMB_X44_Y9_N8
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux7~2 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux7~2_combout  = (\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|prominstance|prom~30_combout )))) # (!\processadorinstance|prominstance|prom~34_combout  & 
// ((\processadorinstance|prominstance|prom~30_combout  & (\processadorinstance|regfileinstance|regfile[1][0]~regout )) # (!\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|regfile[0][0]~regout )))))

	.dataa(\processadorinstance|regfileinstance|regfile[1][0]~regout ),
	.datab(\processadorinstance|prominstance|prom~34_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[0][0]~regout ),
	.datad(\processadorinstance|prominstance|prom~30_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux7~2 .lut_mask = 16'hEE30;
defparam \processadorinstance|regfileinstance|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N24
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux7~3 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux7~3_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|regfileinstance|Mux7~2_combout  & ((\processadorinstance|regfileinstance|regfile[3][0]~regout ))) # 
// (!\processadorinstance|regfileinstance|Mux7~2_combout  & (\processadorinstance|regfileinstance|regfile[2][0]~regout )))) # (!\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|regfileinstance|Mux7~2_combout ))))

	.dataa(\processadorinstance|regfileinstance|regfile[2][0]~regout ),
	.datab(\processadorinstance|prominstance|prom~34_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[3][0]~regout ),
	.datad(\processadorinstance|regfileinstance|Mux7~2_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux7~3 .lut_mask = 16'hF388;
defparam \processadorinstance|regfileinstance|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y9_N18
cycloneii_lcell_comb \processadorinstance|data[0]~0 (
// Equation(s):
// \processadorinstance|data[0]~0_combout  = (\processadorinstance|Mux8~2_combout  & ((\processadorinstance|prominstance|prom~36_combout  & ((\processadorinstance|regfileinstance|Mux7~1_combout ))) # (!\processadorinstance|prominstance|prom~36_combout  & 
// (\processadorinstance|regfileinstance|Mux7~3_combout ))))

	.dataa(\processadorinstance|prominstance|prom~36_combout ),
	.datab(\processadorinstance|Mux8~2_combout ),
	.datac(\processadorinstance|regfileinstance|Mux7~3_combout ),
	.datad(\processadorinstance|regfileinstance|Mux7~1_combout ),
	.cin(gnd),
	.combout(\processadorinstance|data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data[0]~0 .lut_mask = 16'hC840;
defparam \processadorinstance|data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N0
cycloneii_lcell_comb \processadorinstance|Mux10~3 (
// Equation(s):
// \processadorinstance|Mux10~3_combout  = (!\processadorinstance|prominstance|prom~8_combout  & ((\processadorinstance|prominstance|addr_reg [2] & (!\processadorinstance|prominstance|prom~9_combout )) # (!\processadorinstance|prominstance|addr_reg [2] & 
// ((!\processadorinstance|prominstance|prom~10_combout )))))

	.dataa(\processadorinstance|prominstance|addr_reg [2]),
	.datab(\processadorinstance|prominstance|prom~9_combout ),
	.datac(\processadorinstance|prominstance|prom~8_combout ),
	.datad(\processadorinstance|prominstance|prom~10_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux10~3 .lut_mask = 16'h0207;
defparam \processadorinstance|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N10
cycloneii_lcell_comb \processadorinstance|addr_d[0]~0 (
// Equation(s):
// \processadorinstance|addr_d[0]~0_combout  = (\processadorinstance|prominstance|prom~25_combout  & (\processadorinstance|prominstance|prom~18_combout  & ((\processadorinstance|Mux10~3_combout ) # (!\processadorinstance|Mux10~0_combout ))))

	.dataa(\processadorinstance|Mux10~0_combout ),
	.datab(\processadorinstance|prominstance|prom~25_combout ),
	.datac(\processadorinstance|Mux10~3_combout ),
	.datad(\processadorinstance|prominstance|prom~18_combout ),
	.cin(gnd),
	.combout(\processadorinstance|addr_d[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|addr_d[0]~0 .lut_mask = 16'hC400;
defparam \processadorinstance|addr_d[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N20
cycloneii_lcell_comb \processadorinstance|addr_d[1]~1 (
// Equation(s):
// \processadorinstance|addr_d[1]~1_combout  = (\processadorinstance|prominstance|prom~26_combout  & (\processadorinstance|prominstance|prom~18_combout  & ((\processadorinstance|Mux10~3_combout ) # (!\processadorinstance|Mux10~0_combout ))))

	.dataa(\processadorinstance|Mux10~0_combout ),
	.datab(\processadorinstance|prominstance|prom~26_combout ),
	.datac(\processadorinstance|Mux10~3_combout ),
	.datad(\processadorinstance|prominstance|prom~18_combout ),
	.cin(gnd),
	.combout(\processadorinstance|addr_d[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|addr_d[1]~1 .lut_mask = 16'hC400;
defparam \processadorinstance|addr_d[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N14
cycloneii_lcell_comb \processadorinstance|addr_d[2]~2 (
// Equation(s):
// \processadorinstance|addr_d[2]~2_combout  = (\processadorinstance|prominstance|prom~23_combout  & (\processadorinstance|prominstance|prom~18_combout  & ((\processadorinstance|Mux10~3_combout ) # (!\processadorinstance|Mux10~0_combout ))))

	.dataa(\processadorinstance|Mux10~0_combout ),
	.datab(\processadorinstance|prominstance|prom~23_combout ),
	.datac(\processadorinstance|Mux10~3_combout ),
	.datad(\processadorinstance|prominstance|prom~18_combout ),
	.cin(gnd),
	.combout(\processadorinstance|addr_d[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|addr_d[2]~2 .lut_mask = 16'hC400;
defparam \processadorinstance|addr_d[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N16
cycloneii_lcell_comb \processadorinstance|addr_d[5]~3 (
// Equation(s):
// \processadorinstance|addr_d[5]~3_combout  = (\processadorinstance|prominstance|prom~28_combout  & (\processadorinstance|prominstance|prom~18_combout  & ((\processadorinstance|Mux10~3_combout ) # (!\processadorinstance|Mux10~0_combout ))))

	.dataa(\processadorinstance|Mux10~0_combout ),
	.datab(\processadorinstance|Mux10~3_combout ),
	.datac(\processadorinstance|prominstance|prom~28_combout ),
	.datad(\processadorinstance|prominstance|prom~18_combout ),
	.cin(gnd),
	.combout(\processadorinstance|addr_d[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|addr_d[5]~3 .lut_mask = 16'hD000;
defparam \processadorinstance|addr_d[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y9_N16
cycloneii_lcell_comb \processadorinstance|Mux10~1 (
// Equation(s):
// \processadorinstance|Mux10~1_combout  = (!\processadorinstance|prominstance|addr_reg [7] & ((\processadorinstance|prominstance|prom~30_combout ) # ((\processadorinstance|prominstance|prom~34_combout ) # (\processadorinstance|prominstance|prom~36_combout 
// ))))

	.dataa(\processadorinstance|prominstance|prom~30_combout ),
	.datab(\processadorinstance|prominstance|prom~34_combout ),
	.datac(\processadorinstance|prominstance|addr_reg [7]),
	.datad(\processadorinstance|prominstance|prom~36_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux10~1 .lut_mask = 16'h0F0E;
defparam \processadorinstance|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y9_N8
cycloneii_lcell_comb \processadorinstance|Mux10~2 (
// Equation(s):
// \processadorinstance|Mux10~2_combout  = (\processadorinstance|Mux10~1_combout  & ((\processadorinstance|prominstance|prom~14_combout ) # ((\processadorinstance|prominstance|prom~17_combout  & !\processadorinstance|prominstance|prom~37_combout ))))

	.dataa(\processadorinstance|prominstance|prom~14_combout ),
	.datab(\processadorinstance|prominstance|prom~17_combout ),
	.datac(\processadorinstance|prominstance|prom~37_combout ),
	.datad(\processadorinstance|Mux10~1_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux10~2 .lut_mask = 16'hAE00;
defparam \processadorinstance|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N0
cycloneii_lcell_comb \processadorinstance|Mux10~5 (
// Equation(s):
// \processadorinstance|Mux10~5_combout  = (\processadorinstance|Mux10~2_combout  & (((!\processadorinstance|prominstance|prom~14_combout ) # (!\processadorinstance|Mux10~0_combout )) # (!\processadorinstance|Mux10~4_combout )))

	.dataa(\processadorinstance|Mux10~4_combout ),
	.datab(\processadorinstance|Mux10~0_combout ),
	.datac(\processadorinstance|prominstance|prom~14_combout ),
	.datad(\processadorinstance|Mux10~2_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux10~5 .lut_mask = 16'h7F00;
defparam \processadorinstance|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \processadorinstance|Mux10~5clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\processadorinstance|Mux10~5_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\processadorinstance|Mux10~5clkctrl_outclk ));
// synopsys translate_off
defparam \processadorinstance|Mux10~5clkctrl .clock_type = "global clock";
defparam \processadorinstance|Mux10~5clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y8_N10
cycloneii_lcell_comb \processadorinstance|data_reg[4] (
// Equation(s):
// \processadorinstance|data_reg [4] = (\KEY~combout [0] & ((GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & (\processadorinstance|Mux4~1_combout )) # (!GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & ((\processadorinstance|data_reg [4])))))

	.dataa(\processadorinstance|Mux4~1_combout ),
	.datab(\processadorinstance|data_reg [4]),
	.datac(\KEY~combout [0]),
	.datad(\processadorinstance|Mux10~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\processadorinstance|data_reg [4]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data_reg[4] .lut_mask = 16'hA0C0;
defparam \processadorinstance|data_reg[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N28
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[7][0]~2 (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[7][0]~2_combout  = (\processadorinstance|prominstance|prom~35_combout  & (\processadorinstance|prominstance|addr_reg [4] & (\processadorinstance|prominstance|prom~6_combout  & \KEY~combout [0])))

	.dataa(\processadorinstance|prominstance|prom~35_combout ),
	.datab(\processadorinstance|prominstance|addr_reg [4]),
	.datac(\processadorinstance|prominstance|prom~6_combout ),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[7][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[7][0]~2 .lut_mask = 16'h8000;
defparam \processadorinstance|regfileinstance|regfile[7][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N14
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[7][0]~3 (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[7][0]~3_combout  = (\processadorinstance|we_reg~combout  & (\processadorinstance|prominstance|prom~30_combout  & (\processadorinstance|prominstance|prom~34_combout  & 
// \processadorinstance|regfileinstance|regfile[7][0]~2_combout )))

	.dataa(\processadorinstance|we_reg~combout ),
	.datab(\processadorinstance|prominstance|prom~30_combout ),
	.datac(\processadorinstance|prominstance|prom~34_combout ),
	.datad(\processadorinstance|regfileinstance|regfile[7][0]~2_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[7][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[7][0]~3 .lut_mask = 16'h8000;
defparam \processadorinstance|regfileinstance|regfile[7][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y9_N27
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[7][4] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[7][4]~regout ));

// Location: LCCOMB_X46_Y9_N0
cycloneii_lcell_comb \processadorinstance|prominstance|prom~31 (
// Equation(s):
// \processadorinstance|prominstance|prom~31_combout  = (\processadorinstance|prominstance|prom~19_combout  & \processadorinstance|prominstance|prom~29_combout )

	.dataa(\processadorinstance|prominstance|prom~19_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|prominstance|prom~29_combout ),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~31_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~31 .lut_mask = 16'hAA00;
defparam \processadorinstance|prominstance|prom~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N30
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[4][0]~1 (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[4][0]~1_combout  = (\processadorinstance|we_reg~combout  & (!\processadorinstance|prominstance|prom~30_combout  & (\processadorinstance|prominstance|prom~36_combout  & 
// !\processadorinstance|prominstance|prom~34_combout )))

	.dataa(\processadorinstance|we_reg~combout ),
	.datab(\processadorinstance|prominstance|prom~30_combout ),
	.datac(\processadorinstance|prominstance|prom~36_combout ),
	.datad(\processadorinstance|prominstance|prom~34_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[4][0]~1 .lut_mask = 16'h0020;
defparam \processadorinstance|regfileinstance|regfile[4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y9_N15
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[4][4] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [4]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[4][4]~regout ));

// Location: LCCOMB_X47_Y9_N28
cycloneii_lcell_comb \processadorinstance|prominstance|prom~38 (
// Equation(s):
// \processadorinstance|prominstance|prom~38_combout  = (!\processadorinstance|prominstance|addr_reg [7] & (\processadorinstance|prominstance|prom~15_combout  & (!\processadorinstance|prominstance|addr_reg [5] & !\processadorinstance|prominstance|addr_reg 
// [6])))

	.dataa(\processadorinstance|prominstance|addr_reg [7]),
	.datab(\processadorinstance|prominstance|prom~15_combout ),
	.datac(\processadorinstance|prominstance|addr_reg [5]),
	.datad(\processadorinstance|prominstance|addr_reg [6]),
	.cin(gnd),
	.combout(\processadorinstance|prominstance|prom~38_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|prominstance|prom~38 .lut_mask = 16'h0004;
defparam \processadorinstance|prominstance|prom~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N14
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux3~2 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux3~2_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|prominstance|prom~31_combout ) # ((\processadorinstance|prominstance|prom~38_combout )))) # 
// (!\processadorinstance|prominstance|prom~34_combout  & (!\processadorinstance|prominstance|prom~31_combout  & (\processadorinstance|regfileinstance|regfile[4][4]~regout  & !\processadorinstance|prominstance|prom~38_combout )))

	.dataa(\processadorinstance|prominstance|prom~34_combout ),
	.datab(\processadorinstance|prominstance|prom~31_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[4][4]~regout ),
	.datad(\processadorinstance|prominstance|prom~38_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux3~2 .lut_mask = 16'hAA98;
defparam \processadorinstance|regfileinstance|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N20
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux3~3 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux3~3_combout  = (\processadorinstance|regfileinstance|Mux3~2_combout  & (((\processadorinstance|regfileinstance|regfile[7][4]~regout ) # (!\processadorinstance|prominstance|prom~30_combout )))) # 
// (!\processadorinstance|regfileinstance|Mux3~2_combout  & (\processadorinstance|regfileinstance|regfile[5][4]~regout  & ((\processadorinstance|prominstance|prom~30_combout ))))

	.dataa(\processadorinstance|regfileinstance|regfile[5][4]~regout ),
	.datab(\processadorinstance|regfileinstance|regfile[7][4]~regout ),
	.datac(\processadorinstance|regfileinstance|Mux3~2_combout ),
	.datad(\processadorinstance|prominstance|prom~30_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux3~3 .lut_mask = 16'hCAF0;
defparam \processadorinstance|regfileinstance|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y8_N0
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[2][4]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[2][4]~feeder_combout  = \processadorinstance|data_reg [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [4]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[2][4]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N24
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[2][0]~4 (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[2][0]~4_combout  = (\processadorinstance|we_reg~combout  & (\processadorinstance|prominstance|prom~34_combout  & (!\processadorinstance|prominstance|prom~30_combout  & 
// !\processadorinstance|prominstance|prom~36_combout )))

	.dataa(\processadorinstance|we_reg~combout ),
	.datab(\processadorinstance|prominstance|prom~34_combout ),
	.datac(\processadorinstance|prominstance|prom~30_combout ),
	.datad(\processadorinstance|prominstance|prom~36_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[2][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[2][0]~4 .lut_mask = 16'h0008;
defparam \processadorinstance|regfileinstance|regfile[2][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y8_N1
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[2][4] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[2][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[2][4]~regout ));

// Location: LCFF_X43_Y9_N31
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[3][4] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [4]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[3][4]~regout ));

// Location: LCCOMB_X49_Y9_N20
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[1][4]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[1][4]~feeder_combout  = \processadorinstance|data_reg [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [4]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[1][4]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N6
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[1][0]~5 (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[1][0]~5_combout  = (\processadorinstance|we_reg~combout  & (!\processadorinstance|prominstance|prom~34_combout  & (\processadorinstance|prominstance|prom~30_combout  & 
// !\processadorinstance|prominstance|prom~36_combout )))

	.dataa(\processadorinstance|we_reg~combout ),
	.datab(\processadorinstance|prominstance|prom~34_combout ),
	.datac(\processadorinstance|prominstance|prom~30_combout ),
	.datad(\processadorinstance|prominstance|prom~36_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[1][0]~5 .lut_mask = 16'h0020;
defparam \processadorinstance|regfileinstance|regfile[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N21
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[1][4] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[1][4]~regout ));

// Location: LCFF_X44_Y9_N3
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[0][4] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[0][4]~regout ));

// Location: LCCOMB_X44_Y9_N2
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux3~0 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux3~0_combout  = (\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|prominstance|prom~30_combout )))) # (!\processadorinstance|prominstance|prom~34_combout  & 
// ((\processadorinstance|prominstance|prom~30_combout  & (\processadorinstance|regfileinstance|regfile[1][4]~regout )) # (!\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|regfile[0][4]~regout )))))

	.dataa(\processadorinstance|prominstance|prom~34_combout ),
	.datab(\processadorinstance|regfileinstance|regfile[1][4]~regout ),
	.datac(\processadorinstance|regfileinstance|regfile[0][4]~regout ),
	.datad(\processadorinstance|prominstance|prom~30_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux3~0 .lut_mask = 16'hEE50;
defparam \processadorinstance|regfileinstance|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N30
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux3~1 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux3~1_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|regfileinstance|Mux3~0_combout  & ((\processadorinstance|regfileinstance|regfile[3][4]~regout ))) # 
// (!\processadorinstance|regfileinstance|Mux3~0_combout  & (\processadorinstance|regfileinstance|regfile[2][4]~regout )))) # (!\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|regfileinstance|Mux3~0_combout ))))

	.dataa(\processadorinstance|prominstance|prom~34_combout ),
	.datab(\processadorinstance|regfileinstance|regfile[2][4]~regout ),
	.datac(\processadorinstance|regfileinstance|regfile[3][4]~regout ),
	.datad(\processadorinstance|regfileinstance|Mux3~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux3~1 .lut_mask = 16'hF588;
defparam \processadorinstance|regfileinstance|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N16
cycloneii_lcell_comb \processadorinstance|data[4]~4 (
// Equation(s):
// \processadorinstance|data[4]~4_combout  = (\processadorinstance|Mux8~2_combout  & ((\processadorinstance|prominstance|prom~36_combout  & (\processadorinstance|regfileinstance|Mux3~3_combout )) # (!\processadorinstance|prominstance|prom~36_combout  & 
// ((\processadorinstance|regfileinstance|Mux3~1_combout )))))

	.dataa(\processadorinstance|Mux8~2_combout ),
	.datab(\processadorinstance|prominstance|prom~36_combout ),
	.datac(\processadorinstance|regfileinstance|Mux3~3_combout ),
	.datad(\processadorinstance|regfileinstance|Mux3~1_combout ),
	.cin(gnd),
	.combout(\processadorinstance|data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data[4]~4 .lut_mask = 16'hA280;
defparam \processadorinstance|data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N18
cycloneii_lcell_comb \processadorinstance|Mux2~0 (
// Equation(s):
// \processadorinstance|Mux2~0_combout  = (\processadorinstance|prominstance|prom~11_combout  & (((\SW~combout [6])))) # (!\processadorinstance|prominstance|prom~11_combout  & (\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [6] & 
// ((\processadorinstance|prominstance|prom~18_combout ))))

	.dataa(\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [6]),
	.datab(\SW~combout [6]),
	.datac(\processadorinstance|prominstance|prom~18_combout ),
	.datad(\processadorinstance|prominstance|prom~11_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux2~0 .lut_mask = 16'hCCA0;
defparam \processadorinstance|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N14
cycloneii_lcell_comb \processadorinstance|data_reg[6] (
// Equation(s):
// \processadorinstance|data_reg [6] = (\KEY~combout [0] & ((GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & (\processadorinstance|Mux2~0_combout )) # (!GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & ((\processadorinstance|data_reg [6])))))

	.dataa(\KEY~combout [0]),
	.datab(\processadorinstance|Mux2~0_combout ),
	.datac(\processadorinstance|data_reg [6]),
	.datad(\processadorinstance|Mux10~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\processadorinstance|data_reg [6]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data_reg[6] .lut_mask = 16'h88A0;
defparam \processadorinstance|data_reg[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N30
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[5][6]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[5][6]~feeder_combout  = \processadorinstance|data_reg [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [6]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[5][6]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N22
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[5][0]~0 (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[5][0]~0_combout  = (\processadorinstance|we_reg~combout  & (!\processadorinstance|prominstance|prom~34_combout  & (\processadorinstance|prominstance|prom~30_combout  & 
// \processadorinstance|prominstance|prom~36_combout )))

	.dataa(\processadorinstance|we_reg~combout ),
	.datab(\processadorinstance|prominstance|prom~34_combout ),
	.datac(\processadorinstance|prominstance|prom~30_combout ),
	.datad(\processadorinstance|prominstance|prom~36_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[5][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[5][0]~0 .lut_mask = 16'h2000;
defparam \processadorinstance|regfileinstance|regfile[5][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y10_N31
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[5][6] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[5][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[5][6]~regout ));

// Location: LCFF_X45_Y9_N9
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[7][6] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[7][6]~regout ));

// Location: LCFF_X46_Y9_N29
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[4][6] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [6]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[4][6]~regout ));

// Location: LCCOMB_X46_Y9_N28
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux1~2 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux1~2_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|prominstance|prom~31_combout ) # ((\processadorinstance|prominstance|prom~38_combout )))) # 
// (!\processadorinstance|prominstance|prom~34_combout  & (!\processadorinstance|prominstance|prom~31_combout  & (\processadorinstance|regfileinstance|regfile[4][6]~regout  & !\processadorinstance|prominstance|prom~38_combout )))

	.dataa(\processadorinstance|prominstance|prom~34_combout ),
	.datab(\processadorinstance|prominstance|prom~31_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[4][6]~regout ),
	.datad(\processadorinstance|prominstance|prom~38_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux1~2 .lut_mask = 16'hAA98;
defparam \processadorinstance|regfileinstance|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N8
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux1~3 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux1~3_combout  = (\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|Mux1~2_combout  & ((\processadorinstance|regfileinstance|regfile[7][6]~regout ))) # 
// (!\processadorinstance|regfileinstance|Mux1~2_combout  & (\processadorinstance|regfileinstance|regfile[5][6]~regout )))) # (!\processadorinstance|prominstance|prom~30_combout  & (((\processadorinstance|regfileinstance|Mux1~2_combout ))))

	.dataa(\processadorinstance|prominstance|prom~30_combout ),
	.datab(\processadorinstance|regfileinstance|regfile[5][6]~regout ),
	.datac(\processadorinstance|regfileinstance|regfile[7][6]~regout ),
	.datad(\processadorinstance|regfileinstance|Mux1~2_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux1~3 .lut_mask = 16'hF588;
defparam \processadorinstance|regfileinstance|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y10_N15
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[2][6] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|data_reg [6]),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[2][6]~regout ));

// Location: LCCOMB_X49_Y9_N18
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[1][6]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[1][6]~feeder_combout  = \processadorinstance|data_reg [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [6]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[1][6]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N19
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[1][6] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[1][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[1][6]~regout ));

// Location: LCFF_X44_Y9_N13
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[0][6] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[0][6]~regout ));

// Location: LCCOMB_X44_Y9_N12
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux1~0 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux1~0_combout  = (\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|prominstance|prom~30_combout )))) # (!\processadorinstance|prominstance|prom~34_combout  & 
// ((\processadorinstance|prominstance|prom~30_combout  & (\processadorinstance|regfileinstance|regfile[1][6]~regout )) # (!\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|regfile[0][6]~regout )))))

	.dataa(\processadorinstance|prominstance|prom~34_combout ),
	.datab(\processadorinstance|regfileinstance|regfile[1][6]~regout ),
	.datac(\processadorinstance|regfileinstance|regfile[0][6]~regout ),
	.datad(\processadorinstance|prominstance|prom~30_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux1~0 .lut_mask = 16'hEE50;
defparam \processadorinstance|regfileinstance|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N18
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux1~1 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux1~1_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|regfileinstance|Mux1~0_combout  & (\processadorinstance|regfileinstance|regfile[3][6]~regout )) # 
// (!\processadorinstance|regfileinstance|Mux1~0_combout  & ((\processadorinstance|regfileinstance|regfile[2][6]~regout ))))) # (!\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|regfileinstance|Mux1~0_combout ))))

	.dataa(\processadorinstance|regfileinstance|regfile[3][6]~regout ),
	.datab(\processadorinstance|regfileinstance|regfile[2][6]~regout ),
	.datac(\processadorinstance|prominstance|prom~34_combout ),
	.datad(\processadorinstance|regfileinstance|Mux1~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux1~1 .lut_mask = 16'hAFC0;
defparam \processadorinstance|regfileinstance|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N22
cycloneii_lcell_comb \processadorinstance|data[6]~6 (
// Equation(s):
// \processadorinstance|data[6]~6_combout  = (\processadorinstance|Mux8~2_combout  & ((\processadorinstance|prominstance|prom~36_combout  & (\processadorinstance|regfileinstance|Mux1~3_combout )) # (!\processadorinstance|prominstance|prom~36_combout  & 
// ((\processadorinstance|regfileinstance|Mux1~1_combout )))))

	.dataa(\processadorinstance|Mux8~2_combout ),
	.datab(\processadorinstance|prominstance|prom~36_combout ),
	.datac(\processadorinstance|regfileinstance|Mux1~3_combout ),
	.datad(\processadorinstance|regfileinstance|Mux1~1_combout ),
	.cin(gnd),
	.combout(\processadorinstance|data[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data[6]~6 .lut_mask = 16'hA280;
defparam \processadorinstance|data[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N22
cycloneii_lcell_comb \processadorinstance|data_reg[7] (
// Equation(s):
// \processadorinstance|data_reg [7] = (\KEY~combout [0] & ((GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & (\processadorinstance|Mux1~0_combout )) # (!GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & ((\processadorinstance|data_reg [7])))))

	.dataa(\processadorinstance|Mux1~0_combout ),
	.datab(\processadorinstance|data_reg [7]),
	.datac(\KEY~combout [0]),
	.datad(\processadorinstance|Mux10~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\processadorinstance|data_reg [7]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data_reg[7] .lut_mask = 16'hA0C0;
defparam \processadorinstance|data_reg[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N6
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[7][7]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[7][7]~feeder_combout  = \processadorinstance|data_reg [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [7]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[7][7]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y9_N7
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[7][7] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[7][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[7][7]~regout ));

// Location: LCFF_X46_Y9_N19
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[4][7] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [7]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[4][7]~regout ));

// Location: LCCOMB_X46_Y9_N18
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux0~2 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux0~2_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|prominstance|prom~31_combout ) # ((\processadorinstance|prominstance|prom~38_combout )))) # 
// (!\processadorinstance|prominstance|prom~34_combout  & (!\processadorinstance|prominstance|prom~31_combout  & (\processadorinstance|regfileinstance|regfile[4][7]~regout  & !\processadorinstance|prominstance|prom~38_combout )))

	.dataa(\processadorinstance|prominstance|prom~34_combout ),
	.datab(\processadorinstance|prominstance|prom~31_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[4][7]~regout ),
	.datad(\processadorinstance|prominstance|prom~38_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux0~2 .lut_mask = 16'hAA98;
defparam \processadorinstance|regfileinstance|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y9_N16
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux0~3 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux0~3_combout  = (\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|Mux0~2_combout  & ((\processadorinstance|regfileinstance|regfile[7][7]~regout ))) # 
// (!\processadorinstance|regfileinstance|Mux0~2_combout  & (\processadorinstance|regfileinstance|regfile[5][7]~regout )))) # (!\processadorinstance|prominstance|prom~30_combout  & (((\processadorinstance|regfileinstance|Mux0~2_combout ))))

	.dataa(\processadorinstance|regfileinstance|regfile[5][7]~regout ),
	.datab(\processadorinstance|prominstance|prom~30_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[7][7]~regout ),
	.datad(\processadorinstance|regfileinstance|Mux0~2_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux0~3 .lut_mask = 16'hF388;
defparam \processadorinstance|regfileinstance|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N20
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[2][7]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[2][7]~feeder_combout  = \processadorinstance|data_reg [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [7]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[2][7]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y10_N21
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[2][7] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[2][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[2][7]~regout ));

// Location: LCFF_X43_Y9_N29
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[3][7] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [7]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[3][7]~regout ));

// Location: LCCOMB_X49_Y9_N28
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[1][7]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[1][7]~feeder_combout  = \processadorinstance|data_reg [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [7]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[1][7]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N29
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[1][7] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[1][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[1][7]~regout ));

// Location: LCCOMB_X43_Y9_N10
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux0~0 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux0~0_combout  = (\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|prominstance|prom~30_combout )))) # (!\processadorinstance|prominstance|prom~34_combout  & 
// ((\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|regfile[1][7]~regout ))) # (!\processadorinstance|prominstance|prom~30_combout  & (\processadorinstance|regfileinstance|regfile[0][7]~regout ))))

	.dataa(\processadorinstance|regfileinstance|regfile[0][7]~regout ),
	.datab(\processadorinstance|regfileinstance|regfile[1][7]~regout ),
	.datac(\processadorinstance|prominstance|prom~34_combout ),
	.datad(\processadorinstance|prominstance|prom~30_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux0~0 .lut_mask = 16'hFC0A;
defparam \processadorinstance|regfileinstance|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N28
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux0~1 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux0~1_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|regfileinstance|Mux0~0_combout  & ((\processadorinstance|regfileinstance|regfile[3][7]~regout ))) # 
// (!\processadorinstance|regfileinstance|Mux0~0_combout  & (\processadorinstance|regfileinstance|regfile[2][7]~regout )))) # (!\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|regfileinstance|Mux0~0_combout ))))

	.dataa(\processadorinstance|prominstance|prom~34_combout ),
	.datab(\processadorinstance|regfileinstance|regfile[2][7]~regout ),
	.datac(\processadorinstance|regfileinstance|regfile[3][7]~regout ),
	.datad(\processadorinstance|regfileinstance|Mux0~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux0~1 .lut_mask = 16'hF588;
defparam \processadorinstance|regfileinstance|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N30
cycloneii_lcell_comb \processadorinstance|data[7]~7 (
// Equation(s):
// \processadorinstance|data[7]~7_combout  = (\processadorinstance|Mux8~2_combout  & ((\processadorinstance|prominstance|prom~36_combout  & (\processadorinstance|regfileinstance|Mux0~3_combout )) # (!\processadorinstance|prominstance|prom~36_combout  & 
// ((\processadorinstance|regfileinstance|Mux0~1_combout )))))

	.dataa(\processadorinstance|Mux8~2_combout ),
	.datab(\processadorinstance|prominstance|prom~36_combout ),
	.datac(\processadorinstance|regfileinstance|Mux0~3_combout ),
	.datad(\processadorinstance|regfileinstance|Mux0~1_combout ),
	.cin(gnd),
	.combout(\processadorinstance|data[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data[7]~7 .lut_mask = 16'hA280;
defparam \processadorinstance|data[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N26
cycloneii_lcell_comb \processadorinstance|Mux3~0 (
// Equation(s):
// \processadorinstance|Mux3~0_combout  = (\processadorinstance|prominstance|addr_reg [7] & (((\processadorinstance|prominstance|prom~28_combout )))) # (!\processadorinstance|prominstance|addr_reg [7] & ((\processadorinstance|prominstance|prom~17_combout  & 
// (\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [5])) # (!\processadorinstance|prominstance|prom~17_combout  & ((\processadorinstance|prominstance|prom~28_combout )))))

	.dataa(\processadorinstance|prominstance|addr_reg [7]),
	.datab(\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [5]),
	.datac(\processadorinstance|prominstance|prom~28_combout ),
	.datad(\processadorinstance|prominstance|prom~17_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux3~0 .lut_mask = 16'hE4F0;
defparam \processadorinstance|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N8
cycloneii_lcell_comb \processadorinstance|Mux3~1 (
// Equation(s):
// \processadorinstance|Mux3~1_combout  = (\processadorinstance|prominstance|prom~11_combout  & (\SW~combout [5])) # (!\processadorinstance|prominstance|prom~11_combout  & ((\processadorinstance|Mux3~0_combout )))

	.dataa(\processadorinstance|prominstance|prom~11_combout ),
	.datab(vcc),
	.datac(\SW~combout [5]),
	.datad(\processadorinstance|Mux3~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux3~1 .lut_mask = 16'hF5A0;
defparam \processadorinstance|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N16
cycloneii_lcell_comb \processadorinstance|data_reg[5] (
// Equation(s):
// \processadorinstance|data_reg [5] = (\KEY~combout [0] & ((GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & ((\processadorinstance|Mux3~1_combout ))) # (!GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & (\processadorinstance|data_reg [5]))))

	.dataa(\processadorinstance|data_reg [5]),
	.datab(\processadorinstance|Mux3~1_combout ),
	.datac(\KEY~combout [0]),
	.datad(\processadorinstance|Mux10~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\processadorinstance|data_reg [5]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data_reg[5] .lut_mask = 16'hC0A0;
defparam \processadorinstance|data_reg[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y10_N25
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[2][5] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [5]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[2][5]~regout ));

// Location: LCFF_X43_Y9_N9
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[3][5] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [5]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[3][5]~regout ));

// Location: LCFF_X44_Y9_N25
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[0][5] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[0][5]~regout ));

// Location: LCCOMB_X44_Y9_N24
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux2~0 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux2~0_combout  = (\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|prominstance|prom~30_combout )))) # (!\processadorinstance|prominstance|prom~34_combout  & 
// ((\processadorinstance|prominstance|prom~30_combout  & (\processadorinstance|regfileinstance|regfile[1][5]~regout )) # (!\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|regfile[0][5]~regout )))))

	.dataa(\processadorinstance|regfileinstance|regfile[1][5]~regout ),
	.datab(\processadorinstance|prominstance|prom~34_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[0][5]~regout ),
	.datad(\processadorinstance|prominstance|prom~30_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux2~0 .lut_mask = 16'hEE30;
defparam \processadorinstance|regfileinstance|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N8
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux2~1 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux2~1_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|regfileinstance|Mux2~0_combout  & ((\processadorinstance|regfileinstance|regfile[3][5]~regout ))) # 
// (!\processadorinstance|regfileinstance|Mux2~0_combout  & (\processadorinstance|regfileinstance|regfile[2][5]~regout )))) # (!\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|regfileinstance|Mux2~0_combout ))))

	.dataa(\processadorinstance|prominstance|prom~34_combout ),
	.datab(\processadorinstance|regfileinstance|regfile[2][5]~regout ),
	.datac(\processadorinstance|regfileinstance|regfile[3][5]~regout ),
	.datad(\processadorinstance|regfileinstance|Mux2~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux2~1 .lut_mask = 16'hF588;
defparam \processadorinstance|regfileinstance|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y9_N11
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[7][5] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[7][5]~regout ));

// Location: LCCOMB_X46_Y10_N8
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[5][5]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[5][5]~feeder_combout  = \processadorinstance|data_reg [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [5]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[5][5]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y10_N9
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[5][5] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[5][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[5][5]~regout ));

// Location: LCFF_X46_Y9_N11
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[4][5] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [5]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[4][5]~regout ));

// Location: LCCOMB_X46_Y9_N10
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux2~2 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux2~2_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|prominstance|prom~31_combout ) # ((\processadorinstance|prominstance|prom~38_combout )))) # 
// (!\processadorinstance|prominstance|prom~34_combout  & (!\processadorinstance|prominstance|prom~31_combout  & (\processadorinstance|regfileinstance|regfile[4][5]~regout  & !\processadorinstance|prominstance|prom~38_combout )))

	.dataa(\processadorinstance|prominstance|prom~34_combout ),
	.datab(\processadorinstance|prominstance|prom~31_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[4][5]~regout ),
	.datad(\processadorinstance|prominstance|prom~38_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux2~2 .lut_mask = 16'hAA98;
defparam \processadorinstance|regfileinstance|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N18
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux2~3 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux2~3_combout  = (\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|Mux2~2_combout  & (\processadorinstance|regfileinstance|regfile[7][5]~regout )) # 
// (!\processadorinstance|regfileinstance|Mux2~2_combout  & ((\processadorinstance|regfileinstance|regfile[5][5]~regout ))))) # (!\processadorinstance|prominstance|prom~30_combout  & (((\processadorinstance|regfileinstance|Mux2~2_combout ))))

	.dataa(\processadorinstance|prominstance|prom~30_combout ),
	.datab(\processadorinstance|regfileinstance|regfile[7][5]~regout ),
	.datac(\processadorinstance|regfileinstance|regfile[5][5]~regout ),
	.datad(\processadorinstance|regfileinstance|Mux2~2_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux2~3 .lut_mask = 16'hDDA0;
defparam \processadorinstance|regfileinstance|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N20
cycloneii_lcell_comb \processadorinstance|data[5]~5 (
// Equation(s):
// \processadorinstance|data[5]~5_combout  = (\processadorinstance|Mux8~2_combout  & ((\processadorinstance|prominstance|prom~36_combout  & ((\processadorinstance|regfileinstance|Mux2~3_combout ))) # (!\processadorinstance|prominstance|prom~36_combout  & 
// (\processadorinstance|regfileinstance|Mux2~1_combout ))))

	.dataa(\processadorinstance|prominstance|prom~36_combout ),
	.datab(\processadorinstance|Mux8~2_combout ),
	.datac(\processadorinstance|regfileinstance|Mux2~1_combout ),
	.datad(\processadorinstance|regfileinstance|Mux2~3_combout ),
	.cin(gnd),
	.combout(\processadorinstance|data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data[5]~5 .lut_mask = 16'hC840;
defparam \processadorinstance|data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N14
cycloneii_lcell_comb \processadorinstance|Mux5~0 (
// Equation(s):
// \processadorinstance|Mux5~0_combout  = (\processadorinstance|prominstance|prom~11_combout  & (\SW~combout [3])) # (!\processadorinstance|prominstance|prom~11_combout  & (((\processadorinstance|prominstance|prom~18_combout  & 
// \processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\SW~combout [3]),
	.datab(\processadorinstance|prominstance|prom~11_combout ),
	.datac(\processadorinstance|prominstance|prom~18_combout ),
	.datad(\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\processadorinstance|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux5~0 .lut_mask = 16'hB888;
defparam \processadorinstance|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N28
cycloneii_lcell_comb \processadorinstance|data_reg[3] (
// Equation(s):
// \processadorinstance|data_reg [3] = (\KEY~combout [0] & ((GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & ((\processadorinstance|Mux5~0_combout ))) # (!GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & (\processadorinstance|data_reg [3]))))

	.dataa(\processadorinstance|data_reg [3]),
	.datab(\processadorinstance|Mux5~0_combout ),
	.datac(\KEY~combout [0]),
	.datad(\processadorinstance|Mux10~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\processadorinstance|data_reg [3]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data_reg[3] .lut_mask = 16'hC0A0;
defparam \processadorinstance|data_reg[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N10
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[5][3]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[5][3]~feeder_combout  = \processadorinstance|data_reg [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [3]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[5][3]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y10_N11
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[5][3] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[5][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[5][3]~regout ));

// Location: LCFF_X46_Y9_N25
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[4][3] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [3]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[4][3]~regout ));

// Location: LCCOMB_X46_Y9_N24
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux4~2 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux4~2_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|prominstance|prom~31_combout ) # ((\processadorinstance|prominstance|prom~38_combout )))) # 
// (!\processadorinstance|prominstance|prom~34_combout  & (!\processadorinstance|prominstance|prom~31_combout  & (\processadorinstance|regfileinstance|regfile[4][3]~regout  & !\processadorinstance|prominstance|prom~38_combout )))

	.dataa(\processadorinstance|prominstance|prom~34_combout ),
	.datab(\processadorinstance|prominstance|prom~31_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[4][3]~regout ),
	.datad(\processadorinstance|prominstance|prom~38_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux4~2 .lut_mask = 16'hAA98;
defparam \processadorinstance|regfileinstance|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N14
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux4~3 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux4~3_combout  = (\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|Mux4~2_combout  & (\processadorinstance|regfileinstance|regfile[7][3]~regout )) # 
// (!\processadorinstance|regfileinstance|Mux4~2_combout  & ((\processadorinstance|regfileinstance|regfile[5][3]~regout ))))) # (!\processadorinstance|prominstance|prom~30_combout  & (((\processadorinstance|regfileinstance|Mux4~2_combout ))))

	.dataa(\processadorinstance|regfileinstance|regfile[7][3]~regout ),
	.datab(\processadorinstance|regfileinstance|regfile[5][3]~regout ),
	.datac(\processadorinstance|prominstance|prom~30_combout ),
	.datad(\processadorinstance|regfileinstance|Mux4~2_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux4~3 .lut_mask = 16'hAFC0;
defparam \processadorinstance|regfileinstance|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N26
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[2][3]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[2][3]~feeder_combout  = \processadorinstance|data_reg [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [3]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[2][3]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y10_N27
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[2][3] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[2][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[2][3]~regout ));

// Location: LCFF_X44_Y9_N31
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[0][3] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[0][3]~regout ));

// Location: LCCOMB_X44_Y9_N30
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux4~0 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux4~0_combout  = (\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|prominstance|prom~30_combout )))) # (!\processadorinstance|prominstance|prom~34_combout  & 
// ((\processadorinstance|prominstance|prom~30_combout  & (\processadorinstance|regfileinstance|regfile[1][3]~regout )) # (!\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|regfile[0][3]~regout )))))

	.dataa(\processadorinstance|regfileinstance|regfile[1][3]~regout ),
	.datab(\processadorinstance|prominstance|prom~34_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[0][3]~regout ),
	.datad(\processadorinstance|prominstance|prom~30_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux4~0 .lut_mask = 16'hEE30;
defparam \processadorinstance|regfileinstance|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N24
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux4~1 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux4~1_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|regfileinstance|Mux4~0_combout  & (\processadorinstance|regfileinstance|regfile[3][3]~regout )) # 
// (!\processadorinstance|regfileinstance|Mux4~0_combout  & ((\processadorinstance|regfileinstance|regfile[2][3]~regout ))))) # (!\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|regfileinstance|Mux4~0_combout ))))

	.dataa(\processadorinstance|regfileinstance|regfile[3][3]~regout ),
	.datab(\processadorinstance|regfileinstance|regfile[2][3]~regout ),
	.datac(\processadorinstance|prominstance|prom~34_combout ),
	.datad(\processadorinstance|regfileinstance|Mux4~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux4~1 .lut_mask = 16'hAFC0;
defparam \processadorinstance|regfileinstance|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N6
cycloneii_lcell_comb \processadorinstance|data[3]~3 (
// Equation(s):
// \processadorinstance|data[3]~3_combout  = (\processadorinstance|Mux8~2_combout  & ((\processadorinstance|prominstance|prom~36_combout  & (\processadorinstance|regfileinstance|Mux4~3_combout )) # (!\processadorinstance|prominstance|prom~36_combout  & 
// ((\processadorinstance|regfileinstance|Mux4~1_combout )))))

	.dataa(\processadorinstance|Mux8~2_combout ),
	.datab(\processadorinstance|prominstance|prom~36_combout ),
	.datac(\processadorinstance|regfileinstance|Mux4~3_combout ),
	.datad(\processadorinstance|regfileinstance|Mux4~1_combout ),
	.cin(gnd),
	.combout(\processadorinstance|data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data[3]~3 .lut_mask = 16'hA280;
defparam \processadorinstance|data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N6
cycloneii_lcell_comb \processadorinstance|Mux6~0 (
// Equation(s):
// \processadorinstance|Mux6~0_combout  = (!\processadorinstance|prominstance|prom~11_combout  & ((\processadorinstance|prominstance|prom~18_combout  & (\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [2])) # 
// (!\processadorinstance|prominstance|prom~18_combout  & ((\processadorinstance|prominstance|prom~23_combout )))))

	.dataa(\processadorinstance|prominstance|prom~18_combout ),
	.datab(\processadorinstance|prominstance|prom~11_combout ),
	.datac(\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [2]),
	.datad(\processadorinstance|prominstance|prom~23_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux6~0 .lut_mask = 16'h3120;
defparam \processadorinstance|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N4
cycloneii_lcell_comb \processadorinstance|Mux6~1 (
// Equation(s):
// \processadorinstance|Mux6~1_combout  = (\processadorinstance|Mux6~0_combout ) # ((\SW~combout [2] & \processadorinstance|prominstance|prom~11_combout ))

	.dataa(vcc),
	.datab(\SW~combout [2]),
	.datac(\processadorinstance|prominstance|prom~11_combout ),
	.datad(\processadorinstance|Mux6~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux6~1 .lut_mask = 16'hFFC0;
defparam \processadorinstance|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y10_N16
cycloneii_lcell_comb \processadorinstance|data_reg[2] (
// Equation(s):
// \processadorinstance|data_reg [2] = (\KEY~combout [0] & ((GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & ((\processadorinstance|Mux6~1_combout ))) # (!GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & (\processadorinstance|data_reg [2]))))

	.dataa(\processadorinstance|data_reg [2]),
	.datab(\processadorinstance|Mux6~1_combout ),
	.datac(\KEY~combout [0]),
	.datad(\processadorinstance|Mux10~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\processadorinstance|data_reg [2]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data_reg[2] .lut_mask = 16'hC0A0;
defparam \processadorinstance|data_reg[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y10_N20
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[2][2]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[2][2]~feeder_combout  = \processadorinstance|data_reg [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [2]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[2][2]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y10_N21
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[2][2] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[2][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[2][2]~regout ));

// Location: LCFF_X42_Y9_N11
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[0][2] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[0][2]~regout ));

// Location: LCCOMB_X42_Y9_N10
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux5~0 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux5~0_combout  = (\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|prominstance|prom~30_combout )))) # (!\processadorinstance|prominstance|prom~34_combout  & 
// ((\processadorinstance|prominstance|prom~30_combout  & (\processadorinstance|regfileinstance|regfile[1][2]~regout )) # (!\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|regfile[0][2]~regout )))))

	.dataa(\processadorinstance|regfileinstance|regfile[1][2]~regout ),
	.datab(\processadorinstance|prominstance|prom~34_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[0][2]~regout ),
	.datad(\processadorinstance|prominstance|prom~30_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux5~0 .lut_mask = 16'hEE30;
defparam \processadorinstance|regfileinstance|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N20
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux5~1 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux5~1_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|regfileinstance|Mux5~0_combout  & (\processadorinstance|regfileinstance|regfile[3][2]~regout )) # 
// (!\processadorinstance|regfileinstance|Mux5~0_combout  & ((\processadorinstance|regfileinstance|regfile[2][2]~regout ))))) # (!\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|regfileinstance|Mux5~0_combout ))))

	.dataa(\processadorinstance|regfileinstance|regfile[3][2]~regout ),
	.datab(\processadorinstance|regfileinstance|regfile[2][2]~regout ),
	.datac(\processadorinstance|prominstance|prom~34_combout ),
	.datad(\processadorinstance|regfileinstance|Mux5~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux5~1 .lut_mask = 16'hAFC0;
defparam \processadorinstance|regfileinstance|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y10_N13
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[5][2] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [2]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[5][2]~regout ));

// Location: LCFF_X42_Y9_N27
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[7][2] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[7][2]~regout ));

// Location: LCFF_X46_Y9_N27
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[4][2] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [2]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[4][2]~regout ));

// Location: LCCOMB_X46_Y9_N26
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux5~2 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux5~2_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|prominstance|prom~31_combout ) # ((\processadorinstance|prominstance|prom~38_combout )))) # 
// (!\processadorinstance|prominstance|prom~34_combout  & (!\processadorinstance|prominstance|prom~31_combout  & (\processadorinstance|regfileinstance|regfile[4][2]~regout  & !\processadorinstance|prominstance|prom~38_combout )))

	.dataa(\processadorinstance|prominstance|prom~34_combout ),
	.datab(\processadorinstance|prominstance|prom~31_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[4][2]~regout ),
	.datad(\processadorinstance|prominstance|prom~38_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux5~2 .lut_mask = 16'hAA98;
defparam \processadorinstance|regfileinstance|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N26
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux5~3 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux5~3_combout  = (\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|Mux5~2_combout  & ((\processadorinstance|regfileinstance|regfile[7][2]~regout ))) # 
// (!\processadorinstance|regfileinstance|Mux5~2_combout  & (\processadorinstance|regfileinstance|regfile[5][2]~regout )))) # (!\processadorinstance|prominstance|prom~30_combout  & (((\processadorinstance|regfileinstance|Mux5~2_combout ))))

	.dataa(\processadorinstance|prominstance|prom~30_combout ),
	.datab(\processadorinstance|regfileinstance|regfile[5][2]~regout ),
	.datac(\processadorinstance|regfileinstance|regfile[7][2]~regout ),
	.datad(\processadorinstance|regfileinstance|Mux5~2_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux5~3 .lut_mask = 16'hF588;
defparam \processadorinstance|regfileinstance|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N4
cycloneii_lcell_comb \processadorinstance|data[2]~2 (
// Equation(s):
// \processadorinstance|data[2]~2_combout  = (\processadorinstance|Mux8~2_combout  & ((\processadorinstance|prominstance|prom~36_combout  & ((\processadorinstance|regfileinstance|Mux5~3_combout ))) # (!\processadorinstance|prominstance|prom~36_combout  & 
// (\processadorinstance|regfileinstance|Mux5~1_combout ))))

	.dataa(\processadorinstance|Mux8~2_combout ),
	.datab(\processadorinstance|prominstance|prom~36_combout ),
	.datac(\processadorinstance|regfileinstance|Mux5~1_combout ),
	.datad(\processadorinstance|regfileinstance|Mux5~3_combout ),
	.cin(gnd),
	.combout(\processadorinstance|data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data[2]~2 .lut_mask = 16'hA820;
defparam \processadorinstance|data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N10
cycloneii_lcell_comb \processadorinstance|Mux7~0 (
// Equation(s):
// \processadorinstance|Mux7~0_combout  = (\processadorinstance|prominstance|addr_reg [7] & (((\processadorinstance|prominstance|prom~26_combout )))) # (!\processadorinstance|prominstance|addr_reg [7] & ((\processadorinstance|prominstance|prom~17_combout  & 
// (\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [1])) # (!\processadorinstance|prominstance|prom~17_combout  & ((\processadorinstance|prominstance|prom~26_combout )))))

	.dataa(\processadorinstance|prominstance|addr_reg [7]),
	.datab(\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [1]),
	.datac(\processadorinstance|prominstance|prom~26_combout ),
	.datad(\processadorinstance|prominstance|prom~17_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux7~0 .lut_mask = 16'hE4F0;
defparam \processadorinstance|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N4
cycloneii_lcell_comb \processadorinstance|Mux7~1 (
// Equation(s):
// \processadorinstance|Mux7~1_combout  = (\processadorinstance|prominstance|prom~11_combout  & (\SW~combout [1])) # (!\processadorinstance|prominstance|prom~11_combout  & ((\processadorinstance|Mux7~0_combout )))

	.dataa(\processadorinstance|prominstance|prom~11_combout ),
	.datab(vcc),
	.datac(\SW~combout [1]),
	.datad(\processadorinstance|Mux7~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux7~1 .lut_mask = 16'hF5A0;
defparam \processadorinstance|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N6
cycloneii_lcell_comb \processadorinstance|data_reg[1] (
// Equation(s):
// \processadorinstance|data_reg [1] = (\KEY~combout [0] & ((GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & ((\processadorinstance|Mux7~1_combout ))) # (!GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & (\processadorinstance|data_reg [1]))))

	.dataa(\processadorinstance|data_reg [1]),
	.datab(\processadorinstance|Mux7~1_combout ),
	.datac(\KEY~combout [0]),
	.datad(\processadorinstance|Mux10~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\processadorinstance|data_reg [1]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data_reg[1] .lut_mask = 16'hC0A0;
defparam \processadorinstance|data_reg[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y10_N30
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[2][1]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[2][1]~feeder_combout  = \processadorinstance|data_reg [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [1]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[2][1]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y10_N31
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[2][1] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[2][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[2][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[2][1]~regout ));

// Location: LCFF_X43_Y9_N15
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[3][1] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [1]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[3][1]~regout ));

// Location: LCCOMB_X44_Y9_N20
cycloneii_lcell_comb \processadorinstance|regfileinstance|regfile[0][1]~feeder (
// Equation(s):
// \processadorinstance|regfileinstance|regfile[0][1]~feeder_combout  = \processadorinstance|data_reg [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processadorinstance|data_reg [1]),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|regfile[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|regfile[0][1]~feeder .lut_mask = 16'hFF00;
defparam \processadorinstance|regfileinstance|regfile[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y9_N21
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[0][1] (
	.clk(!\KEY~combout [3]),
	.datain(\processadorinstance|regfileinstance|regfile[0][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processadorinstance|regfileinstance|regfile[0][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[0][1]~regout ));

// Location: LCCOMB_X43_Y9_N0
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux6~0 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux6~0_combout  = (\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|prominstance|prom~30_combout )))) # (!\processadorinstance|prominstance|prom~34_combout  & 
// ((\processadorinstance|prominstance|prom~30_combout  & (\processadorinstance|regfileinstance|regfile[1][1]~regout )) # (!\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|regfile[0][1]~regout )))))

	.dataa(\processadorinstance|regfileinstance|regfile[1][1]~regout ),
	.datab(\processadorinstance|regfileinstance|regfile[0][1]~regout ),
	.datac(\processadorinstance|prominstance|prom~34_combout ),
	.datad(\processadorinstance|prominstance|prom~30_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux6~0 .lut_mask = 16'hFA0C;
defparam \processadorinstance|regfileinstance|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N14
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux6~1 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux6~1_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|regfileinstance|Mux6~0_combout  & ((\processadorinstance|regfileinstance|regfile[3][1]~regout ))) # 
// (!\processadorinstance|regfileinstance|Mux6~0_combout  & (\processadorinstance|regfileinstance|regfile[2][1]~regout )))) # (!\processadorinstance|prominstance|prom~34_combout  & (((\processadorinstance|regfileinstance|Mux6~0_combout ))))

	.dataa(\processadorinstance|prominstance|prom~34_combout ),
	.datab(\processadorinstance|regfileinstance|regfile[2][1]~regout ),
	.datac(\processadorinstance|regfileinstance|regfile[3][1]~regout ),
	.datad(\processadorinstance|regfileinstance|Mux6~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux6~1 .lut_mask = 16'hF588;
defparam \processadorinstance|regfileinstance|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y10_N27
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[5][1] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [1]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[5][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[5][1]~regout ));

// Location: LCFF_X42_Y9_N23
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[7][1] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[7][1]~regout ));

// Location: LCFF_X46_Y9_N5
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[4][1] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [1]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[4][1]~regout ));

// Location: LCCOMB_X46_Y9_N4
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux6~2 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux6~2_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|prominstance|prom~31_combout ) # ((\processadorinstance|prominstance|prom~38_combout )))) # 
// (!\processadorinstance|prominstance|prom~34_combout  & (!\processadorinstance|prominstance|prom~31_combout  & (\processadorinstance|regfileinstance|regfile[4][1]~regout  & !\processadorinstance|prominstance|prom~38_combout )))

	.dataa(\processadorinstance|prominstance|prom~34_combout ),
	.datab(\processadorinstance|prominstance|prom~31_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[4][1]~regout ),
	.datad(\processadorinstance|prominstance|prom~38_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux6~2 .lut_mask = 16'hAA98;
defparam \processadorinstance|regfileinstance|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N22
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux6~3 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux6~3_combout  = (\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|Mux6~2_combout  & ((\processadorinstance|regfileinstance|regfile[7][1]~regout ))) # 
// (!\processadorinstance|regfileinstance|Mux6~2_combout  & (\processadorinstance|regfileinstance|regfile[5][1]~regout )))) # (!\processadorinstance|prominstance|prom~30_combout  & (((\processadorinstance|regfileinstance|Mux6~2_combout ))))

	.dataa(\processadorinstance|prominstance|prom~30_combout ),
	.datab(\processadorinstance|regfileinstance|regfile[5][1]~regout ),
	.datac(\processadorinstance|regfileinstance|regfile[7][1]~regout ),
	.datad(\processadorinstance|regfileinstance|Mux6~2_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux6~3 .lut_mask = 16'hF588;
defparam \processadorinstance|regfileinstance|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N2
cycloneii_lcell_comb \processadorinstance|data[1]~1 (
// Equation(s):
// \processadorinstance|data[1]~1_combout  = (\processadorinstance|Mux8~2_combout  & ((\processadorinstance|prominstance|prom~36_combout  & ((\processadorinstance|regfileinstance|Mux6~3_combout ))) # (!\processadorinstance|prominstance|prom~36_combout  & 
// (\processadorinstance|regfileinstance|Mux6~1_combout ))))

	.dataa(\processadorinstance|Mux8~2_combout ),
	.datab(\processadorinstance|prominstance|prom~36_combout ),
	.datac(\processadorinstance|regfileinstance|Mux6~1_combout ),
	.datad(\processadorinstance|regfileinstance|Mux6~3_combout ),
	.cin(gnd),
	.combout(\processadorinstance|data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data[1]~1 .lut_mask = 16'hA820;
defparam \processadorinstance|data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N28
cycloneii_lcell_comb \processadorinstance|Mux9~0 (
// Equation(s):
// \processadorinstance|Mux9~0_combout  = (!\processadorinstance|prominstance|prom~11_combout  & ((\processadorinstance|prominstance|prom~18_combout  & (\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [0])) # 
// (!\processadorinstance|prominstance|prom~18_combout  & ((\processadorinstance|prominstance|prom~25_combout )))))

	.dataa(\processadorinstance|prominstance|prom~18_combout ),
	.datab(\processadorinstance|draminstance|altsyncram_component|auto_generated|q_a [0]),
	.datac(\processadorinstance|prominstance|prom~11_combout ),
	.datad(\processadorinstance|prominstance|prom~25_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux9~0 .lut_mask = 16'h0D08;
defparam \processadorinstance|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N26
cycloneii_lcell_comb \processadorinstance|Mux9~1 (
// Equation(s):
// \processadorinstance|Mux9~1_combout  = (\processadorinstance|Mux9~0_combout ) # ((\processadorinstance|prominstance|prom~11_combout  & \SW~combout [0]))

	.dataa(\processadorinstance|prominstance|prom~11_combout ),
	.datab(\SW~combout [0]),
	.datac(vcc),
	.datad(\processadorinstance|Mux9~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|Mux9~1 .lut_mask = 16'hFF88;
defparam \processadorinstance|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N30
cycloneii_lcell_comb \processadorinstance|data_reg[0] (
// Equation(s):
// \processadorinstance|data_reg [0] = (\KEY~combout [0] & ((GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & ((\processadorinstance|Mux9~1_combout ))) # (!GLOBAL(\processadorinstance|Mux10~5clkctrl_outclk ) & (\processadorinstance|data_reg [0]))))

	.dataa(\processadorinstance|data_reg [0]),
	.datab(\processadorinstance|Mux9~1_combout ),
	.datac(\KEY~combout [0]),
	.datad(\processadorinstance|Mux10~5clkctrl_outclk ),
	.cin(gnd),
	.combout(\processadorinstance|data_reg [0]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|data_reg[0] .lut_mask = 16'hC0A0;
defparam \processadorinstance|data_reg[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y9_N7
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[7][0] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[7][0]~regout ));

// Location: LCFF_X46_Y9_N23
cycloneii_lcell_ff \processadorinstance|regfileinstance|regfile[4][0] (
	.clk(!\KEY~combout [3]),
	.datain(gnd),
	.sdata(\processadorinstance|data_reg [0]),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processadorinstance|regfileinstance|regfile[4][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processadorinstance|regfileinstance|regfile[4][0]~regout ));

// Location: LCCOMB_X46_Y9_N22
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux7~0 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux7~0_combout  = (\processadorinstance|prominstance|prom~34_combout  & ((\processadorinstance|prominstance|prom~31_combout ) # ((\processadorinstance|prominstance|prom~38_combout )))) # 
// (!\processadorinstance|prominstance|prom~34_combout  & (!\processadorinstance|prominstance|prom~31_combout  & (\processadorinstance|regfileinstance|regfile[4][0]~regout  & !\processadorinstance|prominstance|prom~38_combout )))

	.dataa(\processadorinstance|prominstance|prom~34_combout ),
	.datab(\processadorinstance|prominstance|prom~31_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[4][0]~regout ),
	.datad(\processadorinstance|prominstance|prom~38_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux7~0 .lut_mask = 16'hAA98;
defparam \processadorinstance|regfileinstance|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N6
cycloneii_lcell_comb \processadorinstance|regfileinstance|Mux7~1 (
// Equation(s):
// \processadorinstance|regfileinstance|Mux7~1_combout  = (\processadorinstance|prominstance|prom~30_combout  & ((\processadorinstance|regfileinstance|Mux7~0_combout  & ((\processadorinstance|regfileinstance|regfile[7][0]~regout ))) # 
// (!\processadorinstance|regfileinstance|Mux7~0_combout  & (\processadorinstance|regfileinstance|regfile[5][0]~regout )))) # (!\processadorinstance|prominstance|prom~30_combout  & (((\processadorinstance|regfileinstance|Mux7~0_combout ))))

	.dataa(\processadorinstance|regfileinstance|regfile[5][0]~regout ),
	.datab(\processadorinstance|prominstance|prom~30_combout ),
	.datac(\processadorinstance|regfileinstance|regfile[7][0]~regout ),
	.datad(\processadorinstance|regfileinstance|Mux7~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|regfileinstance|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|regfileinstance|Mux7~1 .lut_mask = 16'hF388;
defparam \processadorinstance|regfileinstance|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N12
cycloneii_lcell_comb \processadorinstance|LEDG[0]~0 (
// Equation(s):
// \processadorinstance|LEDG[0]~0_combout  = (\processadorinstance|Equal4~0_combout  & (!\processadorinstance|prominstance|prom~36_combout  & (\processadorinstance|prominstance|prom~11_combout  & \processadorinstance|prominstance|prom~18_combout )))

	.dataa(\processadorinstance|Equal4~0_combout ),
	.datab(\processadorinstance|prominstance|prom~36_combout ),
	.datac(\processadorinstance|prominstance|prom~11_combout ),
	.datad(\processadorinstance|prominstance|prom~18_combout ),
	.cin(gnd),
	.combout(\processadorinstance|LEDG[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDG[0]~0 .lut_mask = 16'h2000;
defparam \processadorinstance|LEDG[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y9_N26
cycloneii_lcell_comb \processadorinstance|LEDG[0]~1 (
// Equation(s):
// \processadorinstance|LEDG[0]~1_combout  = (\processadorinstance|prominstance|prom~11_combout  & (\processadorinstance|prominstance|prom~18_combout  & (\processadorinstance|Equal4~0_combout  & \processadorinstance|prominstance|prom~36_combout )))

	.dataa(\processadorinstance|prominstance|prom~11_combout ),
	.datab(\processadorinstance|prominstance|prom~18_combout ),
	.datac(\processadorinstance|Equal4~0_combout ),
	.datad(\processadorinstance|prominstance|prom~36_combout ),
	.cin(gnd),
	.combout(\processadorinstance|LEDG[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDG[0]~1 .lut_mask = 16'h8000;
defparam \processadorinstance|LEDG[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N12
cycloneii_lcell_comb \processadorinstance|LEDG[0]~2 (
// Equation(s):
// \processadorinstance|LEDG[0]~2_combout  = (\processadorinstance|regfileinstance|Mux7~1_combout  & ((\processadorinstance|LEDG[0]~1_combout ) # ((\processadorinstance|LEDG[0]~0_combout  & \processadorinstance|regfileinstance|Mux7~3_combout )))) # 
// (!\processadorinstance|regfileinstance|Mux7~1_combout  & (\processadorinstance|LEDG[0]~0_combout  & ((\processadorinstance|regfileinstance|Mux7~3_combout ))))

	.dataa(\processadorinstance|regfileinstance|Mux7~1_combout ),
	.datab(\processadorinstance|LEDG[0]~0_combout ),
	.datac(\processadorinstance|LEDG[0]~1_combout ),
	.datad(\processadorinstance|regfileinstance|Mux7~3_combout ),
	.cin(gnd),
	.combout(\processadorinstance|LEDG[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDG[0]~2 .lut_mask = 16'hECA0;
defparam \processadorinstance|LEDG[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N24
cycloneii_lcell_comb \processadorinstance|LEDG[1]~3 (
// Equation(s):
// \processadorinstance|LEDG[1]~3_combout  = (\processadorinstance|LEDG[0]~1_combout  & ((\processadorinstance|regfileinstance|Mux6~3_combout ) # ((\processadorinstance|LEDG[0]~0_combout  & \processadorinstance|regfileinstance|Mux6~1_combout )))) # 
// (!\processadorinstance|LEDG[0]~1_combout  & (\processadorinstance|LEDG[0]~0_combout  & (\processadorinstance|regfileinstance|Mux6~1_combout )))

	.dataa(\processadorinstance|LEDG[0]~1_combout ),
	.datab(\processadorinstance|LEDG[0]~0_combout ),
	.datac(\processadorinstance|regfileinstance|Mux6~1_combout ),
	.datad(\processadorinstance|regfileinstance|Mux6~3_combout ),
	.cin(gnd),
	.combout(\processadorinstance|LEDG[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDG[1]~3 .lut_mask = 16'hEAC0;
defparam \processadorinstance|LEDG[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N8
cycloneii_lcell_comb \processadorinstance|LEDG[2]~4 (
// Equation(s):
// \processadorinstance|LEDG[2]~4_combout  = (\processadorinstance|LEDG[0]~1_combout  & ((\processadorinstance|regfileinstance|Mux5~3_combout ) # ((\processadorinstance|LEDG[0]~0_combout  & \processadorinstance|regfileinstance|Mux5~1_combout )))) # 
// (!\processadorinstance|LEDG[0]~1_combout  & (\processadorinstance|LEDG[0]~0_combout  & (\processadorinstance|regfileinstance|Mux5~1_combout )))

	.dataa(\processadorinstance|LEDG[0]~1_combout ),
	.datab(\processadorinstance|LEDG[0]~0_combout ),
	.datac(\processadorinstance|regfileinstance|Mux5~1_combout ),
	.datad(\processadorinstance|regfileinstance|Mux5~3_combout ),
	.cin(gnd),
	.combout(\processadorinstance|LEDG[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDG[2]~4 .lut_mask = 16'hEAC0;
defparam \processadorinstance|LEDG[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N0
cycloneii_lcell_comb \processadorinstance|LEDG[3]~5 (
// Equation(s):
// \processadorinstance|LEDG[3]~5_combout  = (\processadorinstance|LEDG[0]~1_combout  & ((\processadorinstance|regfileinstance|Mux4~3_combout ) # ((\processadorinstance|LEDG[0]~0_combout  & \processadorinstance|regfileinstance|Mux4~1_combout )))) # 
// (!\processadorinstance|LEDG[0]~1_combout  & (\processadorinstance|LEDG[0]~0_combout  & ((\processadorinstance|regfileinstance|Mux4~1_combout ))))

	.dataa(\processadorinstance|LEDG[0]~1_combout ),
	.datab(\processadorinstance|LEDG[0]~0_combout ),
	.datac(\processadorinstance|regfileinstance|Mux4~3_combout ),
	.datad(\processadorinstance|regfileinstance|Mux4~1_combout ),
	.cin(gnd),
	.combout(\processadorinstance|LEDG[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDG[3]~5 .lut_mask = 16'hECA0;
defparam \processadorinstance|LEDG[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N18
cycloneii_lcell_comb \processadorinstance|LEDG[4]~6 (
// Equation(s):
// \processadorinstance|LEDG[4]~6_combout  = (\processadorinstance|regfileinstance|Mux3~3_combout  & ((\processadorinstance|LEDG[0]~1_combout ) # ((\processadorinstance|LEDG[0]~0_combout  & \processadorinstance|regfileinstance|Mux3~1_combout )))) # 
// (!\processadorinstance|regfileinstance|Mux3~3_combout  & (\processadorinstance|LEDG[0]~0_combout  & ((\processadorinstance|regfileinstance|Mux3~1_combout ))))

	.dataa(\processadorinstance|regfileinstance|Mux3~3_combout ),
	.datab(\processadorinstance|LEDG[0]~0_combout ),
	.datac(\processadorinstance|LEDG[0]~1_combout ),
	.datad(\processadorinstance|regfileinstance|Mux3~1_combout ),
	.cin(gnd),
	.combout(\processadorinstance|LEDG[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDG[4]~6 .lut_mask = 16'hECA0;
defparam \processadorinstance|LEDG[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y9_N16
cycloneii_lcell_comb \processadorinstance|LEDG[5]~7 (
// Equation(s):
// \processadorinstance|LEDG[5]~7_combout  = (\processadorinstance|LEDG[0]~0_combout  & ((\processadorinstance|regfileinstance|Mux2~1_combout ) # ((\processadorinstance|LEDG[0]~1_combout  & \processadorinstance|regfileinstance|Mux2~3_combout )))) # 
// (!\processadorinstance|LEDG[0]~0_combout  & (((\processadorinstance|LEDG[0]~1_combout  & \processadorinstance|regfileinstance|Mux2~3_combout ))))

	.dataa(\processadorinstance|LEDG[0]~0_combout ),
	.datab(\processadorinstance|regfileinstance|Mux2~1_combout ),
	.datac(\processadorinstance|LEDG[0]~1_combout ),
	.datad(\processadorinstance|regfileinstance|Mux2~3_combout ),
	.cin(gnd),
	.combout(\processadorinstance|LEDG[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDG[5]~7 .lut_mask = 16'hF888;
defparam \processadorinstance|LEDG[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y9_N18
cycloneii_lcell_comb \processadorinstance|LEDG[6]~8 (
// Equation(s):
// \processadorinstance|LEDG[6]~8_combout  = (\processadorinstance|LEDG[0]~1_combout  & ((\processadorinstance|regfileinstance|Mux1~3_combout ) # ((\processadorinstance|regfileinstance|Mux1~1_combout  & \processadorinstance|LEDG[0]~0_combout )))) # 
// (!\processadorinstance|LEDG[0]~1_combout  & (\processadorinstance|regfileinstance|Mux1~1_combout  & ((\processadorinstance|LEDG[0]~0_combout ))))

	.dataa(\processadorinstance|LEDG[0]~1_combout ),
	.datab(\processadorinstance|regfileinstance|Mux1~1_combout ),
	.datac(\processadorinstance|regfileinstance|Mux1~3_combout ),
	.datad(\processadorinstance|LEDG[0]~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|LEDG[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDG[6]~8 .lut_mask = 16'hECA0;
defparam \processadorinstance|LEDG[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y9_N28
cycloneii_lcell_comb \processadorinstance|LEDG[7]~9 (
// Equation(s):
// \processadorinstance|LEDG[7]~9_combout  = (\processadorinstance|LEDG[0]~1_combout  & ((\processadorinstance|regfileinstance|Mux0~3_combout ) # ((\processadorinstance|regfileinstance|Mux0~1_combout  & \processadorinstance|LEDG[0]~0_combout )))) # 
// (!\processadorinstance|LEDG[0]~1_combout  & (((\processadorinstance|regfileinstance|Mux0~1_combout  & \processadorinstance|LEDG[0]~0_combout ))))

	.dataa(\processadorinstance|LEDG[0]~1_combout ),
	.datab(\processadorinstance|regfileinstance|Mux0~3_combout ),
	.datac(\processadorinstance|regfileinstance|Mux0~1_combout ),
	.datad(\processadorinstance|LEDG[0]~0_combout ),
	.cin(gnd),
	.combout(\processadorinstance|LEDG[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDG[7]~9 .lut_mask = 16'hF888;
defparam \processadorinstance|LEDG[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y10_N16
cycloneii_lcell_comb \processadorinstance|LEDR[0] (
// Equation(s):
// \processadorinstance|LEDR [0] = (\KEY~combout [0] & ((\processadorinstance|pcinstance|pc [0]))) # (!\KEY~combout [0] & (\processadorinstance|LEDR [0]))

	.dataa(\processadorinstance|LEDR [0]),
	.datab(vcc),
	.datac(\processadorinstance|pcinstance|pc [0]),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\processadorinstance|LEDR [0]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDR[0] .lut_mask = 16'hF0AA;
defparam \processadorinstance|LEDR[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N26
cycloneii_lcell_comb \processadorinstance|LEDR[1] (
// Equation(s):
// \processadorinstance|LEDR [1] = (\KEY~combout [0] & ((\processadorinstance|pcinstance|pc [1]))) # (!\KEY~combout [0] & (\processadorinstance|LEDR [1]))

	.dataa(vcc),
	.datab(\processadorinstance|LEDR [1]),
	.datac(\KEY~combout [0]),
	.datad(\processadorinstance|pcinstance|pc [1]),
	.cin(gnd),
	.combout(\processadorinstance|LEDR [1]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDR[1] .lut_mask = 16'hFC0C;
defparam \processadorinstance|LEDR[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N28
cycloneii_lcell_comb \processadorinstance|LEDR[2] (
// Equation(s):
// \processadorinstance|LEDR [2] = (\KEY~combout [0] & (\processadorinstance|pcinstance|pc [2])) # (!\KEY~combout [0] & ((\processadorinstance|LEDR [2])))

	.dataa(vcc),
	.datab(\KEY~combout [0]),
	.datac(\processadorinstance|pcinstance|pc [2]),
	.datad(\processadorinstance|LEDR [2]),
	.cin(gnd),
	.combout(\processadorinstance|LEDR [2]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDR[2] .lut_mask = 16'hF3C0;
defparam \processadorinstance|LEDR[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N22
cycloneii_lcell_comb \processadorinstance|LEDR[3] (
// Equation(s):
// \processadorinstance|LEDR [3] = (\KEY~combout [0] & ((\processadorinstance|pcinstance|pc [3]))) # (!\KEY~combout [0] & (\processadorinstance|LEDR [3]))

	.dataa(vcc),
	.datab(\processadorinstance|LEDR [3]),
	.datac(\KEY~combout [0]),
	.datad(\processadorinstance|pcinstance|pc [3]),
	.cin(gnd),
	.combout(\processadorinstance|LEDR [3]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDR[3] .lut_mask = 16'hFC0C;
defparam \processadorinstance|LEDR[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N20
cycloneii_lcell_comb \processadorinstance|LEDR[4] (
// Equation(s):
// \processadorinstance|LEDR [4] = (\KEY~combout [0] & ((\processadorinstance|pcinstance|pc [4]))) # (!\KEY~combout [0] & (\processadorinstance|LEDR [4]))

	.dataa(\processadorinstance|LEDR [4]),
	.datab(vcc),
	.datac(\processadorinstance|pcinstance|pc [4]),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\processadorinstance|LEDR [4]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDR[4] .lut_mask = 16'hF0AA;
defparam \processadorinstance|LEDR[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N18
cycloneii_lcell_comb \processadorinstance|LEDR[5] (
// Equation(s):
// \processadorinstance|LEDR [5] = (\KEY~combout [0] & ((\processadorinstance|pcinstance|pc [5]))) # (!\KEY~combout [0] & (\processadorinstance|LEDR [5]))

	.dataa(vcc),
	.datab(\processadorinstance|LEDR [5]),
	.datac(\KEY~combout [0]),
	.datad(\processadorinstance|pcinstance|pc [5]),
	.cin(gnd),
	.combout(\processadorinstance|LEDR [5]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDR[5] .lut_mask = 16'hFC0C;
defparam \processadorinstance|LEDR[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N24
cycloneii_lcell_comb \processadorinstance|LEDR[6] (
// Equation(s):
// \processadorinstance|LEDR [6] = (\KEY~combout [0] & ((\processadorinstance|pcinstance|pc [6]))) # (!\KEY~combout [0] & (\processadorinstance|LEDR [6]))

	.dataa(\processadorinstance|LEDR [6]),
	.datab(vcc),
	.datac(\KEY~combout [0]),
	.datad(\processadorinstance|pcinstance|pc [6]),
	.cin(gnd),
	.combout(\processadorinstance|LEDR [6]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDR[6] .lut_mask = 16'hFA0A;
defparam \processadorinstance|LEDR[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y10_N30
cycloneii_lcell_comb \processadorinstance|LEDR[7] (
// Equation(s):
// \processadorinstance|LEDR [7] = (\KEY~combout [0] & ((\processadorinstance|pcinstance|pc [7]))) # (!\KEY~combout [0] & (\processadorinstance|LEDR [7]))

	.dataa(vcc),
	.datab(\processadorinstance|LEDR [7]),
	.datac(\processadorinstance|pcinstance|pc [7]),
	.datad(\KEY~combout [0]),
	.cin(gnd),
	.combout(\processadorinstance|LEDR [7]),
	.cout());
// synopsys translate_off
defparam \processadorinstance|LEDR[7] .lut_mask = 16'hF0CC;
defparam \processadorinstance|LEDR[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SD_DAT3~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_DAT3));
// synopsys translate_off
defparam \SD_DAT3~I .input_async_reset = "none";
defparam \SD_DAT3~I .input_power_up = "low";
defparam \SD_DAT3~I .input_register_mode = "none";
defparam \SD_DAT3~I .input_sync_reset = "none";
defparam \SD_DAT3~I .oe_async_reset = "none";
defparam \SD_DAT3~I .oe_power_up = "low";
defparam \SD_DAT3~I .oe_register_mode = "none";
defparam \SD_DAT3~I .oe_sync_reset = "none";
defparam \SD_DAT3~I .open_drain_output = "true";
defparam \SD_DAT3~I .operation_mode = "bidir";
defparam \SD_DAT3~I .output_async_reset = "none";
defparam \SD_DAT3~I .output_power_up = "low";
defparam \SD_DAT3~I .output_register_mode = "none";
defparam \SD_DAT3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SD_CMD~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_CMD));
// synopsys translate_off
defparam \SD_CMD~I .input_async_reset = "none";
defparam \SD_CMD~I .input_power_up = "low";
defparam \SD_CMD~I .input_register_mode = "none";
defparam \SD_CMD~I .input_sync_reset = "none";
defparam \SD_CMD~I .oe_async_reset = "none";
defparam \SD_CMD~I .oe_power_up = "low";
defparam \SD_CMD~I .oe_register_mode = "none";
defparam \SD_CMD~I .oe_sync_reset = "none";
defparam \SD_CMD~I .open_drain_output = "true";
defparam \SD_CMD~I .operation_mode = "bidir";
defparam \SD_CMD~I .output_async_reset = "none";
defparam \SD_CMD~I .output_power_up = "low";
defparam \SD_CMD~I .output_register_mode = "none";
defparam \SD_CMD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[0]));
// synopsys translate_off
defparam \DRAM_DQ[0]~I .input_async_reset = "none";
defparam \DRAM_DQ[0]~I .input_power_up = "low";
defparam \DRAM_DQ[0]~I .input_register_mode = "none";
defparam \DRAM_DQ[0]~I .input_sync_reset = "none";
defparam \DRAM_DQ[0]~I .oe_async_reset = "none";
defparam \DRAM_DQ[0]~I .oe_power_up = "low";
defparam \DRAM_DQ[0]~I .oe_register_mode = "none";
defparam \DRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[0]~I .open_drain_output = "true";
defparam \DRAM_DQ[0]~I .operation_mode = "bidir";
defparam \DRAM_DQ[0]~I .output_async_reset = "none";
defparam \DRAM_DQ[0]~I .output_power_up = "low";
defparam \DRAM_DQ[0]~I .output_register_mode = "none";
defparam \DRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[1]));
// synopsys translate_off
defparam \DRAM_DQ[1]~I .input_async_reset = "none";
defparam \DRAM_DQ[1]~I .input_power_up = "low";
defparam \DRAM_DQ[1]~I .input_register_mode = "none";
defparam \DRAM_DQ[1]~I .input_sync_reset = "none";
defparam \DRAM_DQ[1]~I .oe_async_reset = "none";
defparam \DRAM_DQ[1]~I .oe_power_up = "low";
defparam \DRAM_DQ[1]~I .oe_register_mode = "none";
defparam \DRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[1]~I .open_drain_output = "true";
defparam \DRAM_DQ[1]~I .operation_mode = "bidir";
defparam \DRAM_DQ[1]~I .output_async_reset = "none";
defparam \DRAM_DQ[1]~I .output_power_up = "low";
defparam \DRAM_DQ[1]~I .output_register_mode = "none";
defparam \DRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[2]));
// synopsys translate_off
defparam \DRAM_DQ[2]~I .input_async_reset = "none";
defparam \DRAM_DQ[2]~I .input_power_up = "low";
defparam \DRAM_DQ[2]~I .input_register_mode = "none";
defparam \DRAM_DQ[2]~I .input_sync_reset = "none";
defparam \DRAM_DQ[2]~I .oe_async_reset = "none";
defparam \DRAM_DQ[2]~I .oe_power_up = "low";
defparam \DRAM_DQ[2]~I .oe_register_mode = "none";
defparam \DRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[2]~I .open_drain_output = "true";
defparam \DRAM_DQ[2]~I .operation_mode = "bidir";
defparam \DRAM_DQ[2]~I .output_async_reset = "none";
defparam \DRAM_DQ[2]~I .output_power_up = "low";
defparam \DRAM_DQ[2]~I .output_register_mode = "none";
defparam \DRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[3]));
// synopsys translate_off
defparam \DRAM_DQ[3]~I .input_async_reset = "none";
defparam \DRAM_DQ[3]~I .input_power_up = "low";
defparam \DRAM_DQ[3]~I .input_register_mode = "none";
defparam \DRAM_DQ[3]~I .input_sync_reset = "none";
defparam \DRAM_DQ[3]~I .oe_async_reset = "none";
defparam \DRAM_DQ[3]~I .oe_power_up = "low";
defparam \DRAM_DQ[3]~I .oe_register_mode = "none";
defparam \DRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[3]~I .open_drain_output = "true";
defparam \DRAM_DQ[3]~I .operation_mode = "bidir";
defparam \DRAM_DQ[3]~I .output_async_reset = "none";
defparam \DRAM_DQ[3]~I .output_power_up = "low";
defparam \DRAM_DQ[3]~I .output_register_mode = "none";
defparam \DRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[4]));
// synopsys translate_off
defparam \DRAM_DQ[4]~I .input_async_reset = "none";
defparam \DRAM_DQ[4]~I .input_power_up = "low";
defparam \DRAM_DQ[4]~I .input_register_mode = "none";
defparam \DRAM_DQ[4]~I .input_sync_reset = "none";
defparam \DRAM_DQ[4]~I .oe_async_reset = "none";
defparam \DRAM_DQ[4]~I .oe_power_up = "low";
defparam \DRAM_DQ[4]~I .oe_register_mode = "none";
defparam \DRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[4]~I .open_drain_output = "true";
defparam \DRAM_DQ[4]~I .operation_mode = "bidir";
defparam \DRAM_DQ[4]~I .output_async_reset = "none";
defparam \DRAM_DQ[4]~I .output_power_up = "low";
defparam \DRAM_DQ[4]~I .output_register_mode = "none";
defparam \DRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[5]));
// synopsys translate_off
defparam \DRAM_DQ[5]~I .input_async_reset = "none";
defparam \DRAM_DQ[5]~I .input_power_up = "low";
defparam \DRAM_DQ[5]~I .input_register_mode = "none";
defparam \DRAM_DQ[5]~I .input_sync_reset = "none";
defparam \DRAM_DQ[5]~I .oe_async_reset = "none";
defparam \DRAM_DQ[5]~I .oe_power_up = "low";
defparam \DRAM_DQ[5]~I .oe_register_mode = "none";
defparam \DRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[5]~I .open_drain_output = "true";
defparam \DRAM_DQ[5]~I .operation_mode = "bidir";
defparam \DRAM_DQ[5]~I .output_async_reset = "none";
defparam \DRAM_DQ[5]~I .output_power_up = "low";
defparam \DRAM_DQ[5]~I .output_register_mode = "none";
defparam \DRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[6]));
// synopsys translate_off
defparam \DRAM_DQ[6]~I .input_async_reset = "none";
defparam \DRAM_DQ[6]~I .input_power_up = "low";
defparam \DRAM_DQ[6]~I .input_register_mode = "none";
defparam \DRAM_DQ[6]~I .input_sync_reset = "none";
defparam \DRAM_DQ[6]~I .oe_async_reset = "none";
defparam \DRAM_DQ[6]~I .oe_power_up = "low";
defparam \DRAM_DQ[6]~I .oe_register_mode = "none";
defparam \DRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[6]~I .open_drain_output = "true";
defparam \DRAM_DQ[6]~I .operation_mode = "bidir";
defparam \DRAM_DQ[6]~I .output_async_reset = "none";
defparam \DRAM_DQ[6]~I .output_power_up = "low";
defparam \DRAM_DQ[6]~I .output_register_mode = "none";
defparam \DRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[7]));
// synopsys translate_off
defparam \DRAM_DQ[7]~I .input_async_reset = "none";
defparam \DRAM_DQ[7]~I .input_power_up = "low";
defparam \DRAM_DQ[7]~I .input_register_mode = "none";
defparam \DRAM_DQ[7]~I .input_sync_reset = "none";
defparam \DRAM_DQ[7]~I .oe_async_reset = "none";
defparam \DRAM_DQ[7]~I .oe_power_up = "low";
defparam \DRAM_DQ[7]~I .oe_register_mode = "none";
defparam \DRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[7]~I .open_drain_output = "true";
defparam \DRAM_DQ[7]~I .operation_mode = "bidir";
defparam \DRAM_DQ[7]~I .output_async_reset = "none";
defparam \DRAM_DQ[7]~I .output_power_up = "low";
defparam \DRAM_DQ[7]~I .output_register_mode = "none";
defparam \DRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[8]));
// synopsys translate_off
defparam \DRAM_DQ[8]~I .input_async_reset = "none";
defparam \DRAM_DQ[8]~I .input_power_up = "low";
defparam \DRAM_DQ[8]~I .input_register_mode = "none";
defparam \DRAM_DQ[8]~I .input_sync_reset = "none";
defparam \DRAM_DQ[8]~I .oe_async_reset = "none";
defparam \DRAM_DQ[8]~I .oe_power_up = "low";
defparam \DRAM_DQ[8]~I .oe_register_mode = "none";
defparam \DRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[8]~I .open_drain_output = "true";
defparam \DRAM_DQ[8]~I .operation_mode = "bidir";
defparam \DRAM_DQ[8]~I .output_async_reset = "none";
defparam \DRAM_DQ[8]~I .output_power_up = "low";
defparam \DRAM_DQ[8]~I .output_register_mode = "none";
defparam \DRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[9]));
// synopsys translate_off
defparam \DRAM_DQ[9]~I .input_async_reset = "none";
defparam \DRAM_DQ[9]~I .input_power_up = "low";
defparam \DRAM_DQ[9]~I .input_register_mode = "none";
defparam \DRAM_DQ[9]~I .input_sync_reset = "none";
defparam \DRAM_DQ[9]~I .oe_async_reset = "none";
defparam \DRAM_DQ[9]~I .oe_power_up = "low";
defparam \DRAM_DQ[9]~I .oe_register_mode = "none";
defparam \DRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[9]~I .open_drain_output = "true";
defparam \DRAM_DQ[9]~I .operation_mode = "bidir";
defparam \DRAM_DQ[9]~I .output_async_reset = "none";
defparam \DRAM_DQ[9]~I .output_power_up = "low";
defparam \DRAM_DQ[9]~I .output_register_mode = "none";
defparam \DRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[10]));
// synopsys translate_off
defparam \DRAM_DQ[10]~I .input_async_reset = "none";
defparam \DRAM_DQ[10]~I .input_power_up = "low";
defparam \DRAM_DQ[10]~I .input_register_mode = "none";
defparam \DRAM_DQ[10]~I .input_sync_reset = "none";
defparam \DRAM_DQ[10]~I .oe_async_reset = "none";
defparam \DRAM_DQ[10]~I .oe_power_up = "low";
defparam \DRAM_DQ[10]~I .oe_register_mode = "none";
defparam \DRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[10]~I .open_drain_output = "true";
defparam \DRAM_DQ[10]~I .operation_mode = "bidir";
defparam \DRAM_DQ[10]~I .output_async_reset = "none";
defparam \DRAM_DQ[10]~I .output_power_up = "low";
defparam \DRAM_DQ[10]~I .output_register_mode = "none";
defparam \DRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[11]));
// synopsys translate_off
defparam \DRAM_DQ[11]~I .input_async_reset = "none";
defparam \DRAM_DQ[11]~I .input_power_up = "low";
defparam \DRAM_DQ[11]~I .input_register_mode = "none";
defparam \DRAM_DQ[11]~I .input_sync_reset = "none";
defparam \DRAM_DQ[11]~I .oe_async_reset = "none";
defparam \DRAM_DQ[11]~I .oe_power_up = "low";
defparam \DRAM_DQ[11]~I .oe_register_mode = "none";
defparam \DRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[11]~I .open_drain_output = "true";
defparam \DRAM_DQ[11]~I .operation_mode = "bidir";
defparam \DRAM_DQ[11]~I .output_async_reset = "none";
defparam \DRAM_DQ[11]~I .output_power_up = "low";
defparam \DRAM_DQ[11]~I .output_register_mode = "none";
defparam \DRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[12]));
// synopsys translate_off
defparam \DRAM_DQ[12]~I .input_async_reset = "none";
defparam \DRAM_DQ[12]~I .input_power_up = "low";
defparam \DRAM_DQ[12]~I .input_register_mode = "none";
defparam \DRAM_DQ[12]~I .input_sync_reset = "none";
defparam \DRAM_DQ[12]~I .oe_async_reset = "none";
defparam \DRAM_DQ[12]~I .oe_power_up = "low";
defparam \DRAM_DQ[12]~I .oe_register_mode = "none";
defparam \DRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[12]~I .open_drain_output = "true";
defparam \DRAM_DQ[12]~I .operation_mode = "bidir";
defparam \DRAM_DQ[12]~I .output_async_reset = "none";
defparam \DRAM_DQ[12]~I .output_power_up = "low";
defparam \DRAM_DQ[12]~I .output_register_mode = "none";
defparam \DRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[13]));
// synopsys translate_off
defparam \DRAM_DQ[13]~I .input_async_reset = "none";
defparam \DRAM_DQ[13]~I .input_power_up = "low";
defparam \DRAM_DQ[13]~I .input_register_mode = "none";
defparam \DRAM_DQ[13]~I .input_sync_reset = "none";
defparam \DRAM_DQ[13]~I .oe_async_reset = "none";
defparam \DRAM_DQ[13]~I .oe_power_up = "low";
defparam \DRAM_DQ[13]~I .oe_register_mode = "none";
defparam \DRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[13]~I .open_drain_output = "true";
defparam \DRAM_DQ[13]~I .operation_mode = "bidir";
defparam \DRAM_DQ[13]~I .output_async_reset = "none";
defparam \DRAM_DQ[13]~I .output_power_up = "low";
defparam \DRAM_DQ[13]~I .output_register_mode = "none";
defparam \DRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[14]));
// synopsys translate_off
defparam \DRAM_DQ[14]~I .input_async_reset = "none";
defparam \DRAM_DQ[14]~I .input_power_up = "low";
defparam \DRAM_DQ[14]~I .input_register_mode = "none";
defparam \DRAM_DQ[14]~I .input_sync_reset = "none";
defparam \DRAM_DQ[14]~I .oe_async_reset = "none";
defparam \DRAM_DQ[14]~I .oe_power_up = "low";
defparam \DRAM_DQ[14]~I .oe_register_mode = "none";
defparam \DRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[14]~I .open_drain_output = "true";
defparam \DRAM_DQ[14]~I .operation_mode = "bidir";
defparam \DRAM_DQ[14]~I .output_async_reset = "none";
defparam \DRAM_DQ[14]~I .output_power_up = "low";
defparam \DRAM_DQ[14]~I .output_register_mode = "none";
defparam \DRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_DQ[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[15]));
// synopsys translate_off
defparam \DRAM_DQ[15]~I .input_async_reset = "none";
defparam \DRAM_DQ[15]~I .input_power_up = "low";
defparam \DRAM_DQ[15]~I .input_register_mode = "none";
defparam \DRAM_DQ[15]~I .input_sync_reset = "none";
defparam \DRAM_DQ[15]~I .oe_async_reset = "none";
defparam \DRAM_DQ[15]~I .oe_power_up = "low";
defparam \DRAM_DQ[15]~I .oe_register_mode = "none";
defparam \DRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[15]~I .open_drain_output = "true";
defparam \DRAM_DQ[15]~I .operation_mode = "bidir";
defparam \DRAM_DQ[15]~I .output_async_reset = "none";
defparam \DRAM_DQ[15]~I .output_power_up = "low";
defparam \DRAM_DQ[15]~I .output_register_mode = "none";
defparam \DRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[0]));
// synopsys translate_off
defparam \FL_DQ[0]~I .input_async_reset = "none";
defparam \FL_DQ[0]~I .input_power_up = "low";
defparam \FL_DQ[0]~I .input_register_mode = "none";
defparam \FL_DQ[0]~I .input_sync_reset = "none";
defparam \FL_DQ[0]~I .oe_async_reset = "none";
defparam \FL_DQ[0]~I .oe_power_up = "low";
defparam \FL_DQ[0]~I .oe_register_mode = "none";
defparam \FL_DQ[0]~I .oe_sync_reset = "none";
defparam \FL_DQ[0]~I .open_drain_output = "true";
defparam \FL_DQ[0]~I .operation_mode = "bidir";
defparam \FL_DQ[0]~I .output_async_reset = "none";
defparam \FL_DQ[0]~I .output_power_up = "low";
defparam \FL_DQ[0]~I .output_register_mode = "none";
defparam \FL_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[1]));
// synopsys translate_off
defparam \FL_DQ[1]~I .input_async_reset = "none";
defparam \FL_DQ[1]~I .input_power_up = "low";
defparam \FL_DQ[1]~I .input_register_mode = "none";
defparam \FL_DQ[1]~I .input_sync_reset = "none";
defparam \FL_DQ[1]~I .oe_async_reset = "none";
defparam \FL_DQ[1]~I .oe_power_up = "low";
defparam \FL_DQ[1]~I .oe_register_mode = "none";
defparam \FL_DQ[1]~I .oe_sync_reset = "none";
defparam \FL_DQ[1]~I .open_drain_output = "true";
defparam \FL_DQ[1]~I .operation_mode = "bidir";
defparam \FL_DQ[1]~I .output_async_reset = "none";
defparam \FL_DQ[1]~I .output_power_up = "low";
defparam \FL_DQ[1]~I .output_register_mode = "none";
defparam \FL_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[2]));
// synopsys translate_off
defparam \FL_DQ[2]~I .input_async_reset = "none";
defparam \FL_DQ[2]~I .input_power_up = "low";
defparam \FL_DQ[2]~I .input_register_mode = "none";
defparam \FL_DQ[2]~I .input_sync_reset = "none";
defparam \FL_DQ[2]~I .oe_async_reset = "none";
defparam \FL_DQ[2]~I .oe_power_up = "low";
defparam \FL_DQ[2]~I .oe_register_mode = "none";
defparam \FL_DQ[2]~I .oe_sync_reset = "none";
defparam \FL_DQ[2]~I .open_drain_output = "true";
defparam \FL_DQ[2]~I .operation_mode = "bidir";
defparam \FL_DQ[2]~I .output_async_reset = "none";
defparam \FL_DQ[2]~I .output_power_up = "low";
defparam \FL_DQ[2]~I .output_register_mode = "none";
defparam \FL_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[3]));
// synopsys translate_off
defparam \FL_DQ[3]~I .input_async_reset = "none";
defparam \FL_DQ[3]~I .input_power_up = "low";
defparam \FL_DQ[3]~I .input_register_mode = "none";
defparam \FL_DQ[3]~I .input_sync_reset = "none";
defparam \FL_DQ[3]~I .oe_async_reset = "none";
defparam \FL_DQ[3]~I .oe_power_up = "low";
defparam \FL_DQ[3]~I .oe_register_mode = "none";
defparam \FL_DQ[3]~I .oe_sync_reset = "none";
defparam \FL_DQ[3]~I .open_drain_output = "true";
defparam \FL_DQ[3]~I .operation_mode = "bidir";
defparam \FL_DQ[3]~I .output_async_reset = "none";
defparam \FL_DQ[3]~I .output_power_up = "low";
defparam \FL_DQ[3]~I .output_register_mode = "none";
defparam \FL_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[4]));
// synopsys translate_off
defparam \FL_DQ[4]~I .input_async_reset = "none";
defparam \FL_DQ[4]~I .input_power_up = "low";
defparam \FL_DQ[4]~I .input_register_mode = "none";
defparam \FL_DQ[4]~I .input_sync_reset = "none";
defparam \FL_DQ[4]~I .oe_async_reset = "none";
defparam \FL_DQ[4]~I .oe_power_up = "low";
defparam \FL_DQ[4]~I .oe_register_mode = "none";
defparam \FL_DQ[4]~I .oe_sync_reset = "none";
defparam \FL_DQ[4]~I .open_drain_output = "true";
defparam \FL_DQ[4]~I .operation_mode = "bidir";
defparam \FL_DQ[4]~I .output_async_reset = "none";
defparam \FL_DQ[4]~I .output_power_up = "low";
defparam \FL_DQ[4]~I .output_register_mode = "none";
defparam \FL_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[5]));
// synopsys translate_off
defparam \FL_DQ[5]~I .input_async_reset = "none";
defparam \FL_DQ[5]~I .input_power_up = "low";
defparam \FL_DQ[5]~I .input_register_mode = "none";
defparam \FL_DQ[5]~I .input_sync_reset = "none";
defparam \FL_DQ[5]~I .oe_async_reset = "none";
defparam \FL_DQ[5]~I .oe_power_up = "low";
defparam \FL_DQ[5]~I .oe_register_mode = "none";
defparam \FL_DQ[5]~I .oe_sync_reset = "none";
defparam \FL_DQ[5]~I .open_drain_output = "true";
defparam \FL_DQ[5]~I .operation_mode = "bidir";
defparam \FL_DQ[5]~I .output_async_reset = "none";
defparam \FL_DQ[5]~I .output_power_up = "low";
defparam \FL_DQ[5]~I .output_register_mode = "none";
defparam \FL_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[6]));
// synopsys translate_off
defparam \FL_DQ[6]~I .input_async_reset = "none";
defparam \FL_DQ[6]~I .input_power_up = "low";
defparam \FL_DQ[6]~I .input_register_mode = "none";
defparam \FL_DQ[6]~I .input_sync_reset = "none";
defparam \FL_DQ[6]~I .oe_async_reset = "none";
defparam \FL_DQ[6]~I .oe_power_up = "low";
defparam \FL_DQ[6]~I .oe_register_mode = "none";
defparam \FL_DQ[6]~I .oe_sync_reset = "none";
defparam \FL_DQ[6]~I .open_drain_output = "true";
defparam \FL_DQ[6]~I .operation_mode = "bidir";
defparam \FL_DQ[6]~I .output_async_reset = "none";
defparam \FL_DQ[6]~I .output_power_up = "low";
defparam \FL_DQ[6]~I .output_register_mode = "none";
defparam \FL_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[7]));
// synopsys translate_off
defparam \FL_DQ[7]~I .input_async_reset = "none";
defparam \FL_DQ[7]~I .input_power_up = "low";
defparam \FL_DQ[7]~I .input_register_mode = "none";
defparam \FL_DQ[7]~I .input_sync_reset = "none";
defparam \FL_DQ[7]~I .oe_async_reset = "none";
defparam \FL_DQ[7]~I .oe_power_up = "low";
defparam \FL_DQ[7]~I .oe_register_mode = "none";
defparam \FL_DQ[7]~I .oe_sync_reset = "none";
defparam \FL_DQ[7]~I .open_drain_output = "true";
defparam \FL_DQ[7]~I .operation_mode = "bidir";
defparam \FL_DQ[7]~I .output_async_reset = "none";
defparam \FL_DQ[7]~I .output_power_up = "low";
defparam \FL_DQ[7]~I .output_register_mode = "none";
defparam \FL_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[0]));
// synopsys translate_off
defparam \SRAM_DQ[0]~I .input_async_reset = "none";
defparam \SRAM_DQ[0]~I .input_power_up = "low";
defparam \SRAM_DQ[0]~I .input_register_mode = "none";
defparam \SRAM_DQ[0]~I .input_sync_reset = "none";
defparam \SRAM_DQ[0]~I .oe_async_reset = "none";
defparam \SRAM_DQ[0]~I .oe_power_up = "low";
defparam \SRAM_DQ[0]~I .oe_register_mode = "none";
defparam \SRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[0]~I .open_drain_output = "true";
defparam \SRAM_DQ[0]~I .operation_mode = "bidir";
defparam \SRAM_DQ[0]~I .output_async_reset = "none";
defparam \SRAM_DQ[0]~I .output_power_up = "low";
defparam \SRAM_DQ[0]~I .output_register_mode = "none";
defparam \SRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[1]));
// synopsys translate_off
defparam \SRAM_DQ[1]~I .input_async_reset = "none";
defparam \SRAM_DQ[1]~I .input_power_up = "low";
defparam \SRAM_DQ[1]~I .input_register_mode = "none";
defparam \SRAM_DQ[1]~I .input_sync_reset = "none";
defparam \SRAM_DQ[1]~I .oe_async_reset = "none";
defparam \SRAM_DQ[1]~I .oe_power_up = "low";
defparam \SRAM_DQ[1]~I .oe_register_mode = "none";
defparam \SRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[1]~I .open_drain_output = "true";
defparam \SRAM_DQ[1]~I .operation_mode = "bidir";
defparam \SRAM_DQ[1]~I .output_async_reset = "none";
defparam \SRAM_DQ[1]~I .output_power_up = "low";
defparam \SRAM_DQ[1]~I .output_register_mode = "none";
defparam \SRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[2]));
// synopsys translate_off
defparam \SRAM_DQ[2]~I .input_async_reset = "none";
defparam \SRAM_DQ[2]~I .input_power_up = "low";
defparam \SRAM_DQ[2]~I .input_register_mode = "none";
defparam \SRAM_DQ[2]~I .input_sync_reset = "none";
defparam \SRAM_DQ[2]~I .oe_async_reset = "none";
defparam \SRAM_DQ[2]~I .oe_power_up = "low";
defparam \SRAM_DQ[2]~I .oe_register_mode = "none";
defparam \SRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[2]~I .open_drain_output = "true";
defparam \SRAM_DQ[2]~I .operation_mode = "bidir";
defparam \SRAM_DQ[2]~I .output_async_reset = "none";
defparam \SRAM_DQ[2]~I .output_power_up = "low";
defparam \SRAM_DQ[2]~I .output_register_mode = "none";
defparam \SRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[3]));
// synopsys translate_off
defparam \SRAM_DQ[3]~I .input_async_reset = "none";
defparam \SRAM_DQ[3]~I .input_power_up = "low";
defparam \SRAM_DQ[3]~I .input_register_mode = "none";
defparam \SRAM_DQ[3]~I .input_sync_reset = "none";
defparam \SRAM_DQ[3]~I .oe_async_reset = "none";
defparam \SRAM_DQ[3]~I .oe_power_up = "low";
defparam \SRAM_DQ[3]~I .oe_register_mode = "none";
defparam \SRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[3]~I .open_drain_output = "true";
defparam \SRAM_DQ[3]~I .operation_mode = "bidir";
defparam \SRAM_DQ[3]~I .output_async_reset = "none";
defparam \SRAM_DQ[3]~I .output_power_up = "low";
defparam \SRAM_DQ[3]~I .output_register_mode = "none";
defparam \SRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[4]));
// synopsys translate_off
defparam \SRAM_DQ[4]~I .input_async_reset = "none";
defparam \SRAM_DQ[4]~I .input_power_up = "low";
defparam \SRAM_DQ[4]~I .input_register_mode = "none";
defparam \SRAM_DQ[4]~I .input_sync_reset = "none";
defparam \SRAM_DQ[4]~I .oe_async_reset = "none";
defparam \SRAM_DQ[4]~I .oe_power_up = "low";
defparam \SRAM_DQ[4]~I .oe_register_mode = "none";
defparam \SRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[4]~I .open_drain_output = "true";
defparam \SRAM_DQ[4]~I .operation_mode = "bidir";
defparam \SRAM_DQ[4]~I .output_async_reset = "none";
defparam \SRAM_DQ[4]~I .output_power_up = "low";
defparam \SRAM_DQ[4]~I .output_register_mode = "none";
defparam \SRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[5]));
// synopsys translate_off
defparam \SRAM_DQ[5]~I .input_async_reset = "none";
defparam \SRAM_DQ[5]~I .input_power_up = "low";
defparam \SRAM_DQ[5]~I .input_register_mode = "none";
defparam \SRAM_DQ[5]~I .input_sync_reset = "none";
defparam \SRAM_DQ[5]~I .oe_async_reset = "none";
defparam \SRAM_DQ[5]~I .oe_power_up = "low";
defparam \SRAM_DQ[5]~I .oe_register_mode = "none";
defparam \SRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[5]~I .open_drain_output = "true";
defparam \SRAM_DQ[5]~I .operation_mode = "bidir";
defparam \SRAM_DQ[5]~I .output_async_reset = "none";
defparam \SRAM_DQ[5]~I .output_power_up = "low";
defparam \SRAM_DQ[5]~I .output_register_mode = "none";
defparam \SRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[6]));
// synopsys translate_off
defparam \SRAM_DQ[6]~I .input_async_reset = "none";
defparam \SRAM_DQ[6]~I .input_power_up = "low";
defparam \SRAM_DQ[6]~I .input_register_mode = "none";
defparam \SRAM_DQ[6]~I .input_sync_reset = "none";
defparam \SRAM_DQ[6]~I .oe_async_reset = "none";
defparam \SRAM_DQ[6]~I .oe_power_up = "low";
defparam \SRAM_DQ[6]~I .oe_register_mode = "none";
defparam \SRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[6]~I .open_drain_output = "true";
defparam \SRAM_DQ[6]~I .operation_mode = "bidir";
defparam \SRAM_DQ[6]~I .output_async_reset = "none";
defparam \SRAM_DQ[6]~I .output_power_up = "low";
defparam \SRAM_DQ[6]~I .output_register_mode = "none";
defparam \SRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[7]));
// synopsys translate_off
defparam \SRAM_DQ[7]~I .input_async_reset = "none";
defparam \SRAM_DQ[7]~I .input_power_up = "low";
defparam \SRAM_DQ[7]~I .input_register_mode = "none";
defparam \SRAM_DQ[7]~I .input_sync_reset = "none";
defparam \SRAM_DQ[7]~I .oe_async_reset = "none";
defparam \SRAM_DQ[7]~I .oe_power_up = "low";
defparam \SRAM_DQ[7]~I .oe_register_mode = "none";
defparam \SRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[7]~I .open_drain_output = "true";
defparam \SRAM_DQ[7]~I .operation_mode = "bidir";
defparam \SRAM_DQ[7]~I .output_async_reset = "none";
defparam \SRAM_DQ[7]~I .output_power_up = "low";
defparam \SRAM_DQ[7]~I .output_register_mode = "none";
defparam \SRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[8]));
// synopsys translate_off
defparam \SRAM_DQ[8]~I .input_async_reset = "none";
defparam \SRAM_DQ[8]~I .input_power_up = "low";
defparam \SRAM_DQ[8]~I .input_register_mode = "none";
defparam \SRAM_DQ[8]~I .input_sync_reset = "none";
defparam \SRAM_DQ[8]~I .oe_async_reset = "none";
defparam \SRAM_DQ[8]~I .oe_power_up = "low";
defparam \SRAM_DQ[8]~I .oe_register_mode = "none";
defparam \SRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[8]~I .open_drain_output = "true";
defparam \SRAM_DQ[8]~I .operation_mode = "bidir";
defparam \SRAM_DQ[8]~I .output_async_reset = "none";
defparam \SRAM_DQ[8]~I .output_power_up = "low";
defparam \SRAM_DQ[8]~I .output_register_mode = "none";
defparam \SRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[9]));
// synopsys translate_off
defparam \SRAM_DQ[9]~I .input_async_reset = "none";
defparam \SRAM_DQ[9]~I .input_power_up = "low";
defparam \SRAM_DQ[9]~I .input_register_mode = "none";
defparam \SRAM_DQ[9]~I .input_sync_reset = "none";
defparam \SRAM_DQ[9]~I .oe_async_reset = "none";
defparam \SRAM_DQ[9]~I .oe_power_up = "low";
defparam \SRAM_DQ[9]~I .oe_register_mode = "none";
defparam \SRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[9]~I .open_drain_output = "true";
defparam \SRAM_DQ[9]~I .operation_mode = "bidir";
defparam \SRAM_DQ[9]~I .output_async_reset = "none";
defparam \SRAM_DQ[9]~I .output_power_up = "low";
defparam \SRAM_DQ[9]~I .output_register_mode = "none";
defparam \SRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[10]));
// synopsys translate_off
defparam \SRAM_DQ[10]~I .input_async_reset = "none";
defparam \SRAM_DQ[10]~I .input_power_up = "low";
defparam \SRAM_DQ[10]~I .input_register_mode = "none";
defparam \SRAM_DQ[10]~I .input_sync_reset = "none";
defparam \SRAM_DQ[10]~I .oe_async_reset = "none";
defparam \SRAM_DQ[10]~I .oe_power_up = "low";
defparam \SRAM_DQ[10]~I .oe_register_mode = "none";
defparam \SRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[10]~I .open_drain_output = "true";
defparam \SRAM_DQ[10]~I .operation_mode = "bidir";
defparam \SRAM_DQ[10]~I .output_async_reset = "none";
defparam \SRAM_DQ[10]~I .output_power_up = "low";
defparam \SRAM_DQ[10]~I .output_register_mode = "none";
defparam \SRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[11]));
// synopsys translate_off
defparam \SRAM_DQ[11]~I .input_async_reset = "none";
defparam \SRAM_DQ[11]~I .input_power_up = "low";
defparam \SRAM_DQ[11]~I .input_register_mode = "none";
defparam \SRAM_DQ[11]~I .input_sync_reset = "none";
defparam \SRAM_DQ[11]~I .oe_async_reset = "none";
defparam \SRAM_DQ[11]~I .oe_power_up = "low";
defparam \SRAM_DQ[11]~I .oe_register_mode = "none";
defparam \SRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[11]~I .open_drain_output = "true";
defparam \SRAM_DQ[11]~I .operation_mode = "bidir";
defparam \SRAM_DQ[11]~I .output_async_reset = "none";
defparam \SRAM_DQ[11]~I .output_power_up = "low";
defparam \SRAM_DQ[11]~I .output_register_mode = "none";
defparam \SRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[12]));
// synopsys translate_off
defparam \SRAM_DQ[12]~I .input_async_reset = "none";
defparam \SRAM_DQ[12]~I .input_power_up = "low";
defparam \SRAM_DQ[12]~I .input_register_mode = "none";
defparam \SRAM_DQ[12]~I .input_sync_reset = "none";
defparam \SRAM_DQ[12]~I .oe_async_reset = "none";
defparam \SRAM_DQ[12]~I .oe_power_up = "low";
defparam \SRAM_DQ[12]~I .oe_register_mode = "none";
defparam \SRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[12]~I .open_drain_output = "true";
defparam \SRAM_DQ[12]~I .operation_mode = "bidir";
defparam \SRAM_DQ[12]~I .output_async_reset = "none";
defparam \SRAM_DQ[12]~I .output_power_up = "low";
defparam \SRAM_DQ[12]~I .output_register_mode = "none";
defparam \SRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[13]));
// synopsys translate_off
defparam \SRAM_DQ[13]~I .input_async_reset = "none";
defparam \SRAM_DQ[13]~I .input_power_up = "low";
defparam \SRAM_DQ[13]~I .input_register_mode = "none";
defparam \SRAM_DQ[13]~I .input_sync_reset = "none";
defparam \SRAM_DQ[13]~I .oe_async_reset = "none";
defparam \SRAM_DQ[13]~I .oe_power_up = "low";
defparam \SRAM_DQ[13]~I .oe_register_mode = "none";
defparam \SRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[13]~I .open_drain_output = "true";
defparam \SRAM_DQ[13]~I .operation_mode = "bidir";
defparam \SRAM_DQ[13]~I .output_async_reset = "none";
defparam \SRAM_DQ[13]~I .output_power_up = "low";
defparam \SRAM_DQ[13]~I .output_register_mode = "none";
defparam \SRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[14]));
// synopsys translate_off
defparam \SRAM_DQ[14]~I .input_async_reset = "none";
defparam \SRAM_DQ[14]~I .input_power_up = "low";
defparam \SRAM_DQ[14]~I .input_register_mode = "none";
defparam \SRAM_DQ[14]~I .input_sync_reset = "none";
defparam \SRAM_DQ[14]~I .oe_async_reset = "none";
defparam \SRAM_DQ[14]~I .oe_power_up = "low";
defparam \SRAM_DQ[14]~I .oe_register_mode = "none";
defparam \SRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[14]~I .open_drain_output = "true";
defparam \SRAM_DQ[14]~I .operation_mode = "bidir";
defparam \SRAM_DQ[14]~I .output_async_reset = "none";
defparam \SRAM_DQ[14]~I .output_power_up = "low";
defparam \SRAM_DQ[14]~I .output_register_mode = "none";
defparam \SRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DQ[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[15]));
// synopsys translate_off
defparam \SRAM_DQ[15]~I .input_async_reset = "none";
defparam \SRAM_DQ[15]~I .input_power_up = "low";
defparam \SRAM_DQ[15]~I .input_register_mode = "none";
defparam \SRAM_DQ[15]~I .input_sync_reset = "none";
defparam \SRAM_DQ[15]~I .oe_async_reset = "none";
defparam \SRAM_DQ[15]~I .oe_power_up = "low";
defparam \SRAM_DQ[15]~I .oe_register_mode = "none";
defparam \SRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[15]~I .open_drain_output = "true";
defparam \SRAM_DQ[15]~I .operation_mode = "bidir";
defparam \SRAM_DQ[15]~I .output_async_reset = "none";
defparam \SRAM_DQ[15]~I .output_power_up = "low";
defparam \SRAM_DQ[15]~I .output_register_mode = "none";
defparam \SRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SD_DAT~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_DAT));
// synopsys translate_off
defparam \SD_DAT~I .input_async_reset = "none";
defparam \SD_DAT~I .input_power_up = "low";
defparam \SD_DAT~I .input_register_mode = "none";
defparam \SD_DAT~I .input_sync_reset = "none";
defparam \SD_DAT~I .oe_async_reset = "none";
defparam \SD_DAT~I .oe_power_up = "low";
defparam \SD_DAT~I .oe_register_mode = "none";
defparam \SD_DAT~I .oe_sync_reset = "none";
defparam \SD_DAT~I .open_drain_output = "true";
defparam \SD_DAT~I .operation_mode = "bidir";
defparam \SD_DAT~I .output_async_reset = "none";
defparam \SD_DAT~I .output_power_up = "low";
defparam \SD_DAT~I .output_register_mode = "none";
defparam \SD_DAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I2C_SDAT~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SDAT));
// synopsys translate_off
defparam \I2C_SDAT~I .input_async_reset = "none";
defparam \I2C_SDAT~I .input_power_up = "low";
defparam \I2C_SDAT~I .input_register_mode = "none";
defparam \I2C_SDAT~I .input_sync_reset = "none";
defparam \I2C_SDAT~I .oe_async_reset = "none";
defparam \I2C_SDAT~I .oe_power_up = "low";
defparam \I2C_SDAT~I .oe_register_mode = "none";
defparam \I2C_SDAT~I .oe_sync_reset = "none";
defparam \I2C_SDAT~I .open_drain_output = "true";
defparam \I2C_SDAT~I .operation_mode = "bidir";
defparam \I2C_SDAT~I .output_async_reset = "none";
defparam \I2C_SDAT~I .output_power_up = "low";
defparam \I2C_SDAT~I .output_register_mode = "none";
defparam \I2C_SDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_ADCLRCK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCLRCK));
// synopsys translate_off
defparam \AUD_ADCLRCK~I .input_async_reset = "none";
defparam \AUD_ADCLRCK~I .input_power_up = "low";
defparam \AUD_ADCLRCK~I .input_register_mode = "none";
defparam \AUD_ADCLRCK~I .input_sync_reset = "none";
defparam \AUD_ADCLRCK~I .oe_async_reset = "none";
defparam \AUD_ADCLRCK~I .oe_power_up = "low";
defparam \AUD_ADCLRCK~I .oe_register_mode = "none";
defparam \AUD_ADCLRCK~I .oe_sync_reset = "none";
defparam \AUD_ADCLRCK~I .open_drain_output = "true";
defparam \AUD_ADCLRCK~I .operation_mode = "bidir";
defparam \AUD_ADCLRCK~I .output_async_reset = "none";
defparam \AUD_ADCLRCK~I .output_power_up = "low";
defparam \AUD_ADCLRCK~I .output_register_mode = "none";
defparam \AUD_ADCLRCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_DACLRCK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACLRCK));
// synopsys translate_off
defparam \AUD_DACLRCK~I .input_async_reset = "none";
defparam \AUD_DACLRCK~I .input_power_up = "low";
defparam \AUD_DACLRCK~I .input_register_mode = "none";
defparam \AUD_DACLRCK~I .input_sync_reset = "none";
defparam \AUD_DACLRCK~I .oe_async_reset = "none";
defparam \AUD_DACLRCK~I .oe_power_up = "low";
defparam \AUD_DACLRCK~I .oe_register_mode = "none";
defparam \AUD_DACLRCK~I .oe_sync_reset = "none";
defparam \AUD_DACLRCK~I .open_drain_output = "true";
defparam \AUD_DACLRCK~I .operation_mode = "bidir";
defparam \AUD_DACLRCK~I .output_async_reset = "none";
defparam \AUD_DACLRCK~I .output_power_up = "low";
defparam \AUD_DACLRCK~I .output_register_mode = "none";
defparam \AUD_DACLRCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_BCLK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_BCLK));
// synopsys translate_off
defparam \AUD_BCLK~I .input_async_reset = "none";
defparam \AUD_BCLK~I .input_power_up = "low";
defparam \AUD_BCLK~I .input_register_mode = "none";
defparam \AUD_BCLK~I .input_sync_reset = "none";
defparam \AUD_BCLK~I .oe_async_reset = "none";
defparam \AUD_BCLK~I .oe_power_up = "low";
defparam \AUD_BCLK~I .oe_register_mode = "none";
defparam \AUD_BCLK~I .oe_sync_reset = "none";
defparam \AUD_BCLK~I .open_drain_output = "true";
defparam \AUD_BCLK~I .operation_mode = "bidir";
defparam \AUD_BCLK~I .output_async_reset = "none";
defparam \AUD_BCLK~I .output_power_up = "low";
defparam \AUD_BCLK~I .output_register_mode = "none";
defparam \AUD_BCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[0]));
// synopsys translate_off
defparam \GPIO_0[0]~I .input_async_reset = "none";
defparam \GPIO_0[0]~I .input_power_up = "low";
defparam \GPIO_0[0]~I .input_register_mode = "none";
defparam \GPIO_0[0]~I .input_sync_reset = "none";
defparam \GPIO_0[0]~I .oe_async_reset = "none";
defparam \GPIO_0[0]~I .oe_power_up = "low";
defparam \GPIO_0[0]~I .oe_register_mode = "none";
defparam \GPIO_0[0]~I .oe_sync_reset = "none";
defparam \GPIO_0[0]~I .open_drain_output = "true";
defparam \GPIO_0[0]~I .operation_mode = "bidir";
defparam \GPIO_0[0]~I .output_async_reset = "none";
defparam \GPIO_0[0]~I .output_power_up = "low";
defparam \GPIO_0[0]~I .output_register_mode = "none";
defparam \GPIO_0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[1]));
// synopsys translate_off
defparam \GPIO_0[1]~I .input_async_reset = "none";
defparam \GPIO_0[1]~I .input_power_up = "low";
defparam \GPIO_0[1]~I .input_register_mode = "none";
defparam \GPIO_0[1]~I .input_sync_reset = "none";
defparam \GPIO_0[1]~I .oe_async_reset = "none";
defparam \GPIO_0[1]~I .oe_power_up = "low";
defparam \GPIO_0[1]~I .oe_register_mode = "none";
defparam \GPIO_0[1]~I .oe_sync_reset = "none";
defparam \GPIO_0[1]~I .open_drain_output = "true";
defparam \GPIO_0[1]~I .operation_mode = "bidir";
defparam \GPIO_0[1]~I .output_async_reset = "none";
defparam \GPIO_0[1]~I .output_power_up = "low";
defparam \GPIO_0[1]~I .output_register_mode = "none";
defparam \GPIO_0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[2]));
// synopsys translate_off
defparam \GPIO_0[2]~I .input_async_reset = "none";
defparam \GPIO_0[2]~I .input_power_up = "low";
defparam \GPIO_0[2]~I .input_register_mode = "none";
defparam \GPIO_0[2]~I .input_sync_reset = "none";
defparam \GPIO_0[2]~I .oe_async_reset = "none";
defparam \GPIO_0[2]~I .oe_power_up = "low";
defparam \GPIO_0[2]~I .oe_register_mode = "none";
defparam \GPIO_0[2]~I .oe_sync_reset = "none";
defparam \GPIO_0[2]~I .open_drain_output = "true";
defparam \GPIO_0[2]~I .operation_mode = "bidir";
defparam \GPIO_0[2]~I .output_async_reset = "none";
defparam \GPIO_0[2]~I .output_power_up = "low";
defparam \GPIO_0[2]~I .output_register_mode = "none";
defparam \GPIO_0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[3]));
// synopsys translate_off
defparam \GPIO_0[3]~I .input_async_reset = "none";
defparam \GPIO_0[3]~I .input_power_up = "low";
defparam \GPIO_0[3]~I .input_register_mode = "none";
defparam \GPIO_0[3]~I .input_sync_reset = "none";
defparam \GPIO_0[3]~I .oe_async_reset = "none";
defparam \GPIO_0[3]~I .oe_power_up = "low";
defparam \GPIO_0[3]~I .oe_register_mode = "none";
defparam \GPIO_0[3]~I .oe_sync_reset = "none";
defparam \GPIO_0[3]~I .open_drain_output = "true";
defparam \GPIO_0[3]~I .operation_mode = "bidir";
defparam \GPIO_0[3]~I .output_async_reset = "none";
defparam \GPIO_0[3]~I .output_power_up = "low";
defparam \GPIO_0[3]~I .output_register_mode = "none";
defparam \GPIO_0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[4]));
// synopsys translate_off
defparam \GPIO_0[4]~I .input_async_reset = "none";
defparam \GPIO_0[4]~I .input_power_up = "low";
defparam \GPIO_0[4]~I .input_register_mode = "none";
defparam \GPIO_0[4]~I .input_sync_reset = "none";
defparam \GPIO_0[4]~I .oe_async_reset = "none";
defparam \GPIO_0[4]~I .oe_power_up = "low";
defparam \GPIO_0[4]~I .oe_register_mode = "none";
defparam \GPIO_0[4]~I .oe_sync_reset = "none";
defparam \GPIO_0[4]~I .open_drain_output = "true";
defparam \GPIO_0[4]~I .operation_mode = "bidir";
defparam \GPIO_0[4]~I .output_async_reset = "none";
defparam \GPIO_0[4]~I .output_power_up = "low";
defparam \GPIO_0[4]~I .output_register_mode = "none";
defparam \GPIO_0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[5]));
// synopsys translate_off
defparam \GPIO_0[5]~I .input_async_reset = "none";
defparam \GPIO_0[5]~I .input_power_up = "low";
defparam \GPIO_0[5]~I .input_register_mode = "none";
defparam \GPIO_0[5]~I .input_sync_reset = "none";
defparam \GPIO_0[5]~I .oe_async_reset = "none";
defparam \GPIO_0[5]~I .oe_power_up = "low";
defparam \GPIO_0[5]~I .oe_register_mode = "none";
defparam \GPIO_0[5]~I .oe_sync_reset = "none";
defparam \GPIO_0[5]~I .open_drain_output = "true";
defparam \GPIO_0[5]~I .operation_mode = "bidir";
defparam \GPIO_0[5]~I .output_async_reset = "none";
defparam \GPIO_0[5]~I .output_power_up = "low";
defparam \GPIO_0[5]~I .output_register_mode = "none";
defparam \GPIO_0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[6]));
// synopsys translate_off
defparam \GPIO_0[6]~I .input_async_reset = "none";
defparam \GPIO_0[6]~I .input_power_up = "low";
defparam \GPIO_0[6]~I .input_register_mode = "none";
defparam \GPIO_0[6]~I .input_sync_reset = "none";
defparam \GPIO_0[6]~I .oe_async_reset = "none";
defparam \GPIO_0[6]~I .oe_power_up = "low";
defparam \GPIO_0[6]~I .oe_register_mode = "none";
defparam \GPIO_0[6]~I .oe_sync_reset = "none";
defparam \GPIO_0[6]~I .open_drain_output = "true";
defparam \GPIO_0[6]~I .operation_mode = "bidir";
defparam \GPIO_0[6]~I .output_async_reset = "none";
defparam \GPIO_0[6]~I .output_power_up = "low";
defparam \GPIO_0[6]~I .output_register_mode = "none";
defparam \GPIO_0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[7]));
// synopsys translate_off
defparam \GPIO_0[7]~I .input_async_reset = "none";
defparam \GPIO_0[7]~I .input_power_up = "low";
defparam \GPIO_0[7]~I .input_register_mode = "none";
defparam \GPIO_0[7]~I .input_sync_reset = "none";
defparam \GPIO_0[7]~I .oe_async_reset = "none";
defparam \GPIO_0[7]~I .oe_power_up = "low";
defparam \GPIO_0[7]~I .oe_register_mode = "none";
defparam \GPIO_0[7]~I .oe_sync_reset = "none";
defparam \GPIO_0[7]~I .open_drain_output = "true";
defparam \GPIO_0[7]~I .operation_mode = "bidir";
defparam \GPIO_0[7]~I .output_async_reset = "none";
defparam \GPIO_0[7]~I .output_power_up = "low";
defparam \GPIO_0[7]~I .output_register_mode = "none";
defparam \GPIO_0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[8]));
// synopsys translate_off
defparam \GPIO_0[8]~I .input_async_reset = "none";
defparam \GPIO_0[8]~I .input_power_up = "low";
defparam \GPIO_0[8]~I .input_register_mode = "none";
defparam \GPIO_0[8]~I .input_sync_reset = "none";
defparam \GPIO_0[8]~I .oe_async_reset = "none";
defparam \GPIO_0[8]~I .oe_power_up = "low";
defparam \GPIO_0[8]~I .oe_register_mode = "none";
defparam \GPIO_0[8]~I .oe_sync_reset = "none";
defparam \GPIO_0[8]~I .open_drain_output = "true";
defparam \GPIO_0[8]~I .operation_mode = "bidir";
defparam \GPIO_0[8]~I .output_async_reset = "none";
defparam \GPIO_0[8]~I .output_power_up = "low";
defparam \GPIO_0[8]~I .output_register_mode = "none";
defparam \GPIO_0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[9]));
// synopsys translate_off
defparam \GPIO_0[9]~I .input_async_reset = "none";
defparam \GPIO_0[9]~I .input_power_up = "low";
defparam \GPIO_0[9]~I .input_register_mode = "none";
defparam \GPIO_0[9]~I .input_sync_reset = "none";
defparam \GPIO_0[9]~I .oe_async_reset = "none";
defparam \GPIO_0[9]~I .oe_power_up = "low";
defparam \GPIO_0[9]~I .oe_register_mode = "none";
defparam \GPIO_0[9]~I .oe_sync_reset = "none";
defparam \GPIO_0[9]~I .open_drain_output = "true";
defparam \GPIO_0[9]~I .operation_mode = "bidir";
defparam \GPIO_0[9]~I .output_async_reset = "none";
defparam \GPIO_0[9]~I .output_power_up = "low";
defparam \GPIO_0[9]~I .output_register_mode = "none";
defparam \GPIO_0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[10]));
// synopsys translate_off
defparam \GPIO_0[10]~I .input_async_reset = "none";
defparam \GPIO_0[10]~I .input_power_up = "low";
defparam \GPIO_0[10]~I .input_register_mode = "none";
defparam \GPIO_0[10]~I .input_sync_reset = "none";
defparam \GPIO_0[10]~I .oe_async_reset = "none";
defparam \GPIO_0[10]~I .oe_power_up = "low";
defparam \GPIO_0[10]~I .oe_register_mode = "none";
defparam \GPIO_0[10]~I .oe_sync_reset = "none";
defparam \GPIO_0[10]~I .open_drain_output = "true";
defparam \GPIO_0[10]~I .operation_mode = "bidir";
defparam \GPIO_0[10]~I .output_async_reset = "none";
defparam \GPIO_0[10]~I .output_power_up = "low";
defparam \GPIO_0[10]~I .output_register_mode = "none";
defparam \GPIO_0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[11]));
// synopsys translate_off
defparam \GPIO_0[11]~I .input_async_reset = "none";
defparam \GPIO_0[11]~I .input_power_up = "low";
defparam \GPIO_0[11]~I .input_register_mode = "none";
defparam \GPIO_0[11]~I .input_sync_reset = "none";
defparam \GPIO_0[11]~I .oe_async_reset = "none";
defparam \GPIO_0[11]~I .oe_power_up = "low";
defparam \GPIO_0[11]~I .oe_register_mode = "none";
defparam \GPIO_0[11]~I .oe_sync_reset = "none";
defparam \GPIO_0[11]~I .open_drain_output = "true";
defparam \GPIO_0[11]~I .operation_mode = "bidir";
defparam \GPIO_0[11]~I .output_async_reset = "none";
defparam \GPIO_0[11]~I .output_power_up = "low";
defparam \GPIO_0[11]~I .output_register_mode = "none";
defparam \GPIO_0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[12]));
// synopsys translate_off
defparam \GPIO_0[12]~I .input_async_reset = "none";
defparam \GPIO_0[12]~I .input_power_up = "low";
defparam \GPIO_0[12]~I .input_register_mode = "none";
defparam \GPIO_0[12]~I .input_sync_reset = "none";
defparam \GPIO_0[12]~I .oe_async_reset = "none";
defparam \GPIO_0[12]~I .oe_power_up = "low";
defparam \GPIO_0[12]~I .oe_register_mode = "none";
defparam \GPIO_0[12]~I .oe_sync_reset = "none";
defparam \GPIO_0[12]~I .open_drain_output = "true";
defparam \GPIO_0[12]~I .operation_mode = "bidir";
defparam \GPIO_0[12]~I .output_async_reset = "none";
defparam \GPIO_0[12]~I .output_power_up = "low";
defparam \GPIO_0[12]~I .output_register_mode = "none";
defparam \GPIO_0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[13]));
// synopsys translate_off
defparam \GPIO_0[13]~I .input_async_reset = "none";
defparam \GPIO_0[13]~I .input_power_up = "low";
defparam \GPIO_0[13]~I .input_register_mode = "none";
defparam \GPIO_0[13]~I .input_sync_reset = "none";
defparam \GPIO_0[13]~I .oe_async_reset = "none";
defparam \GPIO_0[13]~I .oe_power_up = "low";
defparam \GPIO_0[13]~I .oe_register_mode = "none";
defparam \GPIO_0[13]~I .oe_sync_reset = "none";
defparam \GPIO_0[13]~I .open_drain_output = "true";
defparam \GPIO_0[13]~I .operation_mode = "bidir";
defparam \GPIO_0[13]~I .output_async_reset = "none";
defparam \GPIO_0[13]~I .output_power_up = "low";
defparam \GPIO_0[13]~I .output_register_mode = "none";
defparam \GPIO_0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[14]));
// synopsys translate_off
defparam \GPIO_0[14]~I .input_async_reset = "none";
defparam \GPIO_0[14]~I .input_power_up = "low";
defparam \GPIO_0[14]~I .input_register_mode = "none";
defparam \GPIO_0[14]~I .input_sync_reset = "none";
defparam \GPIO_0[14]~I .oe_async_reset = "none";
defparam \GPIO_0[14]~I .oe_power_up = "low";
defparam \GPIO_0[14]~I .oe_register_mode = "none";
defparam \GPIO_0[14]~I .oe_sync_reset = "none";
defparam \GPIO_0[14]~I .open_drain_output = "true";
defparam \GPIO_0[14]~I .operation_mode = "bidir";
defparam \GPIO_0[14]~I .output_async_reset = "none";
defparam \GPIO_0[14]~I .output_power_up = "low";
defparam \GPIO_0[14]~I .output_register_mode = "none";
defparam \GPIO_0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[15]));
// synopsys translate_off
defparam \GPIO_0[15]~I .input_async_reset = "none";
defparam \GPIO_0[15]~I .input_power_up = "low";
defparam \GPIO_0[15]~I .input_register_mode = "none";
defparam \GPIO_0[15]~I .input_sync_reset = "none";
defparam \GPIO_0[15]~I .oe_async_reset = "none";
defparam \GPIO_0[15]~I .oe_power_up = "low";
defparam \GPIO_0[15]~I .oe_register_mode = "none";
defparam \GPIO_0[15]~I .oe_sync_reset = "none";
defparam \GPIO_0[15]~I .open_drain_output = "true";
defparam \GPIO_0[15]~I .operation_mode = "bidir";
defparam \GPIO_0[15]~I .output_async_reset = "none";
defparam \GPIO_0[15]~I .output_power_up = "low";
defparam \GPIO_0[15]~I .output_register_mode = "none";
defparam \GPIO_0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[16]));
// synopsys translate_off
defparam \GPIO_0[16]~I .input_async_reset = "none";
defparam \GPIO_0[16]~I .input_power_up = "low";
defparam \GPIO_0[16]~I .input_register_mode = "none";
defparam \GPIO_0[16]~I .input_sync_reset = "none";
defparam \GPIO_0[16]~I .oe_async_reset = "none";
defparam \GPIO_0[16]~I .oe_power_up = "low";
defparam \GPIO_0[16]~I .oe_register_mode = "none";
defparam \GPIO_0[16]~I .oe_sync_reset = "none";
defparam \GPIO_0[16]~I .open_drain_output = "true";
defparam \GPIO_0[16]~I .operation_mode = "bidir";
defparam \GPIO_0[16]~I .output_async_reset = "none";
defparam \GPIO_0[16]~I .output_power_up = "low";
defparam \GPIO_0[16]~I .output_register_mode = "none";
defparam \GPIO_0[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[17]));
// synopsys translate_off
defparam \GPIO_0[17]~I .input_async_reset = "none";
defparam \GPIO_0[17]~I .input_power_up = "low";
defparam \GPIO_0[17]~I .input_register_mode = "none";
defparam \GPIO_0[17]~I .input_sync_reset = "none";
defparam \GPIO_0[17]~I .oe_async_reset = "none";
defparam \GPIO_0[17]~I .oe_power_up = "low";
defparam \GPIO_0[17]~I .oe_register_mode = "none";
defparam \GPIO_0[17]~I .oe_sync_reset = "none";
defparam \GPIO_0[17]~I .open_drain_output = "true";
defparam \GPIO_0[17]~I .operation_mode = "bidir";
defparam \GPIO_0[17]~I .output_async_reset = "none";
defparam \GPIO_0[17]~I .output_power_up = "low";
defparam \GPIO_0[17]~I .output_register_mode = "none";
defparam \GPIO_0[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[18]));
// synopsys translate_off
defparam \GPIO_0[18]~I .input_async_reset = "none";
defparam \GPIO_0[18]~I .input_power_up = "low";
defparam \GPIO_0[18]~I .input_register_mode = "none";
defparam \GPIO_0[18]~I .input_sync_reset = "none";
defparam \GPIO_0[18]~I .oe_async_reset = "none";
defparam \GPIO_0[18]~I .oe_power_up = "low";
defparam \GPIO_0[18]~I .oe_register_mode = "none";
defparam \GPIO_0[18]~I .oe_sync_reset = "none";
defparam \GPIO_0[18]~I .open_drain_output = "true";
defparam \GPIO_0[18]~I .operation_mode = "bidir";
defparam \GPIO_0[18]~I .output_async_reset = "none";
defparam \GPIO_0[18]~I .output_power_up = "low";
defparam \GPIO_0[18]~I .output_register_mode = "none";
defparam \GPIO_0[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[19]));
// synopsys translate_off
defparam \GPIO_0[19]~I .input_async_reset = "none";
defparam \GPIO_0[19]~I .input_power_up = "low";
defparam \GPIO_0[19]~I .input_register_mode = "none";
defparam \GPIO_0[19]~I .input_sync_reset = "none";
defparam \GPIO_0[19]~I .oe_async_reset = "none";
defparam \GPIO_0[19]~I .oe_power_up = "low";
defparam \GPIO_0[19]~I .oe_register_mode = "none";
defparam \GPIO_0[19]~I .oe_sync_reset = "none";
defparam \GPIO_0[19]~I .open_drain_output = "true";
defparam \GPIO_0[19]~I .operation_mode = "bidir";
defparam \GPIO_0[19]~I .output_async_reset = "none";
defparam \GPIO_0[19]~I .output_power_up = "low";
defparam \GPIO_0[19]~I .output_register_mode = "none";
defparam \GPIO_0[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[20]));
// synopsys translate_off
defparam \GPIO_0[20]~I .input_async_reset = "none";
defparam \GPIO_0[20]~I .input_power_up = "low";
defparam \GPIO_0[20]~I .input_register_mode = "none";
defparam \GPIO_0[20]~I .input_sync_reset = "none";
defparam \GPIO_0[20]~I .oe_async_reset = "none";
defparam \GPIO_0[20]~I .oe_power_up = "low";
defparam \GPIO_0[20]~I .oe_register_mode = "none";
defparam \GPIO_0[20]~I .oe_sync_reset = "none";
defparam \GPIO_0[20]~I .open_drain_output = "true";
defparam \GPIO_0[20]~I .operation_mode = "bidir";
defparam \GPIO_0[20]~I .output_async_reset = "none";
defparam \GPIO_0[20]~I .output_power_up = "low";
defparam \GPIO_0[20]~I .output_register_mode = "none";
defparam \GPIO_0[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[21]));
// synopsys translate_off
defparam \GPIO_0[21]~I .input_async_reset = "none";
defparam \GPIO_0[21]~I .input_power_up = "low";
defparam \GPIO_0[21]~I .input_register_mode = "none";
defparam \GPIO_0[21]~I .input_sync_reset = "none";
defparam \GPIO_0[21]~I .oe_async_reset = "none";
defparam \GPIO_0[21]~I .oe_power_up = "low";
defparam \GPIO_0[21]~I .oe_register_mode = "none";
defparam \GPIO_0[21]~I .oe_sync_reset = "none";
defparam \GPIO_0[21]~I .open_drain_output = "true";
defparam \GPIO_0[21]~I .operation_mode = "bidir";
defparam \GPIO_0[21]~I .output_async_reset = "none";
defparam \GPIO_0[21]~I .output_power_up = "low";
defparam \GPIO_0[21]~I .output_register_mode = "none";
defparam \GPIO_0[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[22]));
// synopsys translate_off
defparam \GPIO_0[22]~I .input_async_reset = "none";
defparam \GPIO_0[22]~I .input_power_up = "low";
defparam \GPIO_0[22]~I .input_register_mode = "none";
defparam \GPIO_0[22]~I .input_sync_reset = "none";
defparam \GPIO_0[22]~I .oe_async_reset = "none";
defparam \GPIO_0[22]~I .oe_power_up = "low";
defparam \GPIO_0[22]~I .oe_register_mode = "none";
defparam \GPIO_0[22]~I .oe_sync_reset = "none";
defparam \GPIO_0[22]~I .open_drain_output = "true";
defparam \GPIO_0[22]~I .operation_mode = "bidir";
defparam \GPIO_0[22]~I .output_async_reset = "none";
defparam \GPIO_0[22]~I .output_power_up = "low";
defparam \GPIO_0[22]~I .output_register_mode = "none";
defparam \GPIO_0[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[23]));
// synopsys translate_off
defparam \GPIO_0[23]~I .input_async_reset = "none";
defparam \GPIO_0[23]~I .input_power_up = "low";
defparam \GPIO_0[23]~I .input_register_mode = "none";
defparam \GPIO_0[23]~I .input_sync_reset = "none";
defparam \GPIO_0[23]~I .oe_async_reset = "none";
defparam \GPIO_0[23]~I .oe_power_up = "low";
defparam \GPIO_0[23]~I .oe_register_mode = "none";
defparam \GPIO_0[23]~I .oe_sync_reset = "none";
defparam \GPIO_0[23]~I .open_drain_output = "true";
defparam \GPIO_0[23]~I .operation_mode = "bidir";
defparam \GPIO_0[23]~I .output_async_reset = "none";
defparam \GPIO_0[23]~I .output_power_up = "low";
defparam \GPIO_0[23]~I .output_register_mode = "none";
defparam \GPIO_0[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[24]));
// synopsys translate_off
defparam \GPIO_0[24]~I .input_async_reset = "none";
defparam \GPIO_0[24]~I .input_power_up = "low";
defparam \GPIO_0[24]~I .input_register_mode = "none";
defparam \GPIO_0[24]~I .input_sync_reset = "none";
defparam \GPIO_0[24]~I .oe_async_reset = "none";
defparam \GPIO_0[24]~I .oe_power_up = "low";
defparam \GPIO_0[24]~I .oe_register_mode = "none";
defparam \GPIO_0[24]~I .oe_sync_reset = "none";
defparam \GPIO_0[24]~I .open_drain_output = "true";
defparam \GPIO_0[24]~I .operation_mode = "bidir";
defparam \GPIO_0[24]~I .output_async_reset = "none";
defparam \GPIO_0[24]~I .output_power_up = "low";
defparam \GPIO_0[24]~I .output_register_mode = "none";
defparam \GPIO_0[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[25]));
// synopsys translate_off
defparam \GPIO_0[25]~I .input_async_reset = "none";
defparam \GPIO_0[25]~I .input_power_up = "low";
defparam \GPIO_0[25]~I .input_register_mode = "none";
defparam \GPIO_0[25]~I .input_sync_reset = "none";
defparam \GPIO_0[25]~I .oe_async_reset = "none";
defparam \GPIO_0[25]~I .oe_power_up = "low";
defparam \GPIO_0[25]~I .oe_register_mode = "none";
defparam \GPIO_0[25]~I .oe_sync_reset = "none";
defparam \GPIO_0[25]~I .open_drain_output = "true";
defparam \GPIO_0[25]~I .operation_mode = "bidir";
defparam \GPIO_0[25]~I .output_async_reset = "none";
defparam \GPIO_0[25]~I .output_power_up = "low";
defparam \GPIO_0[25]~I .output_register_mode = "none";
defparam \GPIO_0[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[26]));
// synopsys translate_off
defparam \GPIO_0[26]~I .input_async_reset = "none";
defparam \GPIO_0[26]~I .input_power_up = "low";
defparam \GPIO_0[26]~I .input_register_mode = "none";
defparam \GPIO_0[26]~I .input_sync_reset = "none";
defparam \GPIO_0[26]~I .oe_async_reset = "none";
defparam \GPIO_0[26]~I .oe_power_up = "low";
defparam \GPIO_0[26]~I .oe_register_mode = "none";
defparam \GPIO_0[26]~I .oe_sync_reset = "none";
defparam \GPIO_0[26]~I .open_drain_output = "true";
defparam \GPIO_0[26]~I .operation_mode = "bidir";
defparam \GPIO_0[26]~I .output_async_reset = "none";
defparam \GPIO_0[26]~I .output_power_up = "low";
defparam \GPIO_0[26]~I .output_register_mode = "none";
defparam \GPIO_0[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[27]));
// synopsys translate_off
defparam \GPIO_0[27]~I .input_async_reset = "none";
defparam \GPIO_0[27]~I .input_power_up = "low";
defparam \GPIO_0[27]~I .input_register_mode = "none";
defparam \GPIO_0[27]~I .input_sync_reset = "none";
defparam \GPIO_0[27]~I .oe_async_reset = "none";
defparam \GPIO_0[27]~I .oe_power_up = "low";
defparam \GPIO_0[27]~I .oe_register_mode = "none";
defparam \GPIO_0[27]~I .oe_sync_reset = "none";
defparam \GPIO_0[27]~I .open_drain_output = "true";
defparam \GPIO_0[27]~I .operation_mode = "bidir";
defparam \GPIO_0[27]~I .output_async_reset = "none";
defparam \GPIO_0[27]~I .output_power_up = "low";
defparam \GPIO_0[27]~I .output_register_mode = "none";
defparam \GPIO_0[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[28]));
// synopsys translate_off
defparam \GPIO_0[28]~I .input_async_reset = "none";
defparam \GPIO_0[28]~I .input_power_up = "low";
defparam \GPIO_0[28]~I .input_register_mode = "none";
defparam \GPIO_0[28]~I .input_sync_reset = "none";
defparam \GPIO_0[28]~I .oe_async_reset = "none";
defparam \GPIO_0[28]~I .oe_power_up = "low";
defparam \GPIO_0[28]~I .oe_register_mode = "none";
defparam \GPIO_0[28]~I .oe_sync_reset = "none";
defparam \GPIO_0[28]~I .open_drain_output = "true";
defparam \GPIO_0[28]~I .operation_mode = "bidir";
defparam \GPIO_0[28]~I .output_async_reset = "none";
defparam \GPIO_0[28]~I .output_power_up = "low";
defparam \GPIO_0[28]~I .output_register_mode = "none";
defparam \GPIO_0[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[29]));
// synopsys translate_off
defparam \GPIO_0[29]~I .input_async_reset = "none";
defparam \GPIO_0[29]~I .input_power_up = "low";
defparam \GPIO_0[29]~I .input_register_mode = "none";
defparam \GPIO_0[29]~I .input_sync_reset = "none";
defparam \GPIO_0[29]~I .oe_async_reset = "none";
defparam \GPIO_0[29]~I .oe_power_up = "low";
defparam \GPIO_0[29]~I .oe_register_mode = "none";
defparam \GPIO_0[29]~I .oe_sync_reset = "none";
defparam \GPIO_0[29]~I .open_drain_output = "true";
defparam \GPIO_0[29]~I .operation_mode = "bidir";
defparam \GPIO_0[29]~I .output_async_reset = "none";
defparam \GPIO_0[29]~I .output_power_up = "low";
defparam \GPIO_0[29]~I .output_register_mode = "none";
defparam \GPIO_0[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[30]));
// synopsys translate_off
defparam \GPIO_0[30]~I .input_async_reset = "none";
defparam \GPIO_0[30]~I .input_power_up = "low";
defparam \GPIO_0[30]~I .input_register_mode = "none";
defparam \GPIO_0[30]~I .input_sync_reset = "none";
defparam \GPIO_0[30]~I .oe_async_reset = "none";
defparam \GPIO_0[30]~I .oe_power_up = "low";
defparam \GPIO_0[30]~I .oe_register_mode = "none";
defparam \GPIO_0[30]~I .oe_sync_reset = "none";
defparam \GPIO_0[30]~I .open_drain_output = "true";
defparam \GPIO_0[30]~I .operation_mode = "bidir";
defparam \GPIO_0[30]~I .output_async_reset = "none";
defparam \GPIO_0[30]~I .output_power_up = "low";
defparam \GPIO_0[30]~I .output_register_mode = "none";
defparam \GPIO_0[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[31]));
// synopsys translate_off
defparam \GPIO_0[31]~I .input_async_reset = "none";
defparam \GPIO_0[31]~I .input_power_up = "low";
defparam \GPIO_0[31]~I .input_register_mode = "none";
defparam \GPIO_0[31]~I .input_sync_reset = "none";
defparam \GPIO_0[31]~I .oe_async_reset = "none";
defparam \GPIO_0[31]~I .oe_power_up = "low";
defparam \GPIO_0[31]~I .oe_register_mode = "none";
defparam \GPIO_0[31]~I .oe_sync_reset = "none";
defparam \GPIO_0[31]~I .open_drain_output = "true";
defparam \GPIO_0[31]~I .operation_mode = "bidir";
defparam \GPIO_0[31]~I .output_async_reset = "none";
defparam \GPIO_0[31]~I .output_power_up = "low";
defparam \GPIO_0[31]~I .output_register_mode = "none";
defparam \GPIO_0[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[32]));
// synopsys translate_off
defparam \GPIO_0[32]~I .input_async_reset = "none";
defparam \GPIO_0[32]~I .input_power_up = "low";
defparam \GPIO_0[32]~I .input_register_mode = "none";
defparam \GPIO_0[32]~I .input_sync_reset = "none";
defparam \GPIO_0[32]~I .oe_async_reset = "none";
defparam \GPIO_0[32]~I .oe_power_up = "low";
defparam \GPIO_0[32]~I .oe_register_mode = "none";
defparam \GPIO_0[32]~I .oe_sync_reset = "none";
defparam \GPIO_0[32]~I .open_drain_output = "true";
defparam \GPIO_0[32]~I .operation_mode = "bidir";
defparam \GPIO_0[32]~I .output_async_reset = "none";
defparam \GPIO_0[32]~I .output_power_up = "low";
defparam \GPIO_0[32]~I .output_register_mode = "none";
defparam \GPIO_0[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[33]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[33]));
// synopsys translate_off
defparam \GPIO_0[33]~I .input_async_reset = "none";
defparam \GPIO_0[33]~I .input_power_up = "low";
defparam \GPIO_0[33]~I .input_register_mode = "none";
defparam \GPIO_0[33]~I .input_sync_reset = "none";
defparam \GPIO_0[33]~I .oe_async_reset = "none";
defparam \GPIO_0[33]~I .oe_power_up = "low";
defparam \GPIO_0[33]~I .oe_register_mode = "none";
defparam \GPIO_0[33]~I .oe_sync_reset = "none";
defparam \GPIO_0[33]~I .open_drain_output = "true";
defparam \GPIO_0[33]~I .operation_mode = "bidir";
defparam \GPIO_0[33]~I .output_async_reset = "none";
defparam \GPIO_0[33]~I .output_power_up = "low";
defparam \GPIO_0[33]~I .output_register_mode = "none";
defparam \GPIO_0[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[34]));
// synopsys translate_off
defparam \GPIO_0[34]~I .input_async_reset = "none";
defparam \GPIO_0[34]~I .input_power_up = "low";
defparam \GPIO_0[34]~I .input_register_mode = "none";
defparam \GPIO_0[34]~I .input_sync_reset = "none";
defparam \GPIO_0[34]~I .oe_async_reset = "none";
defparam \GPIO_0[34]~I .oe_power_up = "low";
defparam \GPIO_0[34]~I .oe_register_mode = "none";
defparam \GPIO_0[34]~I .oe_sync_reset = "none";
defparam \GPIO_0[34]~I .open_drain_output = "true";
defparam \GPIO_0[34]~I .operation_mode = "bidir";
defparam \GPIO_0[34]~I .output_async_reset = "none";
defparam \GPIO_0[34]~I .output_power_up = "low";
defparam \GPIO_0[34]~I .output_register_mode = "none";
defparam \GPIO_0[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_0[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[35]));
// synopsys translate_off
defparam \GPIO_0[35]~I .input_async_reset = "none";
defparam \GPIO_0[35]~I .input_power_up = "low";
defparam \GPIO_0[35]~I .input_register_mode = "none";
defparam \GPIO_0[35]~I .input_sync_reset = "none";
defparam \GPIO_0[35]~I .oe_async_reset = "none";
defparam \GPIO_0[35]~I .oe_power_up = "low";
defparam \GPIO_0[35]~I .oe_register_mode = "none";
defparam \GPIO_0[35]~I .oe_sync_reset = "none";
defparam \GPIO_0[35]~I .open_drain_output = "true";
defparam \GPIO_0[35]~I .operation_mode = "bidir";
defparam \GPIO_0[35]~I .output_async_reset = "none";
defparam \GPIO_0[35]~I .output_power_up = "low";
defparam \GPIO_0[35]~I .output_register_mode = "none";
defparam \GPIO_0[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[0]));
// synopsys translate_off
defparam \GPIO_1[0]~I .input_async_reset = "none";
defparam \GPIO_1[0]~I .input_power_up = "low";
defparam \GPIO_1[0]~I .input_register_mode = "none";
defparam \GPIO_1[0]~I .input_sync_reset = "none";
defparam \GPIO_1[0]~I .oe_async_reset = "none";
defparam \GPIO_1[0]~I .oe_power_up = "low";
defparam \GPIO_1[0]~I .oe_register_mode = "none";
defparam \GPIO_1[0]~I .oe_sync_reset = "none";
defparam \GPIO_1[0]~I .open_drain_output = "true";
defparam \GPIO_1[0]~I .operation_mode = "bidir";
defparam \GPIO_1[0]~I .output_async_reset = "none";
defparam \GPIO_1[0]~I .output_power_up = "low";
defparam \GPIO_1[0]~I .output_register_mode = "none";
defparam \GPIO_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[1]));
// synopsys translate_off
defparam \GPIO_1[1]~I .input_async_reset = "none";
defparam \GPIO_1[1]~I .input_power_up = "low";
defparam \GPIO_1[1]~I .input_register_mode = "none";
defparam \GPIO_1[1]~I .input_sync_reset = "none";
defparam \GPIO_1[1]~I .oe_async_reset = "none";
defparam \GPIO_1[1]~I .oe_power_up = "low";
defparam \GPIO_1[1]~I .oe_register_mode = "none";
defparam \GPIO_1[1]~I .oe_sync_reset = "none";
defparam \GPIO_1[1]~I .open_drain_output = "true";
defparam \GPIO_1[1]~I .operation_mode = "bidir";
defparam \GPIO_1[1]~I .output_async_reset = "none";
defparam \GPIO_1[1]~I .output_power_up = "low";
defparam \GPIO_1[1]~I .output_register_mode = "none";
defparam \GPIO_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[2]));
// synopsys translate_off
defparam \GPIO_1[2]~I .input_async_reset = "none";
defparam \GPIO_1[2]~I .input_power_up = "low";
defparam \GPIO_1[2]~I .input_register_mode = "none";
defparam \GPIO_1[2]~I .input_sync_reset = "none";
defparam \GPIO_1[2]~I .oe_async_reset = "none";
defparam \GPIO_1[2]~I .oe_power_up = "low";
defparam \GPIO_1[2]~I .oe_register_mode = "none";
defparam \GPIO_1[2]~I .oe_sync_reset = "none";
defparam \GPIO_1[2]~I .open_drain_output = "true";
defparam \GPIO_1[2]~I .operation_mode = "bidir";
defparam \GPIO_1[2]~I .output_async_reset = "none";
defparam \GPIO_1[2]~I .output_power_up = "low";
defparam \GPIO_1[2]~I .output_register_mode = "none";
defparam \GPIO_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[3]));
// synopsys translate_off
defparam \GPIO_1[3]~I .input_async_reset = "none";
defparam \GPIO_1[3]~I .input_power_up = "low";
defparam \GPIO_1[3]~I .input_register_mode = "none";
defparam \GPIO_1[3]~I .input_sync_reset = "none";
defparam \GPIO_1[3]~I .oe_async_reset = "none";
defparam \GPIO_1[3]~I .oe_power_up = "low";
defparam \GPIO_1[3]~I .oe_register_mode = "none";
defparam \GPIO_1[3]~I .oe_sync_reset = "none";
defparam \GPIO_1[3]~I .open_drain_output = "true";
defparam \GPIO_1[3]~I .operation_mode = "bidir";
defparam \GPIO_1[3]~I .output_async_reset = "none";
defparam \GPIO_1[3]~I .output_power_up = "low";
defparam \GPIO_1[3]~I .output_register_mode = "none";
defparam \GPIO_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[4]));
// synopsys translate_off
defparam \GPIO_1[4]~I .input_async_reset = "none";
defparam \GPIO_1[4]~I .input_power_up = "low";
defparam \GPIO_1[4]~I .input_register_mode = "none";
defparam \GPIO_1[4]~I .input_sync_reset = "none";
defparam \GPIO_1[4]~I .oe_async_reset = "none";
defparam \GPIO_1[4]~I .oe_power_up = "low";
defparam \GPIO_1[4]~I .oe_register_mode = "none";
defparam \GPIO_1[4]~I .oe_sync_reset = "none";
defparam \GPIO_1[4]~I .open_drain_output = "true";
defparam \GPIO_1[4]~I .operation_mode = "bidir";
defparam \GPIO_1[4]~I .output_async_reset = "none";
defparam \GPIO_1[4]~I .output_power_up = "low";
defparam \GPIO_1[4]~I .output_register_mode = "none";
defparam \GPIO_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[5]));
// synopsys translate_off
defparam \GPIO_1[5]~I .input_async_reset = "none";
defparam \GPIO_1[5]~I .input_power_up = "low";
defparam \GPIO_1[5]~I .input_register_mode = "none";
defparam \GPIO_1[5]~I .input_sync_reset = "none";
defparam \GPIO_1[5]~I .oe_async_reset = "none";
defparam \GPIO_1[5]~I .oe_power_up = "low";
defparam \GPIO_1[5]~I .oe_register_mode = "none";
defparam \GPIO_1[5]~I .oe_sync_reset = "none";
defparam \GPIO_1[5]~I .open_drain_output = "true";
defparam \GPIO_1[5]~I .operation_mode = "bidir";
defparam \GPIO_1[5]~I .output_async_reset = "none";
defparam \GPIO_1[5]~I .output_power_up = "low";
defparam \GPIO_1[5]~I .output_register_mode = "none";
defparam \GPIO_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[6]));
// synopsys translate_off
defparam \GPIO_1[6]~I .input_async_reset = "none";
defparam \GPIO_1[6]~I .input_power_up = "low";
defparam \GPIO_1[6]~I .input_register_mode = "none";
defparam \GPIO_1[6]~I .input_sync_reset = "none";
defparam \GPIO_1[6]~I .oe_async_reset = "none";
defparam \GPIO_1[6]~I .oe_power_up = "low";
defparam \GPIO_1[6]~I .oe_register_mode = "none";
defparam \GPIO_1[6]~I .oe_sync_reset = "none";
defparam \GPIO_1[6]~I .open_drain_output = "true";
defparam \GPIO_1[6]~I .operation_mode = "bidir";
defparam \GPIO_1[6]~I .output_async_reset = "none";
defparam \GPIO_1[6]~I .output_power_up = "low";
defparam \GPIO_1[6]~I .output_register_mode = "none";
defparam \GPIO_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[7]));
// synopsys translate_off
defparam \GPIO_1[7]~I .input_async_reset = "none";
defparam \GPIO_1[7]~I .input_power_up = "low";
defparam \GPIO_1[7]~I .input_register_mode = "none";
defparam \GPIO_1[7]~I .input_sync_reset = "none";
defparam \GPIO_1[7]~I .oe_async_reset = "none";
defparam \GPIO_1[7]~I .oe_power_up = "low";
defparam \GPIO_1[7]~I .oe_register_mode = "none";
defparam \GPIO_1[7]~I .oe_sync_reset = "none";
defparam \GPIO_1[7]~I .open_drain_output = "true";
defparam \GPIO_1[7]~I .operation_mode = "bidir";
defparam \GPIO_1[7]~I .output_async_reset = "none";
defparam \GPIO_1[7]~I .output_power_up = "low";
defparam \GPIO_1[7]~I .output_register_mode = "none";
defparam \GPIO_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[8]));
// synopsys translate_off
defparam \GPIO_1[8]~I .input_async_reset = "none";
defparam \GPIO_1[8]~I .input_power_up = "low";
defparam \GPIO_1[8]~I .input_register_mode = "none";
defparam \GPIO_1[8]~I .input_sync_reset = "none";
defparam \GPIO_1[8]~I .oe_async_reset = "none";
defparam \GPIO_1[8]~I .oe_power_up = "low";
defparam \GPIO_1[8]~I .oe_register_mode = "none";
defparam \GPIO_1[8]~I .oe_sync_reset = "none";
defparam \GPIO_1[8]~I .open_drain_output = "true";
defparam \GPIO_1[8]~I .operation_mode = "bidir";
defparam \GPIO_1[8]~I .output_async_reset = "none";
defparam \GPIO_1[8]~I .output_power_up = "low";
defparam \GPIO_1[8]~I .output_register_mode = "none";
defparam \GPIO_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[9]));
// synopsys translate_off
defparam \GPIO_1[9]~I .input_async_reset = "none";
defparam \GPIO_1[9]~I .input_power_up = "low";
defparam \GPIO_1[9]~I .input_register_mode = "none";
defparam \GPIO_1[9]~I .input_sync_reset = "none";
defparam \GPIO_1[9]~I .oe_async_reset = "none";
defparam \GPIO_1[9]~I .oe_power_up = "low";
defparam \GPIO_1[9]~I .oe_register_mode = "none";
defparam \GPIO_1[9]~I .oe_sync_reset = "none";
defparam \GPIO_1[9]~I .open_drain_output = "true";
defparam \GPIO_1[9]~I .operation_mode = "bidir";
defparam \GPIO_1[9]~I .output_async_reset = "none";
defparam \GPIO_1[9]~I .output_power_up = "low";
defparam \GPIO_1[9]~I .output_register_mode = "none";
defparam \GPIO_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[10]));
// synopsys translate_off
defparam \GPIO_1[10]~I .input_async_reset = "none";
defparam \GPIO_1[10]~I .input_power_up = "low";
defparam \GPIO_1[10]~I .input_register_mode = "none";
defparam \GPIO_1[10]~I .input_sync_reset = "none";
defparam \GPIO_1[10]~I .oe_async_reset = "none";
defparam \GPIO_1[10]~I .oe_power_up = "low";
defparam \GPIO_1[10]~I .oe_register_mode = "none";
defparam \GPIO_1[10]~I .oe_sync_reset = "none";
defparam \GPIO_1[10]~I .open_drain_output = "true";
defparam \GPIO_1[10]~I .operation_mode = "bidir";
defparam \GPIO_1[10]~I .output_async_reset = "none";
defparam \GPIO_1[10]~I .output_power_up = "low";
defparam \GPIO_1[10]~I .output_register_mode = "none";
defparam \GPIO_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[11]));
// synopsys translate_off
defparam \GPIO_1[11]~I .input_async_reset = "none";
defparam \GPIO_1[11]~I .input_power_up = "low";
defparam \GPIO_1[11]~I .input_register_mode = "none";
defparam \GPIO_1[11]~I .input_sync_reset = "none";
defparam \GPIO_1[11]~I .oe_async_reset = "none";
defparam \GPIO_1[11]~I .oe_power_up = "low";
defparam \GPIO_1[11]~I .oe_register_mode = "none";
defparam \GPIO_1[11]~I .oe_sync_reset = "none";
defparam \GPIO_1[11]~I .open_drain_output = "true";
defparam \GPIO_1[11]~I .operation_mode = "bidir";
defparam \GPIO_1[11]~I .output_async_reset = "none";
defparam \GPIO_1[11]~I .output_power_up = "low";
defparam \GPIO_1[11]~I .output_register_mode = "none";
defparam \GPIO_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[12]));
// synopsys translate_off
defparam \GPIO_1[12]~I .input_async_reset = "none";
defparam \GPIO_1[12]~I .input_power_up = "low";
defparam \GPIO_1[12]~I .input_register_mode = "none";
defparam \GPIO_1[12]~I .input_sync_reset = "none";
defparam \GPIO_1[12]~I .oe_async_reset = "none";
defparam \GPIO_1[12]~I .oe_power_up = "low";
defparam \GPIO_1[12]~I .oe_register_mode = "none";
defparam \GPIO_1[12]~I .oe_sync_reset = "none";
defparam \GPIO_1[12]~I .open_drain_output = "true";
defparam \GPIO_1[12]~I .operation_mode = "bidir";
defparam \GPIO_1[12]~I .output_async_reset = "none";
defparam \GPIO_1[12]~I .output_power_up = "low";
defparam \GPIO_1[12]~I .output_register_mode = "none";
defparam \GPIO_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[13]));
// synopsys translate_off
defparam \GPIO_1[13]~I .input_async_reset = "none";
defparam \GPIO_1[13]~I .input_power_up = "low";
defparam \GPIO_1[13]~I .input_register_mode = "none";
defparam \GPIO_1[13]~I .input_sync_reset = "none";
defparam \GPIO_1[13]~I .oe_async_reset = "none";
defparam \GPIO_1[13]~I .oe_power_up = "low";
defparam \GPIO_1[13]~I .oe_register_mode = "none";
defparam \GPIO_1[13]~I .oe_sync_reset = "none";
defparam \GPIO_1[13]~I .open_drain_output = "true";
defparam \GPIO_1[13]~I .operation_mode = "bidir";
defparam \GPIO_1[13]~I .output_async_reset = "none";
defparam \GPIO_1[13]~I .output_power_up = "low";
defparam \GPIO_1[13]~I .output_register_mode = "none";
defparam \GPIO_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[14]));
// synopsys translate_off
defparam \GPIO_1[14]~I .input_async_reset = "none";
defparam \GPIO_1[14]~I .input_power_up = "low";
defparam \GPIO_1[14]~I .input_register_mode = "none";
defparam \GPIO_1[14]~I .input_sync_reset = "none";
defparam \GPIO_1[14]~I .oe_async_reset = "none";
defparam \GPIO_1[14]~I .oe_power_up = "low";
defparam \GPIO_1[14]~I .oe_register_mode = "none";
defparam \GPIO_1[14]~I .oe_sync_reset = "none";
defparam \GPIO_1[14]~I .open_drain_output = "true";
defparam \GPIO_1[14]~I .operation_mode = "bidir";
defparam \GPIO_1[14]~I .output_async_reset = "none";
defparam \GPIO_1[14]~I .output_power_up = "low";
defparam \GPIO_1[14]~I .output_register_mode = "none";
defparam \GPIO_1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[15]));
// synopsys translate_off
defparam \GPIO_1[15]~I .input_async_reset = "none";
defparam \GPIO_1[15]~I .input_power_up = "low";
defparam \GPIO_1[15]~I .input_register_mode = "none";
defparam \GPIO_1[15]~I .input_sync_reset = "none";
defparam \GPIO_1[15]~I .oe_async_reset = "none";
defparam \GPIO_1[15]~I .oe_power_up = "low";
defparam \GPIO_1[15]~I .oe_register_mode = "none";
defparam \GPIO_1[15]~I .oe_sync_reset = "none";
defparam \GPIO_1[15]~I .open_drain_output = "true";
defparam \GPIO_1[15]~I .operation_mode = "bidir";
defparam \GPIO_1[15]~I .output_async_reset = "none";
defparam \GPIO_1[15]~I .output_power_up = "low";
defparam \GPIO_1[15]~I .output_register_mode = "none";
defparam \GPIO_1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[16]));
// synopsys translate_off
defparam \GPIO_1[16]~I .input_async_reset = "none";
defparam \GPIO_1[16]~I .input_power_up = "low";
defparam \GPIO_1[16]~I .input_register_mode = "none";
defparam \GPIO_1[16]~I .input_sync_reset = "none";
defparam \GPIO_1[16]~I .oe_async_reset = "none";
defparam \GPIO_1[16]~I .oe_power_up = "low";
defparam \GPIO_1[16]~I .oe_register_mode = "none";
defparam \GPIO_1[16]~I .oe_sync_reset = "none";
defparam \GPIO_1[16]~I .open_drain_output = "true";
defparam \GPIO_1[16]~I .operation_mode = "bidir";
defparam \GPIO_1[16]~I .output_async_reset = "none";
defparam \GPIO_1[16]~I .output_power_up = "low";
defparam \GPIO_1[16]~I .output_register_mode = "none";
defparam \GPIO_1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[17]));
// synopsys translate_off
defparam \GPIO_1[17]~I .input_async_reset = "none";
defparam \GPIO_1[17]~I .input_power_up = "low";
defparam \GPIO_1[17]~I .input_register_mode = "none";
defparam \GPIO_1[17]~I .input_sync_reset = "none";
defparam \GPIO_1[17]~I .oe_async_reset = "none";
defparam \GPIO_1[17]~I .oe_power_up = "low";
defparam \GPIO_1[17]~I .oe_register_mode = "none";
defparam \GPIO_1[17]~I .oe_sync_reset = "none";
defparam \GPIO_1[17]~I .open_drain_output = "true";
defparam \GPIO_1[17]~I .operation_mode = "bidir";
defparam \GPIO_1[17]~I .output_async_reset = "none";
defparam \GPIO_1[17]~I .output_power_up = "low";
defparam \GPIO_1[17]~I .output_register_mode = "none";
defparam \GPIO_1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[18]));
// synopsys translate_off
defparam \GPIO_1[18]~I .input_async_reset = "none";
defparam \GPIO_1[18]~I .input_power_up = "low";
defparam \GPIO_1[18]~I .input_register_mode = "none";
defparam \GPIO_1[18]~I .input_sync_reset = "none";
defparam \GPIO_1[18]~I .oe_async_reset = "none";
defparam \GPIO_1[18]~I .oe_power_up = "low";
defparam \GPIO_1[18]~I .oe_register_mode = "none";
defparam \GPIO_1[18]~I .oe_sync_reset = "none";
defparam \GPIO_1[18]~I .open_drain_output = "true";
defparam \GPIO_1[18]~I .operation_mode = "bidir";
defparam \GPIO_1[18]~I .output_async_reset = "none";
defparam \GPIO_1[18]~I .output_power_up = "low";
defparam \GPIO_1[18]~I .output_register_mode = "none";
defparam \GPIO_1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[19]));
// synopsys translate_off
defparam \GPIO_1[19]~I .input_async_reset = "none";
defparam \GPIO_1[19]~I .input_power_up = "low";
defparam \GPIO_1[19]~I .input_register_mode = "none";
defparam \GPIO_1[19]~I .input_sync_reset = "none";
defparam \GPIO_1[19]~I .oe_async_reset = "none";
defparam \GPIO_1[19]~I .oe_power_up = "low";
defparam \GPIO_1[19]~I .oe_register_mode = "none";
defparam \GPIO_1[19]~I .oe_sync_reset = "none";
defparam \GPIO_1[19]~I .open_drain_output = "true";
defparam \GPIO_1[19]~I .operation_mode = "bidir";
defparam \GPIO_1[19]~I .output_async_reset = "none";
defparam \GPIO_1[19]~I .output_power_up = "low";
defparam \GPIO_1[19]~I .output_register_mode = "none";
defparam \GPIO_1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[20]));
// synopsys translate_off
defparam \GPIO_1[20]~I .input_async_reset = "none";
defparam \GPIO_1[20]~I .input_power_up = "low";
defparam \GPIO_1[20]~I .input_register_mode = "none";
defparam \GPIO_1[20]~I .input_sync_reset = "none";
defparam \GPIO_1[20]~I .oe_async_reset = "none";
defparam \GPIO_1[20]~I .oe_power_up = "low";
defparam \GPIO_1[20]~I .oe_register_mode = "none";
defparam \GPIO_1[20]~I .oe_sync_reset = "none";
defparam \GPIO_1[20]~I .open_drain_output = "true";
defparam \GPIO_1[20]~I .operation_mode = "bidir";
defparam \GPIO_1[20]~I .output_async_reset = "none";
defparam \GPIO_1[20]~I .output_power_up = "low";
defparam \GPIO_1[20]~I .output_register_mode = "none";
defparam \GPIO_1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[21]));
// synopsys translate_off
defparam \GPIO_1[21]~I .input_async_reset = "none";
defparam \GPIO_1[21]~I .input_power_up = "low";
defparam \GPIO_1[21]~I .input_register_mode = "none";
defparam \GPIO_1[21]~I .input_sync_reset = "none";
defparam \GPIO_1[21]~I .oe_async_reset = "none";
defparam \GPIO_1[21]~I .oe_power_up = "low";
defparam \GPIO_1[21]~I .oe_register_mode = "none";
defparam \GPIO_1[21]~I .oe_sync_reset = "none";
defparam \GPIO_1[21]~I .open_drain_output = "true";
defparam \GPIO_1[21]~I .operation_mode = "bidir";
defparam \GPIO_1[21]~I .output_async_reset = "none";
defparam \GPIO_1[21]~I .output_power_up = "low";
defparam \GPIO_1[21]~I .output_register_mode = "none";
defparam \GPIO_1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[22]));
// synopsys translate_off
defparam \GPIO_1[22]~I .input_async_reset = "none";
defparam \GPIO_1[22]~I .input_power_up = "low";
defparam \GPIO_1[22]~I .input_register_mode = "none";
defparam \GPIO_1[22]~I .input_sync_reset = "none";
defparam \GPIO_1[22]~I .oe_async_reset = "none";
defparam \GPIO_1[22]~I .oe_power_up = "low";
defparam \GPIO_1[22]~I .oe_register_mode = "none";
defparam \GPIO_1[22]~I .oe_sync_reset = "none";
defparam \GPIO_1[22]~I .open_drain_output = "true";
defparam \GPIO_1[22]~I .operation_mode = "bidir";
defparam \GPIO_1[22]~I .output_async_reset = "none";
defparam \GPIO_1[22]~I .output_power_up = "low";
defparam \GPIO_1[22]~I .output_register_mode = "none";
defparam \GPIO_1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[23]));
// synopsys translate_off
defparam \GPIO_1[23]~I .input_async_reset = "none";
defparam \GPIO_1[23]~I .input_power_up = "low";
defparam \GPIO_1[23]~I .input_register_mode = "none";
defparam \GPIO_1[23]~I .input_sync_reset = "none";
defparam \GPIO_1[23]~I .oe_async_reset = "none";
defparam \GPIO_1[23]~I .oe_power_up = "low";
defparam \GPIO_1[23]~I .oe_register_mode = "none";
defparam \GPIO_1[23]~I .oe_sync_reset = "none";
defparam \GPIO_1[23]~I .open_drain_output = "true";
defparam \GPIO_1[23]~I .operation_mode = "bidir";
defparam \GPIO_1[23]~I .output_async_reset = "none";
defparam \GPIO_1[23]~I .output_power_up = "low";
defparam \GPIO_1[23]~I .output_register_mode = "none";
defparam \GPIO_1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[24]));
// synopsys translate_off
defparam \GPIO_1[24]~I .input_async_reset = "none";
defparam \GPIO_1[24]~I .input_power_up = "low";
defparam \GPIO_1[24]~I .input_register_mode = "none";
defparam \GPIO_1[24]~I .input_sync_reset = "none";
defparam \GPIO_1[24]~I .oe_async_reset = "none";
defparam \GPIO_1[24]~I .oe_power_up = "low";
defparam \GPIO_1[24]~I .oe_register_mode = "none";
defparam \GPIO_1[24]~I .oe_sync_reset = "none";
defparam \GPIO_1[24]~I .open_drain_output = "true";
defparam \GPIO_1[24]~I .operation_mode = "bidir";
defparam \GPIO_1[24]~I .output_async_reset = "none";
defparam \GPIO_1[24]~I .output_power_up = "low";
defparam \GPIO_1[24]~I .output_register_mode = "none";
defparam \GPIO_1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[25]));
// synopsys translate_off
defparam \GPIO_1[25]~I .input_async_reset = "none";
defparam \GPIO_1[25]~I .input_power_up = "low";
defparam \GPIO_1[25]~I .input_register_mode = "none";
defparam \GPIO_1[25]~I .input_sync_reset = "none";
defparam \GPIO_1[25]~I .oe_async_reset = "none";
defparam \GPIO_1[25]~I .oe_power_up = "low";
defparam \GPIO_1[25]~I .oe_register_mode = "none";
defparam \GPIO_1[25]~I .oe_sync_reset = "none";
defparam \GPIO_1[25]~I .open_drain_output = "true";
defparam \GPIO_1[25]~I .operation_mode = "bidir";
defparam \GPIO_1[25]~I .output_async_reset = "none";
defparam \GPIO_1[25]~I .output_power_up = "low";
defparam \GPIO_1[25]~I .output_register_mode = "none";
defparam \GPIO_1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[26]));
// synopsys translate_off
defparam \GPIO_1[26]~I .input_async_reset = "none";
defparam \GPIO_1[26]~I .input_power_up = "low";
defparam \GPIO_1[26]~I .input_register_mode = "none";
defparam \GPIO_1[26]~I .input_sync_reset = "none";
defparam \GPIO_1[26]~I .oe_async_reset = "none";
defparam \GPIO_1[26]~I .oe_power_up = "low";
defparam \GPIO_1[26]~I .oe_register_mode = "none";
defparam \GPIO_1[26]~I .oe_sync_reset = "none";
defparam \GPIO_1[26]~I .open_drain_output = "true";
defparam \GPIO_1[26]~I .operation_mode = "bidir";
defparam \GPIO_1[26]~I .output_async_reset = "none";
defparam \GPIO_1[26]~I .output_power_up = "low";
defparam \GPIO_1[26]~I .output_register_mode = "none";
defparam \GPIO_1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[27]));
// synopsys translate_off
defparam \GPIO_1[27]~I .input_async_reset = "none";
defparam \GPIO_1[27]~I .input_power_up = "low";
defparam \GPIO_1[27]~I .input_register_mode = "none";
defparam \GPIO_1[27]~I .input_sync_reset = "none";
defparam \GPIO_1[27]~I .oe_async_reset = "none";
defparam \GPIO_1[27]~I .oe_power_up = "low";
defparam \GPIO_1[27]~I .oe_register_mode = "none";
defparam \GPIO_1[27]~I .oe_sync_reset = "none";
defparam \GPIO_1[27]~I .open_drain_output = "true";
defparam \GPIO_1[27]~I .operation_mode = "bidir";
defparam \GPIO_1[27]~I .output_async_reset = "none";
defparam \GPIO_1[27]~I .output_power_up = "low";
defparam \GPIO_1[27]~I .output_register_mode = "none";
defparam \GPIO_1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[28]));
// synopsys translate_off
defparam \GPIO_1[28]~I .input_async_reset = "none";
defparam \GPIO_1[28]~I .input_power_up = "low";
defparam \GPIO_1[28]~I .input_register_mode = "none";
defparam \GPIO_1[28]~I .input_sync_reset = "none";
defparam \GPIO_1[28]~I .oe_async_reset = "none";
defparam \GPIO_1[28]~I .oe_power_up = "low";
defparam \GPIO_1[28]~I .oe_register_mode = "none";
defparam \GPIO_1[28]~I .oe_sync_reset = "none";
defparam \GPIO_1[28]~I .open_drain_output = "true";
defparam \GPIO_1[28]~I .operation_mode = "bidir";
defparam \GPIO_1[28]~I .output_async_reset = "none";
defparam \GPIO_1[28]~I .output_power_up = "low";
defparam \GPIO_1[28]~I .output_register_mode = "none";
defparam \GPIO_1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[29]));
// synopsys translate_off
defparam \GPIO_1[29]~I .input_async_reset = "none";
defparam \GPIO_1[29]~I .input_power_up = "low";
defparam \GPIO_1[29]~I .input_register_mode = "none";
defparam \GPIO_1[29]~I .input_sync_reset = "none";
defparam \GPIO_1[29]~I .oe_async_reset = "none";
defparam \GPIO_1[29]~I .oe_power_up = "low";
defparam \GPIO_1[29]~I .oe_register_mode = "none";
defparam \GPIO_1[29]~I .oe_sync_reset = "none";
defparam \GPIO_1[29]~I .open_drain_output = "true";
defparam \GPIO_1[29]~I .operation_mode = "bidir";
defparam \GPIO_1[29]~I .output_async_reset = "none";
defparam \GPIO_1[29]~I .output_power_up = "low";
defparam \GPIO_1[29]~I .output_register_mode = "none";
defparam \GPIO_1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[30]));
// synopsys translate_off
defparam \GPIO_1[30]~I .input_async_reset = "none";
defparam \GPIO_1[30]~I .input_power_up = "low";
defparam \GPIO_1[30]~I .input_register_mode = "none";
defparam \GPIO_1[30]~I .input_sync_reset = "none";
defparam \GPIO_1[30]~I .oe_async_reset = "none";
defparam \GPIO_1[30]~I .oe_power_up = "low";
defparam \GPIO_1[30]~I .oe_register_mode = "none";
defparam \GPIO_1[30]~I .oe_sync_reset = "none";
defparam \GPIO_1[30]~I .open_drain_output = "true";
defparam \GPIO_1[30]~I .operation_mode = "bidir";
defparam \GPIO_1[30]~I .output_async_reset = "none";
defparam \GPIO_1[30]~I .output_power_up = "low";
defparam \GPIO_1[30]~I .output_register_mode = "none";
defparam \GPIO_1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[31]));
// synopsys translate_off
defparam \GPIO_1[31]~I .input_async_reset = "none";
defparam \GPIO_1[31]~I .input_power_up = "low";
defparam \GPIO_1[31]~I .input_register_mode = "none";
defparam \GPIO_1[31]~I .input_sync_reset = "none";
defparam \GPIO_1[31]~I .oe_async_reset = "none";
defparam \GPIO_1[31]~I .oe_power_up = "low";
defparam \GPIO_1[31]~I .oe_register_mode = "none";
defparam \GPIO_1[31]~I .oe_sync_reset = "none";
defparam \GPIO_1[31]~I .open_drain_output = "true";
defparam \GPIO_1[31]~I .operation_mode = "bidir";
defparam \GPIO_1[31]~I .output_async_reset = "none";
defparam \GPIO_1[31]~I .output_power_up = "low";
defparam \GPIO_1[31]~I .output_register_mode = "none";
defparam \GPIO_1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[32]));
// synopsys translate_off
defparam \GPIO_1[32]~I .input_async_reset = "none";
defparam \GPIO_1[32]~I .input_power_up = "low";
defparam \GPIO_1[32]~I .input_register_mode = "none";
defparam \GPIO_1[32]~I .input_sync_reset = "none";
defparam \GPIO_1[32]~I .oe_async_reset = "none";
defparam \GPIO_1[32]~I .oe_power_up = "low";
defparam \GPIO_1[32]~I .oe_register_mode = "none";
defparam \GPIO_1[32]~I .oe_sync_reset = "none";
defparam \GPIO_1[32]~I .open_drain_output = "true";
defparam \GPIO_1[32]~I .operation_mode = "bidir";
defparam \GPIO_1[32]~I .output_async_reset = "none";
defparam \GPIO_1[32]~I .output_power_up = "low";
defparam \GPIO_1[32]~I .output_register_mode = "none";
defparam \GPIO_1[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[33]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[33]));
// synopsys translate_off
defparam \GPIO_1[33]~I .input_async_reset = "none";
defparam \GPIO_1[33]~I .input_power_up = "low";
defparam \GPIO_1[33]~I .input_register_mode = "none";
defparam \GPIO_1[33]~I .input_sync_reset = "none";
defparam \GPIO_1[33]~I .oe_async_reset = "none";
defparam \GPIO_1[33]~I .oe_power_up = "low";
defparam \GPIO_1[33]~I .oe_register_mode = "none";
defparam \GPIO_1[33]~I .oe_sync_reset = "none";
defparam \GPIO_1[33]~I .open_drain_output = "true";
defparam \GPIO_1[33]~I .operation_mode = "bidir";
defparam \GPIO_1[33]~I .output_async_reset = "none";
defparam \GPIO_1[33]~I .output_power_up = "low";
defparam \GPIO_1[33]~I .output_register_mode = "none";
defparam \GPIO_1[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[34]));
// synopsys translate_off
defparam \GPIO_1[34]~I .input_async_reset = "none";
defparam \GPIO_1[34]~I .input_power_up = "low";
defparam \GPIO_1[34]~I .input_register_mode = "none";
defparam \GPIO_1[34]~I .input_sync_reset = "none";
defparam \GPIO_1[34]~I .oe_async_reset = "none";
defparam \GPIO_1[34]~I .oe_power_up = "low";
defparam \GPIO_1[34]~I .oe_register_mode = "none";
defparam \GPIO_1[34]~I .oe_sync_reset = "none";
defparam \GPIO_1[34]~I .open_drain_output = "true";
defparam \GPIO_1[34]~I .operation_mode = "bidir";
defparam \GPIO_1[34]~I .output_async_reset = "none";
defparam \GPIO_1[34]~I .output_power_up = "low";
defparam \GPIO_1[34]~I .output_register_mode = "none";
defparam \GPIO_1[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \GPIO_1[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[35]));
// synopsys translate_off
defparam \GPIO_1[35]~I .input_async_reset = "none";
defparam \GPIO_1[35]~I .input_power_up = "low";
defparam \GPIO_1[35]~I .input_register_mode = "none";
defparam \GPIO_1[35]~I .input_sync_reset = "none";
defparam \GPIO_1[35]~I .oe_async_reset = "none";
defparam \GPIO_1[35]~I .oe_power_up = "low";
defparam \GPIO_1[35]~I .oe_register_mode = "none";
defparam \GPIO_1[35]~I .oe_sync_reset = "none";
defparam \GPIO_1[35]~I .open_drain_output = "true";
defparam \GPIO_1[35]~I .operation_mode = "bidir";
defparam \GPIO_1[35]~I .output_async_reset = "none";
defparam \GPIO_1[35]~I .output_power_up = "low";
defparam \GPIO_1[35]~I .output_register_mode = "none";
defparam \GPIO_1[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_24[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_24[0]));
// synopsys translate_off
defparam \CLOCK_24[0]~I .input_async_reset = "none";
defparam \CLOCK_24[0]~I .input_power_up = "low";
defparam \CLOCK_24[0]~I .input_register_mode = "none";
defparam \CLOCK_24[0]~I .input_sync_reset = "none";
defparam \CLOCK_24[0]~I .oe_async_reset = "none";
defparam \CLOCK_24[0]~I .oe_power_up = "low";
defparam \CLOCK_24[0]~I .oe_register_mode = "none";
defparam \CLOCK_24[0]~I .oe_sync_reset = "none";
defparam \CLOCK_24[0]~I .operation_mode = "input";
defparam \CLOCK_24[0]~I .output_async_reset = "none";
defparam \CLOCK_24[0]~I .output_power_up = "low";
defparam \CLOCK_24[0]~I .output_register_mode = "none";
defparam \CLOCK_24[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_24[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_24[1]));
// synopsys translate_off
defparam \CLOCK_24[1]~I .input_async_reset = "none";
defparam \CLOCK_24[1]~I .input_power_up = "low";
defparam \CLOCK_24[1]~I .input_register_mode = "none";
defparam \CLOCK_24[1]~I .input_sync_reset = "none";
defparam \CLOCK_24[1]~I .oe_async_reset = "none";
defparam \CLOCK_24[1]~I .oe_power_up = "low";
defparam \CLOCK_24[1]~I .oe_register_mode = "none";
defparam \CLOCK_24[1]~I .oe_sync_reset = "none";
defparam \CLOCK_24[1]~I .operation_mode = "input";
defparam \CLOCK_24[1]~I .output_async_reset = "none";
defparam \CLOCK_24[1]~I .output_power_up = "low";
defparam \CLOCK_24[1]~I .output_register_mode = "none";
defparam \CLOCK_24[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_27[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27[0]));
// synopsys translate_off
defparam \CLOCK_27[0]~I .input_async_reset = "none";
defparam \CLOCK_27[0]~I .input_power_up = "low";
defparam \CLOCK_27[0]~I .input_register_mode = "none";
defparam \CLOCK_27[0]~I .input_sync_reset = "none";
defparam \CLOCK_27[0]~I .oe_async_reset = "none";
defparam \CLOCK_27[0]~I .oe_power_up = "low";
defparam \CLOCK_27[0]~I .oe_register_mode = "none";
defparam \CLOCK_27[0]~I .oe_sync_reset = "none";
defparam \CLOCK_27[0]~I .operation_mode = "input";
defparam \CLOCK_27[0]~I .output_async_reset = "none";
defparam \CLOCK_27[0]~I .output_power_up = "low";
defparam \CLOCK_27[0]~I .output_register_mode = "none";
defparam \CLOCK_27[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_27[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27[1]));
// synopsys translate_off
defparam \CLOCK_27[1]~I .input_async_reset = "none";
defparam \CLOCK_27[1]~I .input_power_up = "low";
defparam \CLOCK_27[1]~I .input_register_mode = "none";
defparam \CLOCK_27[1]~I .input_sync_reset = "none";
defparam \CLOCK_27[1]~I .oe_async_reset = "none";
defparam \CLOCK_27[1]~I .oe_power_up = "low";
defparam \CLOCK_27[1]~I .oe_register_mode = "none";
defparam \CLOCK_27[1]~I .oe_sync_reset = "none";
defparam \CLOCK_27[1]~I .operation_mode = "input";
defparam \CLOCK_27[1]~I .output_async_reset = "none";
defparam \CLOCK_27[1]~I .output_power_up = "low";
defparam \CLOCK_27[1]~I .output_register_mode = "none";
defparam \CLOCK_27[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \EXT_CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT_CLOCK));
// synopsys translate_off
defparam \EXT_CLOCK~I .input_async_reset = "none";
defparam \EXT_CLOCK~I .input_power_up = "low";
defparam \EXT_CLOCK~I .input_register_mode = "none";
defparam \EXT_CLOCK~I .input_sync_reset = "none";
defparam \EXT_CLOCK~I .oe_async_reset = "none";
defparam \EXT_CLOCK~I .oe_power_up = "low";
defparam \EXT_CLOCK~I .oe_register_mode = "none";
defparam \EXT_CLOCK~I .oe_sync_reset = "none";
defparam \EXT_CLOCK~I .operation_mode = "input";
defparam \EXT_CLOCK~I .output_async_reset = "none";
defparam \EXT_CLOCK~I .output_power_up = "low";
defparam \EXT_CLOCK~I .output_register_mode = "none";
defparam \EXT_CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\processadorinstance|seg7instance0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\processadorinstance|seg7instance0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\processadorinstance|seg7instance0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(!\processadorinstance|seg7instance0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\processadorinstance|seg7instance0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\processadorinstance|seg7instance0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(!\processadorinstance|seg7instance0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(!\processadorinstance|seg7instance1|WideOr6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(!\processadorinstance|seg7instance1|WideOr4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(!\processadorinstance|seg7instance1|WideOr6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\processadorinstance|disp0[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\processadorinstance|seg7instance1|WideOr1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(!\processadorinstance|disp1[1]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\processadorinstance|Equal5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\processadorinstance|Equal5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\processadorinstance|Equal5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(!\processadorinstance|Equal5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\processadorinstance|Equal5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\processadorinstance|Equal5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\processadorinstance|Equal5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(!\processadorinstance|Equal5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\processadorinstance|LEDG[0]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(\processadorinstance|LEDG[1]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(\processadorinstance|LEDG[2]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(\processadorinstance|LEDG[3]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(\processadorinstance|LEDG[4]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(\processadorinstance|LEDG[5]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(\processadorinstance|LEDG[6]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(\processadorinstance|LEDG[7]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\processadorinstance|LEDR [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\processadorinstance|LEDR [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\processadorinstance|LEDR [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\processadorinstance|LEDR [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\processadorinstance|LEDR [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\processadorinstance|LEDR [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\processadorinstance|LEDR [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\processadorinstance|LEDR [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \UART_TXD~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_TXD));
// synopsys translate_off
defparam \UART_TXD~I .input_async_reset = "none";
defparam \UART_TXD~I .input_power_up = "low";
defparam \UART_TXD~I .input_register_mode = "none";
defparam \UART_TXD~I .input_sync_reset = "none";
defparam \UART_TXD~I .oe_async_reset = "none";
defparam \UART_TXD~I .oe_power_up = "low";
defparam \UART_TXD~I .oe_register_mode = "none";
defparam \UART_TXD~I .oe_sync_reset = "none";
defparam \UART_TXD~I .operation_mode = "output";
defparam \UART_TXD~I .output_async_reset = "none";
defparam \UART_TXD~I .output_power_up = "low";
defparam \UART_TXD~I .output_register_mode = "none";
defparam \UART_TXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \UART_RXD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_RXD));
// synopsys translate_off
defparam \UART_RXD~I .input_async_reset = "none";
defparam \UART_RXD~I .input_power_up = "low";
defparam \UART_RXD~I .input_register_mode = "none";
defparam \UART_RXD~I .input_sync_reset = "none";
defparam \UART_RXD~I .oe_async_reset = "none";
defparam \UART_RXD~I .oe_power_up = "low";
defparam \UART_RXD~I .oe_register_mode = "none";
defparam \UART_RXD~I .oe_sync_reset = "none";
defparam \UART_RXD~I .operation_mode = "input";
defparam \UART_RXD~I .output_async_reset = "none";
defparam \UART_RXD~I .output_power_up = "low";
defparam \UART_RXD~I .output_register_mode = "none";
defparam \UART_RXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[0]));
// synopsys translate_off
defparam \DRAM_ADDR[0]~I .input_async_reset = "none";
defparam \DRAM_ADDR[0]~I .input_power_up = "low";
defparam \DRAM_ADDR[0]~I .input_register_mode = "none";
defparam \DRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_power_up = "low";
defparam \DRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .operation_mode = "output";
defparam \DRAM_ADDR[0]~I .output_async_reset = "none";
defparam \DRAM_ADDR[0]~I .output_power_up = "low";
defparam \DRAM_ADDR[0]~I .output_register_mode = "none";
defparam \DRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[1]));
// synopsys translate_off
defparam \DRAM_ADDR[1]~I .input_async_reset = "none";
defparam \DRAM_ADDR[1]~I .input_power_up = "low";
defparam \DRAM_ADDR[1]~I .input_register_mode = "none";
defparam \DRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_power_up = "low";
defparam \DRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .operation_mode = "output";
defparam \DRAM_ADDR[1]~I .output_async_reset = "none";
defparam \DRAM_ADDR[1]~I .output_power_up = "low";
defparam \DRAM_ADDR[1]~I .output_register_mode = "none";
defparam \DRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[2]));
// synopsys translate_off
defparam \DRAM_ADDR[2]~I .input_async_reset = "none";
defparam \DRAM_ADDR[2]~I .input_power_up = "low";
defparam \DRAM_ADDR[2]~I .input_register_mode = "none";
defparam \DRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_power_up = "low";
defparam \DRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .operation_mode = "output";
defparam \DRAM_ADDR[2]~I .output_async_reset = "none";
defparam \DRAM_ADDR[2]~I .output_power_up = "low";
defparam \DRAM_ADDR[2]~I .output_register_mode = "none";
defparam \DRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[3]));
// synopsys translate_off
defparam \DRAM_ADDR[3]~I .input_async_reset = "none";
defparam \DRAM_ADDR[3]~I .input_power_up = "low";
defparam \DRAM_ADDR[3]~I .input_register_mode = "none";
defparam \DRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_power_up = "low";
defparam \DRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .operation_mode = "output";
defparam \DRAM_ADDR[3]~I .output_async_reset = "none";
defparam \DRAM_ADDR[3]~I .output_power_up = "low";
defparam \DRAM_ADDR[3]~I .output_register_mode = "none";
defparam \DRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[4]));
// synopsys translate_off
defparam \DRAM_ADDR[4]~I .input_async_reset = "none";
defparam \DRAM_ADDR[4]~I .input_power_up = "low";
defparam \DRAM_ADDR[4]~I .input_register_mode = "none";
defparam \DRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_power_up = "low";
defparam \DRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .operation_mode = "output";
defparam \DRAM_ADDR[4]~I .output_async_reset = "none";
defparam \DRAM_ADDR[4]~I .output_power_up = "low";
defparam \DRAM_ADDR[4]~I .output_register_mode = "none";
defparam \DRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[5]));
// synopsys translate_off
defparam \DRAM_ADDR[5]~I .input_async_reset = "none";
defparam \DRAM_ADDR[5]~I .input_power_up = "low";
defparam \DRAM_ADDR[5]~I .input_register_mode = "none";
defparam \DRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_power_up = "low";
defparam \DRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .operation_mode = "output";
defparam \DRAM_ADDR[5]~I .output_async_reset = "none";
defparam \DRAM_ADDR[5]~I .output_power_up = "low";
defparam \DRAM_ADDR[5]~I .output_register_mode = "none";
defparam \DRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[6]));
// synopsys translate_off
defparam \DRAM_ADDR[6]~I .input_async_reset = "none";
defparam \DRAM_ADDR[6]~I .input_power_up = "low";
defparam \DRAM_ADDR[6]~I .input_register_mode = "none";
defparam \DRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_power_up = "low";
defparam \DRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .operation_mode = "output";
defparam \DRAM_ADDR[6]~I .output_async_reset = "none";
defparam \DRAM_ADDR[6]~I .output_power_up = "low";
defparam \DRAM_ADDR[6]~I .output_register_mode = "none";
defparam \DRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[7]));
// synopsys translate_off
defparam \DRAM_ADDR[7]~I .input_async_reset = "none";
defparam \DRAM_ADDR[7]~I .input_power_up = "low";
defparam \DRAM_ADDR[7]~I .input_register_mode = "none";
defparam \DRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_power_up = "low";
defparam \DRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .operation_mode = "output";
defparam \DRAM_ADDR[7]~I .output_async_reset = "none";
defparam \DRAM_ADDR[7]~I .output_power_up = "low";
defparam \DRAM_ADDR[7]~I .output_register_mode = "none";
defparam \DRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[8]));
// synopsys translate_off
defparam \DRAM_ADDR[8]~I .input_async_reset = "none";
defparam \DRAM_ADDR[8]~I .input_power_up = "low";
defparam \DRAM_ADDR[8]~I .input_register_mode = "none";
defparam \DRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_power_up = "low";
defparam \DRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .operation_mode = "output";
defparam \DRAM_ADDR[8]~I .output_async_reset = "none";
defparam \DRAM_ADDR[8]~I .output_power_up = "low";
defparam \DRAM_ADDR[8]~I .output_register_mode = "none";
defparam \DRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[9]));
// synopsys translate_off
defparam \DRAM_ADDR[9]~I .input_async_reset = "none";
defparam \DRAM_ADDR[9]~I .input_power_up = "low";
defparam \DRAM_ADDR[9]~I .input_register_mode = "none";
defparam \DRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_power_up = "low";
defparam \DRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .operation_mode = "output";
defparam \DRAM_ADDR[9]~I .output_async_reset = "none";
defparam \DRAM_ADDR[9]~I .output_power_up = "low";
defparam \DRAM_ADDR[9]~I .output_register_mode = "none";
defparam \DRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[10]));
// synopsys translate_off
defparam \DRAM_ADDR[10]~I .input_async_reset = "none";
defparam \DRAM_ADDR[10]~I .input_power_up = "low";
defparam \DRAM_ADDR[10]~I .input_register_mode = "none";
defparam \DRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_power_up = "low";
defparam \DRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .operation_mode = "output";
defparam \DRAM_ADDR[10]~I .output_async_reset = "none";
defparam \DRAM_ADDR[10]~I .output_power_up = "low";
defparam \DRAM_ADDR[10]~I .output_register_mode = "none";
defparam \DRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[11]));
// synopsys translate_off
defparam \DRAM_ADDR[11]~I .input_async_reset = "none";
defparam \DRAM_ADDR[11]~I .input_power_up = "low";
defparam \DRAM_ADDR[11]~I .input_register_mode = "none";
defparam \DRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_power_up = "low";
defparam \DRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .operation_mode = "output";
defparam \DRAM_ADDR[11]~I .output_async_reset = "none";
defparam \DRAM_ADDR[11]~I .output_power_up = "low";
defparam \DRAM_ADDR[11]~I .output_register_mode = "none";
defparam \DRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_LDQM~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_LDQM));
// synopsys translate_off
defparam \DRAM_LDQM~I .input_async_reset = "none";
defparam \DRAM_LDQM~I .input_power_up = "low";
defparam \DRAM_LDQM~I .input_register_mode = "none";
defparam \DRAM_LDQM~I .input_sync_reset = "none";
defparam \DRAM_LDQM~I .oe_async_reset = "none";
defparam \DRAM_LDQM~I .oe_power_up = "low";
defparam \DRAM_LDQM~I .oe_register_mode = "none";
defparam \DRAM_LDQM~I .oe_sync_reset = "none";
defparam \DRAM_LDQM~I .operation_mode = "output";
defparam \DRAM_LDQM~I .output_async_reset = "none";
defparam \DRAM_LDQM~I .output_power_up = "low";
defparam \DRAM_LDQM~I .output_register_mode = "none";
defparam \DRAM_LDQM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_UDQM~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_UDQM));
// synopsys translate_off
defparam \DRAM_UDQM~I .input_async_reset = "none";
defparam \DRAM_UDQM~I .input_power_up = "low";
defparam \DRAM_UDQM~I .input_register_mode = "none";
defparam \DRAM_UDQM~I .input_sync_reset = "none";
defparam \DRAM_UDQM~I .oe_async_reset = "none";
defparam \DRAM_UDQM~I .oe_power_up = "low";
defparam \DRAM_UDQM~I .oe_register_mode = "none";
defparam \DRAM_UDQM~I .oe_sync_reset = "none";
defparam \DRAM_UDQM~I .operation_mode = "output";
defparam \DRAM_UDQM~I .output_async_reset = "none";
defparam \DRAM_UDQM~I .output_power_up = "low";
defparam \DRAM_UDQM~I .output_register_mode = "none";
defparam \DRAM_UDQM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_WE_N));
// synopsys translate_off
defparam \DRAM_WE_N~I .input_async_reset = "none";
defparam \DRAM_WE_N~I .input_power_up = "low";
defparam \DRAM_WE_N~I .input_register_mode = "none";
defparam \DRAM_WE_N~I .input_sync_reset = "none";
defparam \DRAM_WE_N~I .oe_async_reset = "none";
defparam \DRAM_WE_N~I .oe_power_up = "low";
defparam \DRAM_WE_N~I .oe_register_mode = "none";
defparam \DRAM_WE_N~I .oe_sync_reset = "none";
defparam \DRAM_WE_N~I .operation_mode = "output";
defparam \DRAM_WE_N~I .output_async_reset = "none";
defparam \DRAM_WE_N~I .output_power_up = "low";
defparam \DRAM_WE_N~I .output_register_mode = "none";
defparam \DRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CAS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CAS_N));
// synopsys translate_off
defparam \DRAM_CAS_N~I .input_async_reset = "none";
defparam \DRAM_CAS_N~I .input_power_up = "low";
defparam \DRAM_CAS_N~I .input_register_mode = "none";
defparam \DRAM_CAS_N~I .input_sync_reset = "none";
defparam \DRAM_CAS_N~I .oe_async_reset = "none";
defparam \DRAM_CAS_N~I .oe_power_up = "low";
defparam \DRAM_CAS_N~I .oe_register_mode = "none";
defparam \DRAM_CAS_N~I .oe_sync_reset = "none";
defparam \DRAM_CAS_N~I .operation_mode = "output";
defparam \DRAM_CAS_N~I .output_async_reset = "none";
defparam \DRAM_CAS_N~I .output_power_up = "low";
defparam \DRAM_CAS_N~I .output_register_mode = "none";
defparam \DRAM_CAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_RAS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_RAS_N));
// synopsys translate_off
defparam \DRAM_RAS_N~I .input_async_reset = "none";
defparam \DRAM_RAS_N~I .input_power_up = "low";
defparam \DRAM_RAS_N~I .input_register_mode = "none";
defparam \DRAM_RAS_N~I .input_sync_reset = "none";
defparam \DRAM_RAS_N~I .oe_async_reset = "none";
defparam \DRAM_RAS_N~I .oe_power_up = "low";
defparam \DRAM_RAS_N~I .oe_register_mode = "none";
defparam \DRAM_RAS_N~I .oe_sync_reset = "none";
defparam \DRAM_RAS_N~I .operation_mode = "output";
defparam \DRAM_RAS_N~I .output_async_reset = "none";
defparam \DRAM_RAS_N~I .output_power_up = "low";
defparam \DRAM_RAS_N~I .output_register_mode = "none";
defparam \DRAM_RAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CS_N));
// synopsys translate_off
defparam \DRAM_CS_N~I .input_async_reset = "none";
defparam \DRAM_CS_N~I .input_power_up = "low";
defparam \DRAM_CS_N~I .input_register_mode = "none";
defparam \DRAM_CS_N~I .input_sync_reset = "none";
defparam \DRAM_CS_N~I .oe_async_reset = "none";
defparam \DRAM_CS_N~I .oe_power_up = "low";
defparam \DRAM_CS_N~I .oe_register_mode = "none";
defparam \DRAM_CS_N~I .oe_sync_reset = "none";
defparam \DRAM_CS_N~I .operation_mode = "output";
defparam \DRAM_CS_N~I .output_async_reset = "none";
defparam \DRAM_CS_N~I .output_power_up = "low";
defparam \DRAM_CS_N~I .output_register_mode = "none";
defparam \DRAM_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_BA_0~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_0));
// synopsys translate_off
defparam \DRAM_BA_0~I .input_async_reset = "none";
defparam \DRAM_BA_0~I .input_power_up = "low";
defparam \DRAM_BA_0~I .input_register_mode = "none";
defparam \DRAM_BA_0~I .input_sync_reset = "none";
defparam \DRAM_BA_0~I .oe_async_reset = "none";
defparam \DRAM_BA_0~I .oe_power_up = "low";
defparam \DRAM_BA_0~I .oe_register_mode = "none";
defparam \DRAM_BA_0~I .oe_sync_reset = "none";
defparam \DRAM_BA_0~I .operation_mode = "output";
defparam \DRAM_BA_0~I .output_async_reset = "none";
defparam \DRAM_BA_0~I .output_power_up = "low";
defparam \DRAM_BA_0~I .output_register_mode = "none";
defparam \DRAM_BA_0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_BA_1~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_1));
// synopsys translate_off
defparam \DRAM_BA_1~I .input_async_reset = "none";
defparam \DRAM_BA_1~I .input_power_up = "low";
defparam \DRAM_BA_1~I .input_register_mode = "none";
defparam \DRAM_BA_1~I .input_sync_reset = "none";
defparam \DRAM_BA_1~I .oe_async_reset = "none";
defparam \DRAM_BA_1~I .oe_power_up = "low";
defparam \DRAM_BA_1~I .oe_register_mode = "none";
defparam \DRAM_BA_1~I .oe_sync_reset = "none";
defparam \DRAM_BA_1~I .operation_mode = "output";
defparam \DRAM_BA_1~I .output_async_reset = "none";
defparam \DRAM_BA_1~I .output_power_up = "low";
defparam \DRAM_BA_1~I .output_register_mode = "none";
defparam \DRAM_BA_1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CLK));
// synopsys translate_off
defparam \DRAM_CLK~I .input_async_reset = "none";
defparam \DRAM_CLK~I .input_power_up = "low";
defparam \DRAM_CLK~I .input_register_mode = "none";
defparam \DRAM_CLK~I .input_sync_reset = "none";
defparam \DRAM_CLK~I .oe_async_reset = "none";
defparam \DRAM_CLK~I .oe_power_up = "low";
defparam \DRAM_CLK~I .oe_register_mode = "none";
defparam \DRAM_CLK~I .oe_sync_reset = "none";
defparam \DRAM_CLK~I .operation_mode = "output";
defparam \DRAM_CLK~I .output_async_reset = "none";
defparam \DRAM_CLK~I .output_power_up = "low";
defparam \DRAM_CLK~I .output_register_mode = "none";
defparam \DRAM_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DRAM_CKE~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CKE));
// synopsys translate_off
defparam \DRAM_CKE~I .input_async_reset = "none";
defparam \DRAM_CKE~I .input_power_up = "low";
defparam \DRAM_CKE~I .input_register_mode = "none";
defparam \DRAM_CKE~I .input_sync_reset = "none";
defparam \DRAM_CKE~I .oe_async_reset = "none";
defparam \DRAM_CKE~I .oe_power_up = "low";
defparam \DRAM_CKE~I .oe_register_mode = "none";
defparam \DRAM_CKE~I .oe_sync_reset = "none";
defparam \DRAM_CKE~I .operation_mode = "output";
defparam \DRAM_CKE~I .output_async_reset = "none";
defparam \DRAM_CKE~I .output_power_up = "low";
defparam \DRAM_CKE~I .output_register_mode = "none";
defparam \DRAM_CKE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[0]));
// synopsys translate_off
defparam \FL_ADDR[0]~I .input_async_reset = "none";
defparam \FL_ADDR[0]~I .input_power_up = "low";
defparam \FL_ADDR[0]~I .input_register_mode = "none";
defparam \FL_ADDR[0]~I .input_sync_reset = "none";
defparam \FL_ADDR[0]~I .oe_async_reset = "none";
defparam \FL_ADDR[0]~I .oe_power_up = "low";
defparam \FL_ADDR[0]~I .oe_register_mode = "none";
defparam \FL_ADDR[0]~I .oe_sync_reset = "none";
defparam \FL_ADDR[0]~I .operation_mode = "output";
defparam \FL_ADDR[0]~I .output_async_reset = "none";
defparam \FL_ADDR[0]~I .output_power_up = "low";
defparam \FL_ADDR[0]~I .output_register_mode = "none";
defparam \FL_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[1]));
// synopsys translate_off
defparam \FL_ADDR[1]~I .input_async_reset = "none";
defparam \FL_ADDR[1]~I .input_power_up = "low";
defparam \FL_ADDR[1]~I .input_register_mode = "none";
defparam \FL_ADDR[1]~I .input_sync_reset = "none";
defparam \FL_ADDR[1]~I .oe_async_reset = "none";
defparam \FL_ADDR[1]~I .oe_power_up = "low";
defparam \FL_ADDR[1]~I .oe_register_mode = "none";
defparam \FL_ADDR[1]~I .oe_sync_reset = "none";
defparam \FL_ADDR[1]~I .operation_mode = "output";
defparam \FL_ADDR[1]~I .output_async_reset = "none";
defparam \FL_ADDR[1]~I .output_power_up = "low";
defparam \FL_ADDR[1]~I .output_register_mode = "none";
defparam \FL_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[2]));
// synopsys translate_off
defparam \FL_ADDR[2]~I .input_async_reset = "none";
defparam \FL_ADDR[2]~I .input_power_up = "low";
defparam \FL_ADDR[2]~I .input_register_mode = "none";
defparam \FL_ADDR[2]~I .input_sync_reset = "none";
defparam \FL_ADDR[2]~I .oe_async_reset = "none";
defparam \FL_ADDR[2]~I .oe_power_up = "low";
defparam \FL_ADDR[2]~I .oe_register_mode = "none";
defparam \FL_ADDR[2]~I .oe_sync_reset = "none";
defparam \FL_ADDR[2]~I .operation_mode = "output";
defparam \FL_ADDR[2]~I .output_async_reset = "none";
defparam \FL_ADDR[2]~I .output_power_up = "low";
defparam \FL_ADDR[2]~I .output_register_mode = "none";
defparam \FL_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[3]));
// synopsys translate_off
defparam \FL_ADDR[3]~I .input_async_reset = "none";
defparam \FL_ADDR[3]~I .input_power_up = "low";
defparam \FL_ADDR[3]~I .input_register_mode = "none";
defparam \FL_ADDR[3]~I .input_sync_reset = "none";
defparam \FL_ADDR[3]~I .oe_async_reset = "none";
defparam \FL_ADDR[3]~I .oe_power_up = "low";
defparam \FL_ADDR[3]~I .oe_register_mode = "none";
defparam \FL_ADDR[3]~I .oe_sync_reset = "none";
defparam \FL_ADDR[3]~I .operation_mode = "output";
defparam \FL_ADDR[3]~I .output_async_reset = "none";
defparam \FL_ADDR[3]~I .output_power_up = "low";
defparam \FL_ADDR[3]~I .output_register_mode = "none";
defparam \FL_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[4]));
// synopsys translate_off
defparam \FL_ADDR[4]~I .input_async_reset = "none";
defparam \FL_ADDR[4]~I .input_power_up = "low";
defparam \FL_ADDR[4]~I .input_register_mode = "none";
defparam \FL_ADDR[4]~I .input_sync_reset = "none";
defparam \FL_ADDR[4]~I .oe_async_reset = "none";
defparam \FL_ADDR[4]~I .oe_power_up = "low";
defparam \FL_ADDR[4]~I .oe_register_mode = "none";
defparam \FL_ADDR[4]~I .oe_sync_reset = "none";
defparam \FL_ADDR[4]~I .operation_mode = "output";
defparam \FL_ADDR[4]~I .output_async_reset = "none";
defparam \FL_ADDR[4]~I .output_power_up = "low";
defparam \FL_ADDR[4]~I .output_register_mode = "none";
defparam \FL_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[5]));
// synopsys translate_off
defparam \FL_ADDR[5]~I .input_async_reset = "none";
defparam \FL_ADDR[5]~I .input_power_up = "low";
defparam \FL_ADDR[5]~I .input_register_mode = "none";
defparam \FL_ADDR[5]~I .input_sync_reset = "none";
defparam \FL_ADDR[5]~I .oe_async_reset = "none";
defparam \FL_ADDR[5]~I .oe_power_up = "low";
defparam \FL_ADDR[5]~I .oe_register_mode = "none";
defparam \FL_ADDR[5]~I .oe_sync_reset = "none";
defparam \FL_ADDR[5]~I .operation_mode = "output";
defparam \FL_ADDR[5]~I .output_async_reset = "none";
defparam \FL_ADDR[5]~I .output_power_up = "low";
defparam \FL_ADDR[5]~I .output_register_mode = "none";
defparam \FL_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[6]));
// synopsys translate_off
defparam \FL_ADDR[6]~I .input_async_reset = "none";
defparam \FL_ADDR[6]~I .input_power_up = "low";
defparam \FL_ADDR[6]~I .input_register_mode = "none";
defparam \FL_ADDR[6]~I .input_sync_reset = "none";
defparam \FL_ADDR[6]~I .oe_async_reset = "none";
defparam \FL_ADDR[6]~I .oe_power_up = "low";
defparam \FL_ADDR[6]~I .oe_register_mode = "none";
defparam \FL_ADDR[6]~I .oe_sync_reset = "none";
defparam \FL_ADDR[6]~I .operation_mode = "output";
defparam \FL_ADDR[6]~I .output_async_reset = "none";
defparam \FL_ADDR[6]~I .output_power_up = "low";
defparam \FL_ADDR[6]~I .output_register_mode = "none";
defparam \FL_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[7]));
// synopsys translate_off
defparam \FL_ADDR[7]~I .input_async_reset = "none";
defparam \FL_ADDR[7]~I .input_power_up = "low";
defparam \FL_ADDR[7]~I .input_register_mode = "none";
defparam \FL_ADDR[7]~I .input_sync_reset = "none";
defparam \FL_ADDR[7]~I .oe_async_reset = "none";
defparam \FL_ADDR[7]~I .oe_power_up = "low";
defparam \FL_ADDR[7]~I .oe_register_mode = "none";
defparam \FL_ADDR[7]~I .oe_sync_reset = "none";
defparam \FL_ADDR[7]~I .operation_mode = "output";
defparam \FL_ADDR[7]~I .output_async_reset = "none";
defparam \FL_ADDR[7]~I .output_power_up = "low";
defparam \FL_ADDR[7]~I .output_register_mode = "none";
defparam \FL_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[8]));
// synopsys translate_off
defparam \FL_ADDR[8]~I .input_async_reset = "none";
defparam \FL_ADDR[8]~I .input_power_up = "low";
defparam \FL_ADDR[8]~I .input_register_mode = "none";
defparam \FL_ADDR[8]~I .input_sync_reset = "none";
defparam \FL_ADDR[8]~I .oe_async_reset = "none";
defparam \FL_ADDR[8]~I .oe_power_up = "low";
defparam \FL_ADDR[8]~I .oe_register_mode = "none";
defparam \FL_ADDR[8]~I .oe_sync_reset = "none";
defparam \FL_ADDR[8]~I .operation_mode = "output";
defparam \FL_ADDR[8]~I .output_async_reset = "none";
defparam \FL_ADDR[8]~I .output_power_up = "low";
defparam \FL_ADDR[8]~I .output_register_mode = "none";
defparam \FL_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[9]));
// synopsys translate_off
defparam \FL_ADDR[9]~I .input_async_reset = "none";
defparam \FL_ADDR[9]~I .input_power_up = "low";
defparam \FL_ADDR[9]~I .input_register_mode = "none";
defparam \FL_ADDR[9]~I .input_sync_reset = "none";
defparam \FL_ADDR[9]~I .oe_async_reset = "none";
defparam \FL_ADDR[9]~I .oe_power_up = "low";
defparam \FL_ADDR[9]~I .oe_register_mode = "none";
defparam \FL_ADDR[9]~I .oe_sync_reset = "none";
defparam \FL_ADDR[9]~I .operation_mode = "output";
defparam \FL_ADDR[9]~I .output_async_reset = "none";
defparam \FL_ADDR[9]~I .output_power_up = "low";
defparam \FL_ADDR[9]~I .output_register_mode = "none";
defparam \FL_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[10]));
// synopsys translate_off
defparam \FL_ADDR[10]~I .input_async_reset = "none";
defparam \FL_ADDR[10]~I .input_power_up = "low";
defparam \FL_ADDR[10]~I .input_register_mode = "none";
defparam \FL_ADDR[10]~I .input_sync_reset = "none";
defparam \FL_ADDR[10]~I .oe_async_reset = "none";
defparam \FL_ADDR[10]~I .oe_power_up = "low";
defparam \FL_ADDR[10]~I .oe_register_mode = "none";
defparam \FL_ADDR[10]~I .oe_sync_reset = "none";
defparam \FL_ADDR[10]~I .operation_mode = "output";
defparam \FL_ADDR[10]~I .output_async_reset = "none";
defparam \FL_ADDR[10]~I .output_power_up = "low";
defparam \FL_ADDR[10]~I .output_register_mode = "none";
defparam \FL_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[11]));
// synopsys translate_off
defparam \FL_ADDR[11]~I .input_async_reset = "none";
defparam \FL_ADDR[11]~I .input_power_up = "low";
defparam \FL_ADDR[11]~I .input_register_mode = "none";
defparam \FL_ADDR[11]~I .input_sync_reset = "none";
defparam \FL_ADDR[11]~I .oe_async_reset = "none";
defparam \FL_ADDR[11]~I .oe_power_up = "low";
defparam \FL_ADDR[11]~I .oe_register_mode = "none";
defparam \FL_ADDR[11]~I .oe_sync_reset = "none";
defparam \FL_ADDR[11]~I .operation_mode = "output";
defparam \FL_ADDR[11]~I .output_async_reset = "none";
defparam \FL_ADDR[11]~I .output_power_up = "low";
defparam \FL_ADDR[11]~I .output_register_mode = "none";
defparam \FL_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[12]));
// synopsys translate_off
defparam \FL_ADDR[12]~I .input_async_reset = "none";
defparam \FL_ADDR[12]~I .input_power_up = "low";
defparam \FL_ADDR[12]~I .input_register_mode = "none";
defparam \FL_ADDR[12]~I .input_sync_reset = "none";
defparam \FL_ADDR[12]~I .oe_async_reset = "none";
defparam \FL_ADDR[12]~I .oe_power_up = "low";
defparam \FL_ADDR[12]~I .oe_register_mode = "none";
defparam \FL_ADDR[12]~I .oe_sync_reset = "none";
defparam \FL_ADDR[12]~I .operation_mode = "output";
defparam \FL_ADDR[12]~I .output_async_reset = "none";
defparam \FL_ADDR[12]~I .output_power_up = "low";
defparam \FL_ADDR[12]~I .output_register_mode = "none";
defparam \FL_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[13]));
// synopsys translate_off
defparam \FL_ADDR[13]~I .input_async_reset = "none";
defparam \FL_ADDR[13]~I .input_power_up = "low";
defparam \FL_ADDR[13]~I .input_register_mode = "none";
defparam \FL_ADDR[13]~I .input_sync_reset = "none";
defparam \FL_ADDR[13]~I .oe_async_reset = "none";
defparam \FL_ADDR[13]~I .oe_power_up = "low";
defparam \FL_ADDR[13]~I .oe_register_mode = "none";
defparam \FL_ADDR[13]~I .oe_sync_reset = "none";
defparam \FL_ADDR[13]~I .operation_mode = "output";
defparam \FL_ADDR[13]~I .output_async_reset = "none";
defparam \FL_ADDR[13]~I .output_power_up = "low";
defparam \FL_ADDR[13]~I .output_register_mode = "none";
defparam \FL_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[14]));
// synopsys translate_off
defparam \FL_ADDR[14]~I .input_async_reset = "none";
defparam \FL_ADDR[14]~I .input_power_up = "low";
defparam \FL_ADDR[14]~I .input_register_mode = "none";
defparam \FL_ADDR[14]~I .input_sync_reset = "none";
defparam \FL_ADDR[14]~I .oe_async_reset = "none";
defparam \FL_ADDR[14]~I .oe_power_up = "low";
defparam \FL_ADDR[14]~I .oe_register_mode = "none";
defparam \FL_ADDR[14]~I .oe_sync_reset = "none";
defparam \FL_ADDR[14]~I .operation_mode = "output";
defparam \FL_ADDR[14]~I .output_async_reset = "none";
defparam \FL_ADDR[14]~I .output_power_up = "low";
defparam \FL_ADDR[14]~I .output_register_mode = "none";
defparam \FL_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[15]));
// synopsys translate_off
defparam \FL_ADDR[15]~I .input_async_reset = "none";
defparam \FL_ADDR[15]~I .input_power_up = "low";
defparam \FL_ADDR[15]~I .input_register_mode = "none";
defparam \FL_ADDR[15]~I .input_sync_reset = "none";
defparam \FL_ADDR[15]~I .oe_async_reset = "none";
defparam \FL_ADDR[15]~I .oe_power_up = "low";
defparam \FL_ADDR[15]~I .oe_register_mode = "none";
defparam \FL_ADDR[15]~I .oe_sync_reset = "none";
defparam \FL_ADDR[15]~I .operation_mode = "output";
defparam \FL_ADDR[15]~I .output_async_reset = "none";
defparam \FL_ADDR[15]~I .output_power_up = "low";
defparam \FL_ADDR[15]~I .output_register_mode = "none";
defparam \FL_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[16]));
// synopsys translate_off
defparam \FL_ADDR[16]~I .input_async_reset = "none";
defparam \FL_ADDR[16]~I .input_power_up = "low";
defparam \FL_ADDR[16]~I .input_register_mode = "none";
defparam \FL_ADDR[16]~I .input_sync_reset = "none";
defparam \FL_ADDR[16]~I .oe_async_reset = "none";
defparam \FL_ADDR[16]~I .oe_power_up = "low";
defparam \FL_ADDR[16]~I .oe_register_mode = "none";
defparam \FL_ADDR[16]~I .oe_sync_reset = "none";
defparam \FL_ADDR[16]~I .operation_mode = "output";
defparam \FL_ADDR[16]~I .output_async_reset = "none";
defparam \FL_ADDR[16]~I .output_power_up = "low";
defparam \FL_ADDR[16]~I .output_register_mode = "none";
defparam \FL_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[17]));
// synopsys translate_off
defparam \FL_ADDR[17]~I .input_async_reset = "none";
defparam \FL_ADDR[17]~I .input_power_up = "low";
defparam \FL_ADDR[17]~I .input_register_mode = "none";
defparam \FL_ADDR[17]~I .input_sync_reset = "none";
defparam \FL_ADDR[17]~I .oe_async_reset = "none";
defparam \FL_ADDR[17]~I .oe_power_up = "low";
defparam \FL_ADDR[17]~I .oe_register_mode = "none";
defparam \FL_ADDR[17]~I .oe_sync_reset = "none";
defparam \FL_ADDR[17]~I .operation_mode = "output";
defparam \FL_ADDR[17]~I .output_async_reset = "none";
defparam \FL_ADDR[17]~I .output_power_up = "low";
defparam \FL_ADDR[17]~I .output_register_mode = "none";
defparam \FL_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[18]));
// synopsys translate_off
defparam \FL_ADDR[18]~I .input_async_reset = "none";
defparam \FL_ADDR[18]~I .input_power_up = "low";
defparam \FL_ADDR[18]~I .input_register_mode = "none";
defparam \FL_ADDR[18]~I .input_sync_reset = "none";
defparam \FL_ADDR[18]~I .oe_async_reset = "none";
defparam \FL_ADDR[18]~I .oe_power_up = "low";
defparam \FL_ADDR[18]~I .oe_register_mode = "none";
defparam \FL_ADDR[18]~I .oe_sync_reset = "none";
defparam \FL_ADDR[18]~I .operation_mode = "output";
defparam \FL_ADDR[18]~I .output_async_reset = "none";
defparam \FL_ADDR[18]~I .output_power_up = "low";
defparam \FL_ADDR[18]~I .output_register_mode = "none";
defparam \FL_ADDR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[19]));
// synopsys translate_off
defparam \FL_ADDR[19]~I .input_async_reset = "none";
defparam \FL_ADDR[19]~I .input_power_up = "low";
defparam \FL_ADDR[19]~I .input_register_mode = "none";
defparam \FL_ADDR[19]~I .input_sync_reset = "none";
defparam \FL_ADDR[19]~I .oe_async_reset = "none";
defparam \FL_ADDR[19]~I .oe_power_up = "low";
defparam \FL_ADDR[19]~I .oe_register_mode = "none";
defparam \FL_ADDR[19]~I .oe_sync_reset = "none";
defparam \FL_ADDR[19]~I .operation_mode = "output";
defparam \FL_ADDR[19]~I .output_async_reset = "none";
defparam \FL_ADDR[19]~I .output_power_up = "low";
defparam \FL_ADDR[19]~I .output_register_mode = "none";
defparam \FL_ADDR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[20]));
// synopsys translate_off
defparam \FL_ADDR[20]~I .input_async_reset = "none";
defparam \FL_ADDR[20]~I .input_power_up = "low";
defparam \FL_ADDR[20]~I .input_register_mode = "none";
defparam \FL_ADDR[20]~I .input_sync_reset = "none";
defparam \FL_ADDR[20]~I .oe_async_reset = "none";
defparam \FL_ADDR[20]~I .oe_power_up = "low";
defparam \FL_ADDR[20]~I .oe_register_mode = "none";
defparam \FL_ADDR[20]~I .oe_sync_reset = "none";
defparam \FL_ADDR[20]~I .operation_mode = "output";
defparam \FL_ADDR[20]~I .output_async_reset = "none";
defparam \FL_ADDR[20]~I .output_power_up = "low";
defparam \FL_ADDR[20]~I .output_register_mode = "none";
defparam \FL_ADDR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_ADDR[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[21]));
// synopsys translate_off
defparam \FL_ADDR[21]~I .input_async_reset = "none";
defparam \FL_ADDR[21]~I .input_power_up = "low";
defparam \FL_ADDR[21]~I .input_register_mode = "none";
defparam \FL_ADDR[21]~I .input_sync_reset = "none";
defparam \FL_ADDR[21]~I .oe_async_reset = "none";
defparam \FL_ADDR[21]~I .oe_power_up = "low";
defparam \FL_ADDR[21]~I .oe_register_mode = "none";
defparam \FL_ADDR[21]~I .oe_sync_reset = "none";
defparam \FL_ADDR[21]~I .operation_mode = "output";
defparam \FL_ADDR[21]~I .output_async_reset = "none";
defparam \FL_ADDR[21]~I .output_power_up = "low";
defparam \FL_ADDR[21]~I .output_register_mode = "none";
defparam \FL_ADDR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_WE_N));
// synopsys translate_off
defparam \FL_WE_N~I .input_async_reset = "none";
defparam \FL_WE_N~I .input_power_up = "low";
defparam \FL_WE_N~I .input_register_mode = "none";
defparam \FL_WE_N~I .input_sync_reset = "none";
defparam \FL_WE_N~I .oe_async_reset = "none";
defparam \FL_WE_N~I .oe_power_up = "low";
defparam \FL_WE_N~I .oe_register_mode = "none";
defparam \FL_WE_N~I .oe_sync_reset = "none";
defparam \FL_WE_N~I .operation_mode = "output";
defparam \FL_WE_N~I .output_async_reset = "none";
defparam \FL_WE_N~I .output_power_up = "low";
defparam \FL_WE_N~I .output_register_mode = "none";
defparam \FL_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_RST_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_RST_N));
// synopsys translate_off
defparam \FL_RST_N~I .input_async_reset = "none";
defparam \FL_RST_N~I .input_power_up = "low";
defparam \FL_RST_N~I .input_register_mode = "none";
defparam \FL_RST_N~I .input_sync_reset = "none";
defparam \FL_RST_N~I .oe_async_reset = "none";
defparam \FL_RST_N~I .oe_power_up = "low";
defparam \FL_RST_N~I .oe_register_mode = "none";
defparam \FL_RST_N~I .oe_sync_reset = "none";
defparam \FL_RST_N~I .operation_mode = "output";
defparam \FL_RST_N~I .output_async_reset = "none";
defparam \FL_RST_N~I .output_power_up = "low";
defparam \FL_RST_N~I .output_register_mode = "none";
defparam \FL_RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_OE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_OE_N));
// synopsys translate_off
defparam \FL_OE_N~I .input_async_reset = "none";
defparam \FL_OE_N~I .input_power_up = "low";
defparam \FL_OE_N~I .input_register_mode = "none";
defparam \FL_OE_N~I .input_sync_reset = "none";
defparam \FL_OE_N~I .oe_async_reset = "none";
defparam \FL_OE_N~I .oe_power_up = "low";
defparam \FL_OE_N~I .oe_register_mode = "none";
defparam \FL_OE_N~I .oe_sync_reset = "none";
defparam \FL_OE_N~I .operation_mode = "output";
defparam \FL_OE_N~I .output_async_reset = "none";
defparam \FL_OE_N~I .output_power_up = "low";
defparam \FL_OE_N~I .output_register_mode = "none";
defparam \FL_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \FL_CE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_CE_N));
// synopsys translate_off
defparam \FL_CE_N~I .input_async_reset = "none";
defparam \FL_CE_N~I .input_power_up = "low";
defparam \FL_CE_N~I .input_register_mode = "none";
defparam \FL_CE_N~I .input_sync_reset = "none";
defparam \FL_CE_N~I .oe_async_reset = "none";
defparam \FL_CE_N~I .oe_power_up = "low";
defparam \FL_CE_N~I .oe_register_mode = "none";
defparam \FL_CE_N~I .oe_sync_reset = "none";
defparam \FL_CE_N~I .operation_mode = "output";
defparam \FL_CE_N~I .output_async_reset = "none";
defparam \FL_CE_N~I .output_power_up = "low";
defparam \FL_CE_N~I .output_register_mode = "none";
defparam \FL_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[0]));
// synopsys translate_off
defparam \SRAM_ADDR[0]~I .input_async_reset = "none";
defparam \SRAM_ADDR[0]~I .input_power_up = "low";
defparam \SRAM_ADDR[0]~I .input_register_mode = "none";
defparam \SRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[0]~I .oe_power_up = "low";
defparam \SRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[0]~I .operation_mode = "output";
defparam \SRAM_ADDR[0]~I .output_async_reset = "none";
defparam \SRAM_ADDR[0]~I .output_power_up = "low";
defparam \SRAM_ADDR[0]~I .output_register_mode = "none";
defparam \SRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[1]));
// synopsys translate_off
defparam \SRAM_ADDR[1]~I .input_async_reset = "none";
defparam \SRAM_ADDR[1]~I .input_power_up = "low";
defparam \SRAM_ADDR[1]~I .input_register_mode = "none";
defparam \SRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[1]~I .oe_power_up = "low";
defparam \SRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[1]~I .operation_mode = "output";
defparam \SRAM_ADDR[1]~I .output_async_reset = "none";
defparam \SRAM_ADDR[1]~I .output_power_up = "low";
defparam \SRAM_ADDR[1]~I .output_register_mode = "none";
defparam \SRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[2]));
// synopsys translate_off
defparam \SRAM_ADDR[2]~I .input_async_reset = "none";
defparam \SRAM_ADDR[2]~I .input_power_up = "low";
defparam \SRAM_ADDR[2]~I .input_register_mode = "none";
defparam \SRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[2]~I .oe_power_up = "low";
defparam \SRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[2]~I .operation_mode = "output";
defparam \SRAM_ADDR[2]~I .output_async_reset = "none";
defparam \SRAM_ADDR[2]~I .output_power_up = "low";
defparam \SRAM_ADDR[2]~I .output_register_mode = "none";
defparam \SRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[3]));
// synopsys translate_off
defparam \SRAM_ADDR[3]~I .input_async_reset = "none";
defparam \SRAM_ADDR[3]~I .input_power_up = "low";
defparam \SRAM_ADDR[3]~I .input_register_mode = "none";
defparam \SRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[3]~I .oe_power_up = "low";
defparam \SRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[3]~I .operation_mode = "output";
defparam \SRAM_ADDR[3]~I .output_async_reset = "none";
defparam \SRAM_ADDR[3]~I .output_power_up = "low";
defparam \SRAM_ADDR[3]~I .output_register_mode = "none";
defparam \SRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[4]));
// synopsys translate_off
defparam \SRAM_ADDR[4]~I .input_async_reset = "none";
defparam \SRAM_ADDR[4]~I .input_power_up = "low";
defparam \SRAM_ADDR[4]~I .input_register_mode = "none";
defparam \SRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[4]~I .oe_power_up = "low";
defparam \SRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[4]~I .operation_mode = "output";
defparam \SRAM_ADDR[4]~I .output_async_reset = "none";
defparam \SRAM_ADDR[4]~I .output_power_up = "low";
defparam \SRAM_ADDR[4]~I .output_register_mode = "none";
defparam \SRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[5]));
// synopsys translate_off
defparam \SRAM_ADDR[5]~I .input_async_reset = "none";
defparam \SRAM_ADDR[5]~I .input_power_up = "low";
defparam \SRAM_ADDR[5]~I .input_register_mode = "none";
defparam \SRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[5]~I .oe_power_up = "low";
defparam \SRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[5]~I .operation_mode = "output";
defparam \SRAM_ADDR[5]~I .output_async_reset = "none";
defparam \SRAM_ADDR[5]~I .output_power_up = "low";
defparam \SRAM_ADDR[5]~I .output_register_mode = "none";
defparam \SRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[6]));
// synopsys translate_off
defparam \SRAM_ADDR[6]~I .input_async_reset = "none";
defparam \SRAM_ADDR[6]~I .input_power_up = "low";
defparam \SRAM_ADDR[6]~I .input_register_mode = "none";
defparam \SRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[6]~I .oe_power_up = "low";
defparam \SRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[6]~I .operation_mode = "output";
defparam \SRAM_ADDR[6]~I .output_async_reset = "none";
defparam \SRAM_ADDR[6]~I .output_power_up = "low";
defparam \SRAM_ADDR[6]~I .output_register_mode = "none";
defparam \SRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[7]));
// synopsys translate_off
defparam \SRAM_ADDR[7]~I .input_async_reset = "none";
defparam \SRAM_ADDR[7]~I .input_power_up = "low";
defparam \SRAM_ADDR[7]~I .input_register_mode = "none";
defparam \SRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[7]~I .oe_power_up = "low";
defparam \SRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[7]~I .operation_mode = "output";
defparam \SRAM_ADDR[7]~I .output_async_reset = "none";
defparam \SRAM_ADDR[7]~I .output_power_up = "low";
defparam \SRAM_ADDR[7]~I .output_register_mode = "none";
defparam \SRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[8]));
// synopsys translate_off
defparam \SRAM_ADDR[8]~I .input_async_reset = "none";
defparam \SRAM_ADDR[8]~I .input_power_up = "low";
defparam \SRAM_ADDR[8]~I .input_register_mode = "none";
defparam \SRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[8]~I .oe_power_up = "low";
defparam \SRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[8]~I .operation_mode = "output";
defparam \SRAM_ADDR[8]~I .output_async_reset = "none";
defparam \SRAM_ADDR[8]~I .output_power_up = "low";
defparam \SRAM_ADDR[8]~I .output_register_mode = "none";
defparam \SRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[9]));
// synopsys translate_off
defparam \SRAM_ADDR[9]~I .input_async_reset = "none";
defparam \SRAM_ADDR[9]~I .input_power_up = "low";
defparam \SRAM_ADDR[9]~I .input_register_mode = "none";
defparam \SRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[9]~I .oe_power_up = "low";
defparam \SRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[9]~I .operation_mode = "output";
defparam \SRAM_ADDR[9]~I .output_async_reset = "none";
defparam \SRAM_ADDR[9]~I .output_power_up = "low";
defparam \SRAM_ADDR[9]~I .output_register_mode = "none";
defparam \SRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[10]));
// synopsys translate_off
defparam \SRAM_ADDR[10]~I .input_async_reset = "none";
defparam \SRAM_ADDR[10]~I .input_power_up = "low";
defparam \SRAM_ADDR[10]~I .input_register_mode = "none";
defparam \SRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[10]~I .oe_power_up = "low";
defparam \SRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[10]~I .operation_mode = "output";
defparam \SRAM_ADDR[10]~I .output_async_reset = "none";
defparam \SRAM_ADDR[10]~I .output_power_up = "low";
defparam \SRAM_ADDR[10]~I .output_register_mode = "none";
defparam \SRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[11]));
// synopsys translate_off
defparam \SRAM_ADDR[11]~I .input_async_reset = "none";
defparam \SRAM_ADDR[11]~I .input_power_up = "low";
defparam \SRAM_ADDR[11]~I .input_register_mode = "none";
defparam \SRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[11]~I .oe_power_up = "low";
defparam \SRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[11]~I .operation_mode = "output";
defparam \SRAM_ADDR[11]~I .output_async_reset = "none";
defparam \SRAM_ADDR[11]~I .output_power_up = "low";
defparam \SRAM_ADDR[11]~I .output_register_mode = "none";
defparam \SRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[12]));
// synopsys translate_off
defparam \SRAM_ADDR[12]~I .input_async_reset = "none";
defparam \SRAM_ADDR[12]~I .input_power_up = "low";
defparam \SRAM_ADDR[12]~I .input_register_mode = "none";
defparam \SRAM_ADDR[12]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[12]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[12]~I .oe_power_up = "low";
defparam \SRAM_ADDR[12]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[12]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[12]~I .operation_mode = "output";
defparam \SRAM_ADDR[12]~I .output_async_reset = "none";
defparam \SRAM_ADDR[12]~I .output_power_up = "low";
defparam \SRAM_ADDR[12]~I .output_register_mode = "none";
defparam \SRAM_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[13]));
// synopsys translate_off
defparam \SRAM_ADDR[13]~I .input_async_reset = "none";
defparam \SRAM_ADDR[13]~I .input_power_up = "low";
defparam \SRAM_ADDR[13]~I .input_register_mode = "none";
defparam \SRAM_ADDR[13]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[13]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[13]~I .oe_power_up = "low";
defparam \SRAM_ADDR[13]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[13]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[13]~I .operation_mode = "output";
defparam \SRAM_ADDR[13]~I .output_async_reset = "none";
defparam \SRAM_ADDR[13]~I .output_power_up = "low";
defparam \SRAM_ADDR[13]~I .output_register_mode = "none";
defparam \SRAM_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[14]));
// synopsys translate_off
defparam \SRAM_ADDR[14]~I .input_async_reset = "none";
defparam \SRAM_ADDR[14]~I .input_power_up = "low";
defparam \SRAM_ADDR[14]~I .input_register_mode = "none";
defparam \SRAM_ADDR[14]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[14]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[14]~I .oe_power_up = "low";
defparam \SRAM_ADDR[14]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[14]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[14]~I .operation_mode = "output";
defparam \SRAM_ADDR[14]~I .output_async_reset = "none";
defparam \SRAM_ADDR[14]~I .output_power_up = "low";
defparam \SRAM_ADDR[14]~I .output_register_mode = "none";
defparam \SRAM_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[15]));
// synopsys translate_off
defparam \SRAM_ADDR[15]~I .input_async_reset = "none";
defparam \SRAM_ADDR[15]~I .input_power_up = "low";
defparam \SRAM_ADDR[15]~I .input_register_mode = "none";
defparam \SRAM_ADDR[15]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[15]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[15]~I .oe_power_up = "low";
defparam \SRAM_ADDR[15]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[15]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[15]~I .operation_mode = "output";
defparam \SRAM_ADDR[15]~I .output_async_reset = "none";
defparam \SRAM_ADDR[15]~I .output_power_up = "low";
defparam \SRAM_ADDR[15]~I .output_register_mode = "none";
defparam \SRAM_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[16]));
// synopsys translate_off
defparam \SRAM_ADDR[16]~I .input_async_reset = "none";
defparam \SRAM_ADDR[16]~I .input_power_up = "low";
defparam \SRAM_ADDR[16]~I .input_register_mode = "none";
defparam \SRAM_ADDR[16]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[16]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[16]~I .oe_power_up = "low";
defparam \SRAM_ADDR[16]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[16]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[16]~I .operation_mode = "output";
defparam \SRAM_ADDR[16]~I .output_async_reset = "none";
defparam \SRAM_ADDR[16]~I .output_power_up = "low";
defparam \SRAM_ADDR[16]~I .output_register_mode = "none";
defparam \SRAM_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[17]));
// synopsys translate_off
defparam \SRAM_ADDR[17]~I .input_async_reset = "none";
defparam \SRAM_ADDR[17]~I .input_power_up = "low";
defparam \SRAM_ADDR[17]~I .input_register_mode = "none";
defparam \SRAM_ADDR[17]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[17]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[17]~I .oe_power_up = "low";
defparam \SRAM_ADDR[17]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[17]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[17]~I .operation_mode = "output";
defparam \SRAM_ADDR[17]~I .output_async_reset = "none";
defparam \SRAM_ADDR[17]~I .output_power_up = "low";
defparam \SRAM_ADDR[17]~I .output_register_mode = "none";
defparam \SRAM_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_UB_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_UB_N));
// synopsys translate_off
defparam \SRAM_UB_N~I .input_async_reset = "none";
defparam \SRAM_UB_N~I .input_power_up = "low";
defparam \SRAM_UB_N~I .input_register_mode = "none";
defparam \SRAM_UB_N~I .input_sync_reset = "none";
defparam \SRAM_UB_N~I .oe_async_reset = "none";
defparam \SRAM_UB_N~I .oe_power_up = "low";
defparam \SRAM_UB_N~I .oe_register_mode = "none";
defparam \SRAM_UB_N~I .oe_sync_reset = "none";
defparam \SRAM_UB_N~I .operation_mode = "output";
defparam \SRAM_UB_N~I .output_async_reset = "none";
defparam \SRAM_UB_N~I .output_power_up = "low";
defparam \SRAM_UB_N~I .output_register_mode = "none";
defparam \SRAM_UB_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_LB_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_LB_N));
// synopsys translate_off
defparam \SRAM_LB_N~I .input_async_reset = "none";
defparam \SRAM_LB_N~I .input_power_up = "low";
defparam \SRAM_LB_N~I .input_register_mode = "none";
defparam \SRAM_LB_N~I .input_sync_reset = "none";
defparam \SRAM_LB_N~I .oe_async_reset = "none";
defparam \SRAM_LB_N~I .oe_power_up = "low";
defparam \SRAM_LB_N~I .oe_register_mode = "none";
defparam \SRAM_LB_N~I .oe_sync_reset = "none";
defparam \SRAM_LB_N~I .operation_mode = "output";
defparam \SRAM_LB_N~I .output_async_reset = "none";
defparam \SRAM_LB_N~I .output_power_up = "low";
defparam \SRAM_LB_N~I .output_register_mode = "none";
defparam \SRAM_LB_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_WE_N));
// synopsys translate_off
defparam \SRAM_WE_N~I .input_async_reset = "none";
defparam \SRAM_WE_N~I .input_power_up = "low";
defparam \SRAM_WE_N~I .input_register_mode = "none";
defparam \SRAM_WE_N~I .input_sync_reset = "none";
defparam \SRAM_WE_N~I .oe_async_reset = "none";
defparam \SRAM_WE_N~I .oe_power_up = "low";
defparam \SRAM_WE_N~I .oe_register_mode = "none";
defparam \SRAM_WE_N~I .oe_sync_reset = "none";
defparam \SRAM_WE_N~I .operation_mode = "output";
defparam \SRAM_WE_N~I .output_async_reset = "none";
defparam \SRAM_WE_N~I .output_power_up = "low";
defparam \SRAM_WE_N~I .output_register_mode = "none";
defparam \SRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_CE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_CE_N));
// synopsys translate_off
defparam \SRAM_CE_N~I .input_async_reset = "none";
defparam \SRAM_CE_N~I .input_power_up = "low";
defparam \SRAM_CE_N~I .input_register_mode = "none";
defparam \SRAM_CE_N~I .input_sync_reset = "none";
defparam \SRAM_CE_N~I .oe_async_reset = "none";
defparam \SRAM_CE_N~I .oe_power_up = "low";
defparam \SRAM_CE_N~I .oe_register_mode = "none";
defparam \SRAM_CE_N~I .oe_sync_reset = "none";
defparam \SRAM_CE_N~I .operation_mode = "output";
defparam \SRAM_CE_N~I .output_async_reset = "none";
defparam \SRAM_CE_N~I .output_power_up = "low";
defparam \SRAM_CE_N~I .output_register_mode = "none";
defparam \SRAM_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_OE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_OE_N));
// synopsys translate_off
defparam \SRAM_OE_N~I .input_async_reset = "none";
defparam \SRAM_OE_N~I .input_power_up = "low";
defparam \SRAM_OE_N~I .input_register_mode = "none";
defparam \SRAM_OE_N~I .input_sync_reset = "none";
defparam \SRAM_OE_N~I .oe_async_reset = "none";
defparam \SRAM_OE_N~I .oe_power_up = "low";
defparam \SRAM_OE_N~I .oe_register_mode = "none";
defparam \SRAM_OE_N~I .oe_sync_reset = "none";
defparam \SRAM_OE_N~I .operation_mode = "output";
defparam \SRAM_OE_N~I .output_async_reset = "none";
defparam \SRAM_OE_N~I .output_power_up = "low";
defparam \SRAM_OE_N~I .output_register_mode = "none";
defparam \SRAM_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SD_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_CLK));
// synopsys translate_off
defparam \SD_CLK~I .input_async_reset = "none";
defparam \SD_CLK~I .input_power_up = "low";
defparam \SD_CLK~I .input_register_mode = "none";
defparam \SD_CLK~I .input_sync_reset = "none";
defparam \SD_CLK~I .oe_async_reset = "none";
defparam \SD_CLK~I .oe_power_up = "low";
defparam \SD_CLK~I .oe_register_mode = "none";
defparam \SD_CLK~I .oe_sync_reset = "none";
defparam \SD_CLK~I .operation_mode = "output";
defparam \SD_CLK~I .output_async_reset = "none";
defparam \SD_CLK~I .output_power_up = "low";
defparam \SD_CLK~I .output_register_mode = "none";
defparam \SD_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TDI~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TDI));
// synopsys translate_off
defparam \TDI~I .input_async_reset = "none";
defparam \TDI~I .input_power_up = "low";
defparam \TDI~I .input_register_mode = "none";
defparam \TDI~I .input_sync_reset = "none";
defparam \TDI~I .oe_async_reset = "none";
defparam \TDI~I .oe_power_up = "low";
defparam \TDI~I .oe_register_mode = "none";
defparam \TDI~I .oe_sync_reset = "none";
defparam \TDI~I .operation_mode = "input";
defparam \TDI~I .output_async_reset = "none";
defparam \TDI~I .output_power_up = "low";
defparam \TDI~I .output_register_mode = "none";
defparam \TDI~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TCK));
// synopsys translate_off
defparam \TCK~I .input_async_reset = "none";
defparam \TCK~I .input_power_up = "low";
defparam \TCK~I .input_register_mode = "none";
defparam \TCK~I .input_sync_reset = "none";
defparam \TCK~I .oe_async_reset = "none";
defparam \TCK~I .oe_power_up = "low";
defparam \TCK~I .oe_register_mode = "none";
defparam \TCK~I .oe_sync_reset = "none";
defparam \TCK~I .operation_mode = "input";
defparam \TCK~I .output_async_reset = "none";
defparam \TCK~I .output_power_up = "low";
defparam \TCK~I .output_register_mode = "none";
defparam \TCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \TCS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TCS));
// synopsys translate_off
defparam \TCS~I .input_async_reset = "none";
defparam \TCS~I .input_power_up = "low";
defparam \TCS~I .input_register_mode = "none";
defparam \TCS~I .input_sync_reset = "none";
defparam \TCS~I .oe_async_reset = "none";
defparam \TCS~I .oe_power_up = "low";
defparam \TCS~I .oe_register_mode = "none";
defparam \TCS~I .oe_sync_reset = "none";
defparam \TCS~I .operation_mode = "input";
defparam \TCS~I .output_async_reset = "none";
defparam \TCS~I .output_power_up = "low";
defparam \TCS~I .output_register_mode = "none";
defparam \TCS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \TDO~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TDO));
// synopsys translate_off
defparam \TDO~I .input_async_reset = "none";
defparam \TDO~I .input_power_up = "low";
defparam \TDO~I .input_register_mode = "none";
defparam \TDO~I .input_sync_reset = "none";
defparam \TDO~I .oe_async_reset = "none";
defparam \TDO~I .oe_power_up = "low";
defparam \TDO~I .oe_register_mode = "none";
defparam \TDO~I .oe_sync_reset = "none";
defparam \TDO~I .operation_mode = "output";
defparam \TDO~I .output_async_reset = "none";
defparam \TDO~I .output_power_up = "low";
defparam \TDO~I .output_register_mode = "none";
defparam \TDO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I2C_SCLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SCLK));
// synopsys translate_off
defparam \I2C_SCLK~I .input_async_reset = "none";
defparam \I2C_SCLK~I .input_power_up = "low";
defparam \I2C_SCLK~I .input_register_mode = "none";
defparam \I2C_SCLK~I .input_sync_reset = "none";
defparam \I2C_SCLK~I .oe_async_reset = "none";
defparam \I2C_SCLK~I .oe_power_up = "low";
defparam \I2C_SCLK~I .oe_register_mode = "none";
defparam \I2C_SCLK~I .oe_sync_reset = "none";
defparam \I2C_SCLK~I .operation_mode = "output";
defparam \I2C_SCLK~I .output_async_reset = "none";
defparam \I2C_SCLK~I .output_power_up = "low";
defparam \I2C_SCLK~I .output_register_mode = "none";
defparam \I2C_SCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PS2_DAT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_DAT));
// synopsys translate_off
defparam \PS2_DAT~I .input_async_reset = "none";
defparam \PS2_DAT~I .input_power_up = "low";
defparam \PS2_DAT~I .input_register_mode = "none";
defparam \PS2_DAT~I .input_sync_reset = "none";
defparam \PS2_DAT~I .oe_async_reset = "none";
defparam \PS2_DAT~I .oe_power_up = "low";
defparam \PS2_DAT~I .oe_register_mode = "none";
defparam \PS2_DAT~I .oe_sync_reset = "none";
defparam \PS2_DAT~I .operation_mode = "input";
defparam \PS2_DAT~I .output_async_reset = "none";
defparam \PS2_DAT~I .output_power_up = "low";
defparam \PS2_DAT~I .output_register_mode = "none";
defparam \PS2_DAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PS2_CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_CLK));
// synopsys translate_off
defparam \PS2_CLK~I .input_async_reset = "none";
defparam \PS2_CLK~I .input_power_up = "low";
defparam \PS2_CLK~I .input_register_mode = "none";
defparam \PS2_CLK~I .input_sync_reset = "none";
defparam \PS2_CLK~I .oe_async_reset = "none";
defparam \PS2_CLK~I .oe_power_up = "low";
defparam \PS2_CLK~I .oe_register_mode = "none";
defparam \PS2_CLK~I .oe_sync_reset = "none";
defparam \PS2_CLK~I .operation_mode = "input";
defparam \PS2_CLK~I .output_async_reset = "none";
defparam \PS2_CLK~I .output_power_up = "low";
defparam \PS2_CLK~I .output_register_mode = "none";
defparam \PS2_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AUD_ADCDAT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCDAT));
// synopsys translate_off
defparam \AUD_ADCDAT~I .input_async_reset = "none";
defparam \AUD_ADCDAT~I .input_power_up = "low";
defparam \AUD_ADCDAT~I .input_register_mode = "none";
defparam \AUD_ADCDAT~I .input_sync_reset = "none";
defparam \AUD_ADCDAT~I .oe_async_reset = "none";
defparam \AUD_ADCDAT~I .oe_power_up = "low";
defparam \AUD_ADCDAT~I .oe_register_mode = "none";
defparam \AUD_ADCDAT~I .oe_sync_reset = "none";
defparam \AUD_ADCDAT~I .operation_mode = "input";
defparam \AUD_ADCDAT~I .output_async_reset = "none";
defparam \AUD_ADCDAT~I .output_power_up = "low";
defparam \AUD_ADCDAT~I .output_register_mode = "none";
defparam \AUD_ADCDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_DACDAT~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACDAT));
// synopsys translate_off
defparam \AUD_DACDAT~I .input_async_reset = "none";
defparam \AUD_DACDAT~I .input_power_up = "low";
defparam \AUD_DACDAT~I .input_register_mode = "none";
defparam \AUD_DACDAT~I .input_sync_reset = "none";
defparam \AUD_DACDAT~I .oe_async_reset = "none";
defparam \AUD_DACDAT~I .oe_power_up = "low";
defparam \AUD_DACDAT~I .oe_register_mode = "none";
defparam \AUD_DACDAT~I .oe_sync_reset = "none";
defparam \AUD_DACDAT~I .operation_mode = "output";
defparam \AUD_DACDAT~I .output_async_reset = "none";
defparam \AUD_DACDAT~I .output_power_up = "low";
defparam \AUD_DACDAT~I .output_register_mode = "none";
defparam \AUD_DACDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \AUD_XCK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_XCK));
// synopsys translate_off
defparam \AUD_XCK~I .input_async_reset = "none";
defparam \AUD_XCK~I .input_power_up = "low";
defparam \AUD_XCK~I .input_register_mode = "none";
defparam \AUD_XCK~I .input_sync_reset = "none";
defparam \AUD_XCK~I .oe_async_reset = "none";
defparam \AUD_XCK~I .oe_power_up = "low";
defparam \AUD_XCK~I .oe_register_mode = "none";
defparam \AUD_XCK~I .oe_sync_reset = "none";
defparam \AUD_XCK~I .operation_mode = "output";
defparam \AUD_XCK~I .output_async_reset = "none";
defparam \AUD_XCK~I .output_power_up = "low";
defparam \AUD_XCK~I .output_register_mode = "none";
defparam \AUD_XCK~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
