Analysis & Synthesis report for i2cprobe
Tue May 11 17:33:31 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |i2cprobe|i2c_status
 11. State Machine - |i2cprobe|i2c_client:U1|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ram:M1|altsyncram:altsyncram_component|altsyncram_16u3:auto_generated
 17. Parameter Settings for User Entity Instance: pll:P1|pll_0002:pll_inst|altera_pll:altera_pll_i
 18. Parameter Settings for User Entity Instance: ram:M1|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: i2c_client:U1
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "display_to_led7:D1|decdisp:D1|bintobcd:CNV0|bcd_digit:D5"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 11 17:33:31 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; i2cprobe                                    ;
; Top-level Entity Name           ; i2cprobe                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 155                                         ;
; Total pins                      ; 69                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,096                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; i2cprobe           ; i2cprobe           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Optimization Technique                                                          ; Area               ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Auto Shift Register Replacement                                                 ; Always             ; Auto               ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; i2c_client.vhd                   ; yes             ; User VHDL File               ; /home/mito/develop/m5paper/i2cprobe/i2c_client.vhd                                   ;         ;
; display_to_led7.vhd              ; yes             ; User VHDL File               ; /home/mito/develop/m5paper/i2cprobe/display_to_led7.vhd                              ;         ;
; numdisp.vhd                      ; yes             ; User VHDL File               ; /home/mito/develop/m5paper/i2cprobe/numdisp.vhd                                      ;         ;
; detect_rise.vhd                  ; yes             ; User VHDL File               ; /home/mito/develop/m5paper/i2cprobe/detect_rise.vhd                                  ;         ;
; detect_fall.vhd                  ; yes             ; User VHDL File               ; /home/mito/develop/m5paper/i2cprobe/detect_fall.vhd                                  ;         ;
; decdisp.vhd                      ; yes             ; User VHDL File               ; /home/mito/develop/m5paper/i2cprobe/decdisp.vhd                                      ;         ;
; shiftbin16.vhd                   ; yes             ; User VHDL File               ; /home/mito/develop/m5paper/i2cprobe/shiftbin16.vhd                                   ;         ;
; bcd_digit.vhd                    ; yes             ; User VHDL File               ; /home/mito/develop/m5paper/i2cprobe/bcd_digit.vhd                                    ;         ;
; bintobcd.vhd                     ; yes             ; User VHDL File               ; /home/mito/develop/m5paper/i2cprobe/bintobcd.vhd                                     ;         ;
; bintochar.vhd                    ; yes             ; User VHDL File               ; /home/mito/develop/m5paper/i2cprobe/bintochar.vhd                                    ;         ;
; led7decord.vhd                   ; yes             ; User VHDL File               ; /home/mito/develop/m5paper/i2cprobe/led7decord.vhd                                   ;         ;
; reset.vhd                        ; yes             ; User VHDL File               ; /home/mito/develop/m5paper/i2cprobe/reset.vhd                                        ;         ;
; i2cprobe.vhd                     ; yes             ; User VHDL File               ; /home/mito/develop/m5paper/i2cprobe/i2cprobe.vhd                                     ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File   ; /home/mito/develop/m5paper/i2cprobe/pll.vhd                                          ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File        ; /home/mito/develop/m5paper/i2cprobe/pll/pll_0002.v                                   ; pll     ;
; ram.vhd                          ; yes             ; User Wizard-Generated File   ; /home/mito/develop/m5paper/i2cprobe/ram.vhd                                          ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; /home/mito/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/mito/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/mito/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/mito/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/mito/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; /home/mito/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/mito/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/mito/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/mito/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/mito/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_16u3.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/mito/develop/m5paper/i2cprobe/db/altsyncram_16u3.tdf                           ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------+
; Resource                                    ; Usage                                                           ;
+---------------------------------------------+-----------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 138                                                             ;
;                                             ;                                                                 ;
; Combinational ALUT usage for logic          ; 188                                                             ;
;     -- 7 input functions                    ; 15                                                              ;
;     -- 6 input functions                    ; 31                                                              ;
;     -- 5 input functions                    ; 64                                                              ;
;     -- 4 input functions                    ; 50                                                              ;
;     -- <=3 input functions                  ; 28                                                              ;
;                                             ;                                                                 ;
; Dedicated logic registers                   ; 155                                                             ;
;                                             ;                                                                 ;
; I/O pins                                    ; 69                                                              ;
; Total MLAB memory bits                      ; 0                                                               ;
; Total block memory bits                     ; 4096                                                            ;
;                                             ;                                                                 ;
; Total DSP Blocks                            ; 0                                                               ;
;                                             ;                                                                 ;
; Total PLLs                                  ; 1                                                               ;
;     -- PLLs                                 ; 1                                                               ;
;                                             ;                                                                 ;
; Maximum fan-out node                        ; pll:P1|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 172                                                             ;
; Total fan-out                               ; 1805                                                            ;
; Average fan-out                             ; 3.62                                                            ;
+---------------------------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                             ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+-----------------+--------------+
; |i2cprobe                                 ; 188 (23)            ; 155 (40)                  ; 4096              ; 0          ; 69   ; 0            ; |i2cprobe                                                                       ; i2cprobe        ; work         ;
;    |display_to_led7:D1|                   ; 118 (79)            ; 63 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1                                                    ; display_to_led7 ; work         ;
;       |decdisp:D1|                        ; 38 (3)              ; 63 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1|decdisp:D1                                         ; decdisp         ; work         ;
;          |bintobcd:CNV0|                  ; 33 (0)              ; 42 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1|decdisp:D1|bintobcd:CNV0                           ; bintobcd        ; work         ;
;             |bcd_digit:D1|                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1|decdisp:D1|bintobcd:CNV0|bcd_digit:D1              ; bcd_digit       ; work         ;
;             |bcd_digit:D2|                ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1|decdisp:D1|bintobcd:CNV0|bcd_digit:D2              ; bcd_digit       ; work         ;
;             |bcd_digit:D3|                ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1|decdisp:D1|bintobcd:CNV0|bcd_digit:D3              ; bcd_digit       ; work         ;
;             |bcd_digit:D4|                ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1|decdisp:D1|bintobcd:CNV0|bcd_digit:D4              ; bcd_digit       ; work         ;
;             |bcd_digit:D5|                ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1|decdisp:D1|bintobcd:CNV0|bcd_digit:D5              ; bcd_digit       ; work         ;
;             |shiftbin16:B1|               ; 9 (9)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1|decdisp:D1|bintobcd:CNV0|shiftbin16:B1             ; shiftbin16      ; work         ;
;          |numdisp:LED7_0|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1|decdisp:D1|numdisp:LED7_0                          ; numdisp         ; work         ;
;             |led7decode:L2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1|decdisp:D1|numdisp:LED7_0|led7decode:L2            ; led7decode      ; work         ;
;          |numdisp:LED7_3|                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1|decdisp:D1|numdisp:LED7_3                          ; numdisp         ; work         ;
;             |led7decode:L2|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1|decdisp:D1|numdisp:LED7_3|led7decode:L2            ; led7decode      ; work         ;
;       |numdisp:BD4|                       ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1|numdisp:BD4                                        ; numdisp         ; work         ;
;          |led7decode:L2|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|display_to_led7:D1|numdisp:BD4|led7decode:L2                          ; led7decode      ; work         ;
;    |i2c_client:U1|                        ; 38 (36)             ; 45 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|i2c_client:U1                                                         ; i2c_client      ; work         ;
;       |detect_fall:U2|                    ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|i2c_client:U1|detect_fall:U2                                          ; detect_fall     ; work         ;
;       |detect_fall:U4|                    ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|i2c_client:U1|detect_fall:U4                                          ; detect_fall     ; work         ;
;       |detect_rise:U1|                    ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|i2c_client:U1|detect_rise:U1                                          ; detect_rise     ; work         ;
;       |detect_rise:U3|                    ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|i2c_client:U1|detect_rise:U3                                          ; detect_rise     ; work         ;
;    |pll:P1|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|pll:P1                                                                ; pll             ; pll          ;
;       |pll_0002:pll_inst|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|pll:P1|pll_0002:pll_inst                                              ; pll_0002        ; pll          ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|pll:P1|pll_0002:pll_inst|altera_pll:altera_pll_i                      ; altera_pll      ; work         ;
;    |ram:M1|                               ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |i2cprobe|ram:M1                                                                ; ram             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |i2cprobe|ram:M1|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_16u3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |i2cprobe|ram:M1|altsyncram:altsyncram_component|altsyncram_16u3:auto_generated ; altsyncram_16u3 ; work         ;
;    |reset:P2|                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |i2cprobe|reset:P2                                                              ; reset           ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                     ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ram:M1|altsyncram:altsyncram_component|altsyncram_16u3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                              ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |i2cprobe|ram:M1 ; ram.vhd         ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |i2cprobe|pll:P1 ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |i2cprobe|i2c_status                                                                                                              ;
+----------------------+----------------------+----------------------+---------------------+--------------------+-----------------+-----------------+
; Name                 ; i2c_status.busy_wait ; i2c_status.mem_write ; i2c_status.data_low ; i2c_status.data_hi ; i2c_status.addr ; i2c_status.idle ;
+----------------------+----------------------+----------------------+---------------------+--------------------+-----------------+-----------------+
; i2c_status.idle      ; 0                    ; 0                    ; 0                   ; 0                  ; 0               ; 0               ;
; i2c_status.addr      ; 0                    ; 0                    ; 0                   ; 0                  ; 1               ; 1               ;
; i2c_status.data_hi   ; 0                    ; 0                    ; 0                   ; 1                  ; 0               ; 1               ;
; i2c_status.data_low  ; 0                    ; 0                    ; 1                   ; 0                  ; 0               ; 1               ;
; i2c_status.mem_write ; 0                    ; 1                    ; 0                   ; 0                  ; 0               ; 1               ;
; i2c_status.busy_wait ; 1                    ; 0                    ; 0                   ; 0                  ; 0               ; 1               ;
+----------------------+----------------------+----------------------+---------------------+--------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |i2cprobe|i2c_client:U1|state                                                                                                                             ;
+--------------------+------------+-----------------+--------------------+----------------+-----------------+--------------------+----------------+------------+------------+
; Name               ; state.stop ; state.send_recv ; state.ack_data_end ; state.ack_data ; state.recv_data ; state.ack_addr_end ; state.ack_addr ; state.addr ; state.idle ;
+--------------------+------------+-----------------+--------------------+----------------+-----------------+--------------------+----------------+------------+------------+
; state.idle         ; 0          ; 0               ; 0                  ; 0              ; 0               ; 0                  ; 0              ; 0          ; 0          ;
; state.addr         ; 0          ; 0               ; 0                  ; 0              ; 0               ; 0                  ; 0              ; 1          ; 1          ;
; state.ack_addr     ; 0          ; 0               ; 0                  ; 0              ; 0               ; 0                  ; 1              ; 0          ; 1          ;
; state.ack_addr_end ; 0          ; 0               ; 0                  ; 0              ; 0               ; 1                  ; 0              ; 0          ; 1          ;
; state.recv_data    ; 0          ; 0               ; 0                  ; 0              ; 1               ; 0                  ; 0              ; 0          ; 1          ;
; state.ack_data     ; 0          ; 0               ; 0                  ; 1              ; 0               ; 0                  ; 0              ; 0          ; 1          ;
; state.ack_data_end ; 0          ; 0               ; 1                  ; 0              ; 0               ; 0                  ; 0              ; 0          ; 1          ;
; state.send_recv    ; 0          ; 1               ; 0                  ; 0              ; 0               ; 0                  ; 0              ; 0          ; 1          ;
; state.stop         ; 1          ; 0               ; 0                  ; 0              ; 0               ; 0                  ; 0              ; 0          ; 1          ;
+--------------------+------------+-----------------+--------------------+----------------+-----------------+--------------------+----------------+------------+------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; i2c_err_cnt[4..7]                     ; Lost fanout        ;
; i2c_recv_cnt[5..7]                    ; Lost fanout        ;
; Total Number of Removed Registers = 7 ;                    ;
+---------------------------------------+--------------------+


+---------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                           ;
+-----------------+--------------------+------------------------------------------------+
; Register name   ; Reason for Removal ; Registers Removed due to This Register         ;
+-----------------+--------------------+------------------------------------------------+
; i2c_err_cnt[7]  ; Lost Fanouts       ; i2c_err_cnt[6], i2c_err_cnt[5], i2c_err_cnt[4] ;
; i2c_recv_cnt[7] ; Lost Fanouts       ; i2c_recv_cnt[6], i2c_recv_cnt[5]               ;
+-----------------+--------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 155   ;
; Number of registers using Synchronous Clear  ; 53    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 7     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 106   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |i2cprobe|i2c_recv_cnt[1]                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |i2cprobe|display_to_led7:D1|decdisp:D1|bintobcd:CNV0|bcd_digit:D5|bcd[3]       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |i2cprobe|display_to_led7:D1|decdisp:D1|bintobcd:CNV0|shiftbin16:B1|cnt[4]      ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |i2cprobe|display_to_led7:D1|decdisp:D1|bintobcd:CNV0|shiftbin16:B1|shiftreg[5] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |i2cprobe|i2c_client:U1|shift_reg[5]                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |i2cprobe|wrdata[9]                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |i2cprobe|wrdata[7]                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |i2cprobe|wraddress[4]                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |i2cprobe|i2c_client:U1|bit_cnt[3]                                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |i2cprobe|i2c_status                                                            ;
; 14:1               ; 3 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |i2cprobe|display_to_led7:D1|hex5[2]                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |i2cprobe|display_to_led7:D1|hex5[5]                                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |i2cprobe|i2c_client:U1|state                                                   ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |i2cprobe|i2c_client:U1|state                                                   ;
; 26:1               ; 3 bits    ; 51 LEs        ; 51 LEs               ; 0 LEs                  ; No         ; |i2cprobe|display_to_led7:D1|hex0[6]                                            ;
; 26:1               ; 3 bits    ; 51 LEs        ; 51 LEs               ; 0 LEs                  ; No         ; |i2cprobe|display_to_led7:D1|hex1[1]                                            ;
; 26:1               ; 3 bits    ; 51 LEs        ; 51 LEs               ; 0 LEs                  ; No         ; |i2cprobe|display_to_led7:D1|hex2[1]                                            ;
; 26:1               ; 3 bits    ; 51 LEs        ; 51 LEs               ; 0 LEs                  ; No         ; |i2cprobe|display_to_led7:D1|hex3[2]                                            ;
; 26:1               ; 3 bits    ; 51 LEs        ; 51 LEs               ; 0 LEs                  ; No         ; |i2cprobe|display_to_led7:D1|hex4[6]                                            ;
; 30:1               ; 2 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |i2cprobe|display_to_led7:D1|hex0[4]                                            ;
; 30:1               ; 2 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |i2cprobe|display_to_led7:D1|hex1[5]                                            ;
; 30:1               ; 2 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |i2cprobe|display_to_led7:D1|hex2[5]                                            ;
; 30:1               ; 2 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |i2cprobe|display_to_led7:D1|hex3[5]                                            ;
; 30:1               ; 2 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |i2cprobe|display_to_led7:D1|hex4[4]                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for ram:M1|altsyncram:altsyncram_component|altsyncram_16u3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:P1|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------+
; Parameter Name                       ; Value                  ; Type                          ;
+--------------------------------------+------------------------+-------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                        ;
; fractional_vco_multiplier            ; false                  ; String                        ;
; pll_type                             ; General                ; String                        ;
; pll_subtype                          ; General                ; String                        ;
; number_of_clocks                     ; 1                      ; Signed Integer                ;
; operation_mode                       ; direct                 ; String                        ;
; deserialization_factor               ; 4                      ; Signed Integer                ;
; data_rate                            ; 0                      ; Signed Integer                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                        ;
; phase_shift0                         ; 0 ps                   ; String                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                ;
; output_clock_frequency1              ; 0 MHz                  ; String                        ;
; phase_shift1                         ; 0 ps                   ; String                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                ;
; output_clock_frequency2              ; 0 MHz                  ; String                        ;
; phase_shift2                         ; 0 ps                   ; String                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                ;
; output_clock_frequency3              ; 0 MHz                  ; String                        ;
; phase_shift3                         ; 0 ps                   ; String                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                ;
; output_clock_frequency4              ; 0 MHz                  ; String                        ;
; phase_shift4                         ; 0 ps                   ; String                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                ;
; output_clock_frequency5              ; 0 MHz                  ; String                        ;
; phase_shift5                         ; 0 ps                   ; String                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                ;
; output_clock_frequency6              ; 0 MHz                  ; String                        ;
; phase_shift6                         ; 0 ps                   ; String                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                ;
; output_clock_frequency7              ; 0 MHz                  ; String                        ;
; phase_shift7                         ; 0 ps                   ; String                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                ;
; output_clock_frequency8              ; 0 MHz                  ; String                        ;
; phase_shift8                         ; 0 ps                   ; String                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                ;
; output_clock_frequency9              ; 0 MHz                  ; String                        ;
; phase_shift9                         ; 0 ps                   ; String                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                ;
; output_clock_frequency10             ; 0 MHz                  ; String                        ;
; phase_shift10                        ; 0 ps                   ; String                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                ;
; output_clock_frequency11             ; 0 MHz                  ; String                        ;
; phase_shift11                        ; 0 ps                   ; String                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                ;
; output_clock_frequency12             ; 0 MHz                  ; String                        ;
; phase_shift12                        ; 0 ps                   ; String                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                ;
; output_clock_frequency13             ; 0 MHz                  ; String                        ;
; phase_shift13                        ; 0 ps                   ; String                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                ;
; output_clock_frequency14             ; 0 MHz                  ; String                        ;
; phase_shift14                        ; 0 ps                   ; String                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                ;
; output_clock_frequency15             ; 0 MHz                  ; String                        ;
; phase_shift15                        ; 0 ps                   ; String                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                ;
; output_clock_frequency16             ; 0 MHz                  ; String                        ;
; phase_shift16                        ; 0 ps                   ; String                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                ;
; output_clock_frequency17             ; 0 MHz                  ; String                        ;
; phase_shift17                        ; 0 ps                   ; String                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                ;
; clock_name_0                         ;                        ; String                        ;
; clock_name_1                         ;                        ; String                        ;
; clock_name_2                         ;                        ; String                        ;
; clock_name_3                         ;                        ; String                        ;
; clock_name_4                         ;                        ; String                        ;
; clock_name_5                         ;                        ; String                        ;
; clock_name_6                         ;                        ; String                        ;
; clock_name_7                         ;                        ; String                        ;
; clock_name_8                         ;                        ; String                        ;
; clock_name_global_0                  ; false                  ; String                        ;
; clock_name_global_1                  ; false                  ; String                        ;
; clock_name_global_2                  ; false                  ; String                        ;
; clock_name_global_3                  ; false                  ; String                        ;
; clock_name_global_4                  ; false                  ; String                        ;
; clock_name_global_5                  ; false                  ; String                        ;
; clock_name_global_6                  ; false                  ; String                        ;
; clock_name_global_7                  ; false                  ; String                        ;
; clock_name_global_8                  ; false                  ; String                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                ;
; m_cnt_bypass_en                      ; false                  ; String                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                ;
; n_cnt_bypass_en                      ; false                  ; String                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en0                     ; false                  ; String                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en1                     ; false                  ; String                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en2                     ; false                  ; String                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en3                     ; false                  ; String                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en4                     ; false                  ; String                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en5                     ; false                  ; String                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en6                     ; false                  ; String                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en7                     ; false                  ; String                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en8                     ; false                  ; String                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en9                     ; false                  ; String                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en10                    ; false                  ; String                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en11                    ; false                  ; String                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en12                    ; false                  ; String                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en13                    ; false                  ; String                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en14                    ; false                  ; String                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en15                    ; false                  ; String                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en16                    ; false                  ; String                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en17                    ; false                  ; String                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                ;
; pll_vco_div                          ; 1                      ; Signed Integer                ;
; pll_slf_rst                          ; false                  ; String                        ;
; pll_bw_sel                           ; low                    ; String                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                ;
; pll_fractional_division              ; 1                      ; Signed Integer                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                        ;
; mimic_fbclk_type                     ; gclk                   ; String                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                ;
; refclk1_frequency                    ; 0 MHz                  ; String                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                        ;
+--------------------------------------+------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:M1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 16                   ; Signed Integer          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 16                   ; Signed Integer          ;
; WIDTHAD_B                          ; 8                    ; Signed Integer          ;
; NUMWORDS_B                         ; 256                  ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_16u3      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_client:U1 ;
+----------------+---------+---------------------------------+
; Parameter Name ; Value   ; Type                            ;
+----------------+---------+---------------------------------+
; i2c_addr       ; 0001000 ; Unsigned Binary                 ;
+----------------+---------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; ram:M1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 16                                     ;
;     -- NUMWORDS_A                         ; 256                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 16                                     ;
;     -- NUMWORDS_B                         ; 256                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_to_led7:D1|decdisp:D1|bintobcd:CNV0|bcd_digit:D5"                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; modout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 155                         ;
;     CLR               ; 1                           ;
;     ENA               ; 36                          ;
;     ENA CLR           ; 6                           ;
;     ENA SCLR          ; 49                          ;
;     ENA SLD           ; 15                          ;
;     SCLR              ; 4                           ;
;     SLD               ; 1                           ;
;     plain             ; 43                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 188                         ;
;     arith             ; 15                          ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 2                           ;
;     extend            ; 15                          ;
;         7 data inputs ; 15                          ;
;     normal            ; 158                         ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 50                          ;
;         5 data inputs ; 64                          ;
;         6 data inputs ; 31                          ;
; boundary_port         ; 69                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue May 11 17:33:21 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off i2cprobe -c i2cprobe
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file i2c_client.vhd
    Info (12022): Found design unit 1: i2c_client-RTL File: /home/mito/develop/m5paper/i2cprobe/i2c_client.vhd Line: 16
    Info (12023): Found entity 1: i2c_client File: /home/mito/develop/m5paper/i2cprobe/i2c_client.vhd Line: 5
Info (12021): Found 4 design units, including 2 entities, in source file measure_i2c_puls.vhd
    Info (12022): Found design unit 1: rise_span-RTL File: /home/mito/develop/m5paper/i2cprobe/measure_i2c_puls.vhd Line: 14
    Info (12022): Found design unit 2: measure_i2c_puls-RTL File: /home/mito/develop/m5paper/i2cprobe/measure_i2c_puls.vhd Line: 75
    Info (12023): Found entity 1: rise_span File: /home/mito/develop/m5paper/i2cprobe/measure_i2c_puls.vhd Line: 5
    Info (12023): Found entity 2: measure_i2c_puls File: /home/mito/develop/m5paper/i2cprobe/measure_i2c_puls.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file display_to_led7.vhd
    Info (12022): Found design unit 1: display_to_led7-RTL File: /home/mito/develop/m5paper/i2cprobe/display_to_led7.vhd Line: 18
    Info (12023): Found entity 1: display_to_led7 File: /home/mito/develop/m5paper/i2cprobe/display_to_led7.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file numdisp.vhd
    Info (12022): Found design unit 1: numdisp-RTL File: /home/mito/develop/m5paper/i2cprobe/numdisp.vhd Line: 9
    Info (12023): Found entity 1: numdisp File: /home/mito/develop/m5paper/i2cprobe/numdisp.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file detect_rise.vhd
    Info (12022): Found design unit 1: detect_rise-RTL File: /home/mito/develop/m5paper/i2cprobe/detect_rise.vhd Line: 11
    Info (12023): Found entity 1: detect_rise File: /home/mito/develop/m5paper/i2cprobe/detect_rise.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file detect_fall.vhd
    Info (12022): Found design unit 1: detect_fall-RTL File: /home/mito/develop/m5paper/i2cprobe/detect_fall.vhd Line: 11
    Info (12023): Found entity 1: detect_fall File: /home/mito/develop/m5paper/i2cprobe/detect_fall.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decdisp.vhd
    Info (12022): Found design unit 1: decdisp-RTL File: /home/mito/develop/m5paper/i2cprobe/decdisp.vhd Line: 15
    Info (12023): Found entity 1: decdisp File: /home/mito/develop/m5paper/i2cprobe/decdisp.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shiftbin16.vhd
    Info (12022): Found design unit 1: shiftbin16-RTL File: /home/mito/develop/m5paper/i2cprobe/shiftbin16.vhd Line: 13
    Info (12023): Found entity 1: shiftbin16 File: /home/mito/develop/m5paper/i2cprobe/shiftbin16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bcd_digit.vhd
    Info (12022): Found design unit 1: bcd_digit-RTL File: /home/mito/develop/m5paper/i2cprobe/bcd_digit.vhd Line: 13
    Info (12023): Found entity 1: bcd_digit File: /home/mito/develop/m5paper/i2cprobe/bcd_digit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bintobcd.vhd
    Info (12022): Found design unit 1: bintobcd-RTL File: /home/mito/develop/m5paper/i2cprobe/bintobcd.vhd Line: 16
    Info (12023): Found entity 1: bintobcd File: /home/mito/develop/m5paper/i2cprobe/bintobcd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bintochar.vhd
    Info (12022): Found design unit 1: bintochar-RTL File: /home/mito/develop/m5paper/i2cprobe/bintochar.vhd Line: 10
    Info (12023): Found entity 1: bintochar File: /home/mito/develop/m5paper/i2cprobe/bintochar.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file led7decord.vhd
    Info (12022): Found design unit 1: led7decode-RTL File: /home/mito/develop/m5paper/i2cprobe/led7decord.vhd Line: 9
    Info (12023): Found entity 1: led7decode File: /home/mito/develop/m5paper/i2cprobe/led7decord.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reset.vhd
    Info (12022): Found design unit 1: reset-RTL File: /home/mito/develop/m5paper/i2cprobe/reset.vhd Line: 10
    Info (12023): Found entity 1: reset File: /home/mito/develop/m5paper/i2cprobe/reset.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file i2cprobe.vhd
    Info (12022): Found design unit 1: i2cprobe-RTL File: /home/mito/develop/m5paper/i2cprobe/i2cprobe.vhd Line: 20
    Info (12023): Found entity 1: i2cprobe File: /home/mito/develop/m5paper/i2cprobe/i2cprobe.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-rtl File: /home/mito/develop/m5paper/i2cprobe/pll.vhd Line: 20
    Info (12023): Found entity 1: pll File: /home/mito/develop/m5paper/i2cprobe/pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: /home/mito/develop/m5paper/i2cprobe/pll/pll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: /home/mito/develop/m5paper/i2cprobe/ram.vhd Line: 56
    Info (12023): Found entity 1: ram File: /home/mito/develop/m5paper/i2cprobe/ram.vhd Line: 43
Info (12127): Elaborating entity "i2cprobe" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:P1" File: /home/mito/develop/m5paper/i2cprobe/i2cprobe.vhd Line: 86
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:P1|pll_0002:pll_inst" File: /home/mito/develop/m5paper/i2cprobe/pll.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:P1|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/mito/develop/m5paper/i2cprobe/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:P1|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/mito/develop/m5paper/i2cprobe/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:P1|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/mito/develop/m5paper/i2cprobe/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "reset" for hierarchy "reset:P2" File: /home/mito/develop/m5paper/i2cprobe/i2cprobe.vhd Line: 87
Info (12128): Elaborating entity "ram" for hierarchy "ram:M1" File: /home/mito/develop/m5paper/i2cprobe/i2cprobe.vhd Line: 89
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:M1|altsyncram:altsyncram_component" File: /home/mito/develop/m5paper/i2cprobe/ram.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "ram:M1|altsyncram:altsyncram_component" File: /home/mito/develop/m5paper/i2cprobe/ram.vhd Line: 63
Info (12133): Instantiated megafunction "ram:M1|altsyncram:altsyncram_component" with the following parameter: File: /home/mito/develop/m5paper/i2cprobe/ram.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_16u3.tdf
    Info (12023): Found entity 1: altsyncram_16u3 File: /home/mito/develop/m5paper/i2cprobe/db/altsyncram_16u3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_16u3" for hierarchy "ram:M1|altsyncram:altsyncram_component|altsyncram_16u3:auto_generated" File: /home/mito/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "display_to_led7" for hierarchy "display_to_led7:D1" File: /home/mito/develop/m5paper/i2cprobe/i2cprobe.vhd Line: 91
Info (12128): Elaborating entity "decdisp" for hierarchy "display_to_led7:D1|decdisp:D1" File: /home/mito/develop/m5paper/i2cprobe/display_to_led7.vhd Line: 41
Info (12128): Elaborating entity "bintobcd" for hierarchy "display_to_led7:D1|decdisp:D1|bintobcd:CNV0" File: /home/mito/develop/m5paper/i2cprobe/decdisp.vhd Line: 42
Info (12128): Elaborating entity "shiftbin16" for hierarchy "display_to_led7:D1|decdisp:D1|bintobcd:CNV0|shiftbin16:B1" File: /home/mito/develop/m5paper/i2cprobe/bintobcd.vhd Line: 39
Info (12128): Elaborating entity "bcd_digit" for hierarchy "display_to_led7:D1|decdisp:D1|bintobcd:CNV0|bcd_digit:D1" File: /home/mito/develop/m5paper/i2cprobe/bintobcd.vhd Line: 40
Info (12128): Elaborating entity "numdisp" for hierarchy "display_to_led7:D1|decdisp:D1|numdisp:LED7_0" File: /home/mito/develop/m5paper/i2cprobe/decdisp.vhd Line: 44
Info (12128): Elaborating entity "bintochar" for hierarchy "display_to_led7:D1|decdisp:D1|numdisp:LED7_0|bintochar:L1" File: /home/mito/develop/m5paper/i2cprobe/numdisp.vhd Line: 32
Info (12128): Elaborating entity "led7decode" for hierarchy "display_to_led7:D1|decdisp:D1|numdisp:LED7_0|led7decode:L2" File: /home/mito/develop/m5paper/i2cprobe/numdisp.vhd Line: 33
Info (12128): Elaborating entity "i2c_client" for hierarchy "i2c_client:U1" File: /home/mito/develop/m5paper/i2cprobe/i2cprobe.vhd Line: 96
Info (12128): Elaborating entity "detect_rise" for hierarchy "i2c_client:U1|detect_rise:U1" File: /home/mito/develop/m5paper/i2cprobe/i2c_client.vhd Line: 41
Info (12128): Elaborating entity "detect_fall" for hierarchy "i2c_client:U1|detect_fall:U2" File: /home/mito/develop/m5paper/i2cprobe/i2c_client.vhd Line: 42
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "area" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[8]" File: /home/mito/develop/m5paper/i2cprobe/i2cprobe.vhd Line: 7
    Warning (15610): No output dependent on input pin "key[2]" File: /home/mito/develop/m5paper/i2cprobe/i2cprobe.vhd Line: 8
    Warning (15610): No output dependent on input pin "key[3]" File: /home/mito/develop/m5paper/i2cprobe/i2cprobe.vhd Line: 8
Info (21057): Implemented 365 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 279 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 511 megabytes
    Info: Processing ended: Tue May 11 17:33:31 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:24


