\hypertarget{group___peripheral__declaration}{}\doxysection{Peripheral\+\_\+declaration}
\label{group___peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{T\+I\+M2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{T\+I\+M3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{T\+I\+M4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{T\+I\+M5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{T\+I\+M6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{T\+I\+M7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{T\+I\+M12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{T\+I\+M13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{T\+I\+M14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{R\+TC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{R\+T\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{W\+W\+DG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{W\+W\+D\+G\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{I\+W\+DG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}{I2\+S2ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{S\+P\+I2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{S\+P\+I3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}{I2\+S3ext}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{U\+S\+A\+R\+T2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{U\+S\+A\+R\+T3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{U\+A\+R\+T4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{U\+A\+R\+T5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{C\+A\+N1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{C\+A\+N2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{P\+WR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{P\+W\+R\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{D\+A\+C1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{D\+AC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}}) /$\ast$ Kept for legacy purpose $\ast$/
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{T\+I\+M1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{T\+I\+M8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{U\+S\+A\+R\+T1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{U\+S\+A\+R\+T6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{A\+D\+C1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{A\+D\+C2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{A\+D\+C3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{A\+D\+C123\+\_\+\+C\+O\+M\+M\+ON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{A\+D\+C123\+\_\+\+C\+O\+M\+M\+O\+N\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{A\+DC}}~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{A\+D\+C123\+\_\+\+C\+O\+M\+M\+ON}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{S\+D\+IO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{S\+D\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{S\+P\+I1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{S\+Y\+S\+C\+FG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{E\+X\+TI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{E\+X\+T\+I\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{T\+I\+M9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{T\+I\+M10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{T\+I\+M11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{G\+P\+I\+OA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{G\+P\+I\+OB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{G\+P\+I\+OC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{G\+P\+I\+OD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{G\+P\+I\+OE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{G\+P\+I\+OF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{G\+P\+I\+OG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{G\+P\+I\+OH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{G\+P\+I\+OI}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{C\+RC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{C\+R\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{R\+C\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{F\+L\+A\+SH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{F\+L\+A\+S\+H\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{D\+M\+A1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{D\+M\+A1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{D\+M\+A1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{D\+M\+A1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{D\+M\+A1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{D\+M\+A1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{D\+M\+A1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{D\+M\+A1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{D\+M\+A1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{D\+M\+A2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{D\+M\+A2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{D\+M\+A2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{D\+M\+A2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{D\+M\+A2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{D\+M\+A2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{D\+M\+A2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{D\+M\+A2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{D\+M\+A2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}{E\+TH}}~((\mbox{\hyperlink{struct_e_t_h___type_def}{E\+T\+H\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}{D\+C\+MI}}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{D\+C\+M\+I\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{D\+C\+M\+I\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{R\+NG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{R\+N\+G\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}{F\+S\+M\+C\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}{F\+S\+M\+C\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3}}~((\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}{F\+S\+M\+C\+\_\+\+Bank4}}~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{D\+B\+G\+M\+CU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+HS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}\label{group___peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC@{ADC}}
\index{ADC@{ADC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC}{ADC}}
{\footnotesize\ttfamily \#define A\+DC~\mbox{\hyperlink{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}{A\+D\+C123\+\_\+\+C\+O\+M\+M\+ON}}}



Definition at line 1095 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC1}{ADC1}}
{\footnotesize\ttfamily \#define A\+D\+C1~((\mbox{\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{A\+D\+C1\+\_\+\+B\+A\+SE}})}



Definition at line 1090 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}\label{group___peripheral__declaration_ga813de18391e45c0854aafd470c2d547f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC123\_COMMON@{ADC123\_COMMON}}
\index{ADC123\_COMMON@{ADC123\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC123\_COMMON}{ADC123\_COMMON}}
{\footnotesize\ttfamily \#define A\+D\+C123\+\_\+\+C\+O\+M\+M\+ON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga58b9980508ab28022e3be7edc4eda72e}{A\+D\+C123\+\_\+\+C\+O\+M\+M\+O\+N\+\_\+\+B\+A\+SE}})}



Definition at line 1093 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC2}{ADC2}}
{\footnotesize\ttfamily \#define A\+D\+C2~((\mbox{\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{A\+D\+C2\+\_\+\+B\+A\+SE}})}



Definition at line 1091 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC3}{ADC3}}
{\footnotesize\ttfamily \#define A\+D\+C3~((\mbox{\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{A\+D\+C3\+\_\+\+B\+A\+SE}})}



Definition at line 1092 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CAN1}{CAN1}}
{\footnotesize\ttfamily \#define C\+A\+N1~((\mbox{\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{C\+A\+N1\+\_\+\+B\+A\+SE}})}



Definition at line 1081 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CAN2}{CAN2}}
{\footnotesize\ttfamily \#define C\+A\+N2~((\mbox{\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{C\+A\+N2\+\_\+\+B\+A\+SE}})}



Definition at line 1082 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CRC}{CRC}}
{\footnotesize\ttfamily \#define C\+RC~((\mbox{\hyperlink{struct_c_r_c___type_def}{C\+R\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{C\+R\+C\+\_\+\+B\+A\+SE}})}



Definition at line 1112 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DAC}{DAC}}
{\footnotesize\ttfamily \#define D\+AC~((\mbox{\hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}}) /$\ast$ Kept for legacy purpose $\ast$/}



Definition at line 1085 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DAC1}{DAC1}}
{\footnotesize\ttfamily \#define D\+A\+C1~((\mbox{\hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{D\+A\+C\+\_\+\+B\+A\+SE}})}



Definition at line 1084 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}}
{\footnotesize\ttfamily \#define D\+B\+G\+M\+CU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{D\+B\+G\+M\+C\+U\+\_\+\+B\+A\+SE}})}



Definition at line 1140 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}\label{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DCMI@{DCMI}}
\index{DCMI@{DCMI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DCMI}{DCMI}}
{\footnotesize\ttfamily \#define D\+C\+MI~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{D\+C\+M\+I\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{D\+C\+M\+I\+\_\+\+B\+A\+SE}})}



Definition at line 1134 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1}{DMA1}}
{\footnotesize\ttfamily \#define D\+M\+A1~((\mbox{\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{D\+M\+A1\+\_\+\+B\+A\+SE}})}



Definition at line 1115 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{D\+M\+A1\+\_\+\+Stream0\+\_\+\+B\+A\+SE}})}



Definition at line 1116 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{D\+M\+A1\+\_\+\+Stream1\+\_\+\+B\+A\+SE}})}



Definition at line 1117 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{D\+M\+A1\+\_\+\+Stream2\+\_\+\+B\+A\+SE}})}



Definition at line 1118 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{D\+M\+A1\+\_\+\+Stream3\+\_\+\+B\+A\+SE}})}



Definition at line 1119 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{D\+M\+A1\+\_\+\+Stream4\+\_\+\+B\+A\+SE}})}



Definition at line 1120 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{D\+M\+A1\+\_\+\+Stream5\+\_\+\+B\+A\+SE}})}



Definition at line 1121 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{D\+M\+A1\+\_\+\+Stream6\+\_\+\+B\+A\+SE}})}



Definition at line 1122 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}}
{\footnotesize\ttfamily \#define D\+M\+A1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{D\+M\+A1\+\_\+\+Stream7\+\_\+\+B\+A\+SE}})}



Definition at line 1123 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2}{DMA2}}
{\footnotesize\ttfamily \#define D\+M\+A2~((\mbox{\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{D\+M\+A2\+\_\+\+B\+A\+SE}})}



Definition at line 1124 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{D\+M\+A2\+\_\+\+Stream0\+\_\+\+B\+A\+SE}})}



Definition at line 1125 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{D\+M\+A2\+\_\+\+Stream1\+\_\+\+B\+A\+SE}})}



Definition at line 1126 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{D\+M\+A2\+\_\+\+Stream2\+\_\+\+B\+A\+SE}})}



Definition at line 1127 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{D\+M\+A2\+\_\+\+Stream3\+\_\+\+B\+A\+SE}})}



Definition at line 1128 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{D\+M\+A2\+\_\+\+Stream4\+\_\+\+B\+A\+SE}})}



Definition at line 1129 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{D\+M\+A2\+\_\+\+Stream5\+\_\+\+B\+A\+SE}})}



Definition at line 1130 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{D\+M\+A2\+\_\+\+Stream6\+\_\+\+B\+A\+SE}})}



Definition at line 1131 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}}
{\footnotesize\ttfamily \#define D\+M\+A2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{D\+M\+A2\+\_\+\+Stream7\+\_\+\+B\+A\+SE}})}



Definition at line 1132 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ETH@{ETH}}
\index{ETH@{ETH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ETH}{ETH}}
{\footnotesize\ttfamily \#define E\+TH~((\mbox{\hyperlink{struct_e_t_h___type_def}{E\+T\+H\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{E\+T\+H\+\_\+\+B\+A\+SE}})}



Definition at line 1133 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{EXTI}{EXTI}}
{\footnotesize\ttfamily \#define E\+X\+TI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{E\+X\+T\+I\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{E\+X\+T\+I\+\_\+\+B\+A\+SE}})}



Definition at line 1099 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FLASH}{FLASH}}
{\footnotesize\ttfamily \#define F\+L\+A\+SH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{F\+L\+A\+S\+H\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{F\+L\+A\+S\+H\+\_\+\+R\+\_\+\+B\+A\+SE}})}



Definition at line 1114 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\label{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1@{FSMC\_Bank1}}
\index{FSMC\_Bank1@{FSMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FSMC\_Bank1}{FSMC\_Bank1}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+R\+\_\+\+B\+A\+SE}})}



Definition at line 1136 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\label{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1E@{FSMC\_Bank1E}}
\index{FSMC\_Bank1E@{FSMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FSMC\_Bank1E}{FSMC\_Bank1E}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+B\+A\+SE}})}



Definition at line 1137 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d}\label{group___peripheral__declaration_ga37d7365ac249959b103d7b91d74e776d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank2\_3@{FSMC\_Bank2\_3}}
\index{FSMC\_Bank2\_3@{FSMC\_Bank2\_3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FSMC\_Bank2\_3}{FSMC\_Bank2\_3}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank2\+\_\+3~((\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga851707a200f63e03c336073706fdce1d}{F\+S\+M\+C\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+B\+A\+SE}})}



Definition at line 1138 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}\label{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank4@{FSMC\_Bank4}}
\index{FSMC\_Bank4@{FSMC\_Bank4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FSMC\_Bank4}{FSMC\_Bank4}}
{\footnotesize\ttfamily \#define F\+S\+M\+C\+\_\+\+Bank4~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+R\+\_\+\+B\+A\+SE}})}



Definition at line 1139 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOA}{GPIOA}}
{\footnotesize\ttfamily \#define G\+P\+I\+OA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{G\+P\+I\+O\+A\+\_\+\+B\+A\+SE}})}



Definition at line 1103 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOB}{GPIOB}}
{\footnotesize\ttfamily \#define G\+P\+I\+OB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{G\+P\+I\+O\+B\+\_\+\+B\+A\+SE}})}



Definition at line 1104 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOC}{GPIOC}}
{\footnotesize\ttfamily \#define G\+P\+I\+OC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{G\+P\+I\+O\+C\+\_\+\+B\+A\+SE}})}



Definition at line 1105 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOD}{GPIOD}}
{\footnotesize\ttfamily \#define G\+P\+I\+OD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{G\+P\+I\+O\+D\+\_\+\+B\+A\+SE}})}



Definition at line 1106 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOE}{GPIOE}}
{\footnotesize\ttfamily \#define G\+P\+I\+OE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{G\+P\+I\+O\+E\+\_\+\+B\+A\+SE}})}



Definition at line 1107 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOF}{GPIOF}}
{\footnotesize\ttfamily \#define G\+P\+I\+OF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{G\+P\+I\+O\+F\+\_\+\+B\+A\+SE}})}



Definition at line 1108 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOG}{GPIOG}}
{\footnotesize\ttfamily \#define G\+P\+I\+OG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{G\+P\+I\+O\+G\+\_\+\+B\+A\+SE}})}



Definition at line 1109 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOH}{GPIOH}}
{\footnotesize\ttfamily \#define G\+P\+I\+OH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{G\+P\+I\+O\+H\+\_\+\+B\+A\+SE}})}



Definition at line 1110 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOI}{GPIOI}}
{\footnotesize\ttfamily \#define G\+P\+I\+OI~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{G\+P\+I\+O\+I\+\_\+\+B\+A\+SE}})}



Definition at line 1111 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C1}{I2C1}}
{\footnotesize\ttfamily \#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+B\+A\+SE}})}



Definition at line 1078 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C2}{I2C2}}
{\footnotesize\ttfamily \#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+B\+A\+SE}})}



Definition at line 1079 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C3}{I2C3}}
{\footnotesize\ttfamily \#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+B\+A\+SE}})}



Definition at line 1080 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}\label{group___peripheral__declaration_ga9efe6de71871a01dd38abcb229f30c02}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S2ext@{I2S2ext}}
\index{I2S2ext@{I2S2ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2S2ext}{I2S2ext}}
{\footnotesize\ttfamily \#define I2\+S2ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa5f7b241ed5b756decd835300c9e7bc9}{I2\+S2ext\+\_\+\+B\+A\+SE}})}



Definition at line 1070 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}\label{group___peripheral__declaration_ga15b3a03302ed53911099c5216da0b1cf}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2S3ext@{I2S3ext}}
\index{I2S3ext@{I2S3ext}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2S3ext}{I2S3ext}}
{\footnotesize\ttfamily \#define I2\+S3ext~((\mbox{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga89b61d6e6b09e94f3fccb7bef34e0263}{I2\+S3ext\+\_\+\+B\+A\+SE}})}



Definition at line 1073 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{IWDG}{IWDG}}
{\footnotesize\ttfamily \#define I\+W\+DG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{I\+W\+D\+G\+\_\+\+B\+A\+SE}})}



Definition at line 1069 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{PWR}{PWR}}
{\footnotesize\ttfamily \#define P\+WR~((\mbox{\hyperlink{struct_p_w_r___type_def}{P\+W\+R\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{P\+W\+R\+\_\+\+B\+A\+SE}})}



Definition at line 1083 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RCC}{RCC}}
{\footnotesize\ttfamily \#define R\+CC~((\mbox{\hyperlink{struct_r_c_c___type_def}{R\+C\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{R\+C\+C\+\_\+\+B\+A\+SE}})}



Definition at line 1113 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RNG}{RNG}}
{\footnotesize\ttfamily \#define R\+NG~((\mbox{\hyperlink{struct_r_n_g___type_def}{R\+N\+G\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{R\+N\+G\+\_\+\+B\+A\+SE}})}



Definition at line 1135 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RTC}{RTC}}
{\footnotesize\ttfamily \#define R\+TC~((\mbox{\hyperlink{struct_r_t_c___type_def}{R\+T\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{R\+T\+C\+\_\+\+B\+A\+SE}})}



Definition at line 1067 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SDIO}{SDIO}}
{\footnotesize\ttfamily \#define S\+D\+IO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{S\+D\+I\+O\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{S\+D\+I\+O\+\_\+\+B\+A\+SE}})}



Definition at line 1096 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI1}{SPI1}}
{\footnotesize\ttfamily \#define S\+P\+I1~((\mbox{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{S\+P\+I1\+\_\+\+B\+A\+SE}})}



Definition at line 1097 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI2}{SPI2}}
{\footnotesize\ttfamily \#define S\+P\+I2~((\mbox{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{S\+P\+I2\+\_\+\+B\+A\+SE}})}



Definition at line 1071 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI3}{SPI3}}
{\footnotesize\ttfamily \#define S\+P\+I3~((\mbox{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{S\+P\+I3\+\_\+\+B\+A\+SE}})}



Definition at line 1072 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}}
{\footnotesize\ttfamily \#define S\+Y\+S\+C\+FG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{S\+Y\+S\+C\+F\+G\+\_\+\+B\+A\+SE}})}



Definition at line 1098 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM1}{TIM1}}
{\footnotesize\ttfamily \#define T\+I\+M1~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{T\+I\+M1\+\_\+\+B\+A\+SE}})}



Definition at line 1086 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM10}{TIM10}}
{\footnotesize\ttfamily \#define T\+I\+M10~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{T\+I\+M10\+\_\+\+B\+A\+SE}})}



Definition at line 1101 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM11}{TIM11}}
{\footnotesize\ttfamily \#define T\+I\+M11~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{T\+I\+M11\+\_\+\+B\+A\+SE}})}



Definition at line 1102 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM12}{TIM12}}
{\footnotesize\ttfamily \#define T\+I\+M12~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{T\+I\+M12\+\_\+\+B\+A\+SE}})}



Definition at line 1064 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM13}{TIM13}}
{\footnotesize\ttfamily \#define T\+I\+M13~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{T\+I\+M13\+\_\+\+B\+A\+SE}})}



Definition at line 1065 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM14}{TIM14}}
{\footnotesize\ttfamily \#define T\+I\+M14~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{T\+I\+M14\+\_\+\+B\+A\+SE}})}



Definition at line 1066 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM2}{TIM2}}
{\footnotesize\ttfamily \#define T\+I\+M2~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{T\+I\+M2\+\_\+\+B\+A\+SE}})}



Definition at line 1058 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM3}{TIM3}}
{\footnotesize\ttfamily \#define T\+I\+M3~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{T\+I\+M3\+\_\+\+B\+A\+SE}})}



Definition at line 1059 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM4}{TIM4}}
{\footnotesize\ttfamily \#define T\+I\+M4~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{T\+I\+M4\+\_\+\+B\+A\+SE}})}



Definition at line 1060 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM5}{TIM5}}
{\footnotesize\ttfamily \#define T\+I\+M5~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{T\+I\+M5\+\_\+\+B\+A\+SE}})}



Definition at line 1061 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM6}{TIM6}}
{\footnotesize\ttfamily \#define T\+I\+M6~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{T\+I\+M6\+\_\+\+B\+A\+SE}})}



Definition at line 1062 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM7}{TIM7}}
{\footnotesize\ttfamily \#define T\+I\+M7~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{T\+I\+M7\+\_\+\+B\+A\+SE}})}



Definition at line 1063 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM8}{TIM8}}
{\footnotesize\ttfamily \#define T\+I\+M8~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{T\+I\+M8\+\_\+\+B\+A\+SE}})}



Definition at line 1087 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM9}{TIM9}}
{\footnotesize\ttfamily \#define T\+I\+M9~((\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{T\+I\+M9\+\_\+\+B\+A\+SE}})}



Definition at line 1100 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{UART4}{UART4}}
{\footnotesize\ttfamily \#define U\+A\+R\+T4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{U\+A\+R\+T4\+\_\+\+B\+A\+SE}})}



Definition at line 1076 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{UART5}{UART5}}
{\footnotesize\ttfamily \#define U\+A\+R\+T5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{U\+A\+R\+T5\+\_\+\+B\+A\+SE}})}



Definition at line 1077 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART1}{USART1}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{U\+S\+A\+R\+T1\+\_\+\+B\+A\+SE}})}



Definition at line 1088 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART2}{USART2}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{U\+S\+A\+R\+T2\+\_\+\+B\+A\+SE}})}



Definition at line 1074 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART3}{USART3}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{U\+S\+A\+R\+T3\+\_\+\+B\+A\+SE}})}



Definition at line 1075 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART6}{USART6}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{U\+S\+A\+R\+T6\+\_\+\+B\+A\+SE}})}



Definition at line 1089 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa86d4c80849a74938924e73937b904e7}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+F\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}})}



Definition at line 1141 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\label{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_HS@{USB\_OTG\_HS}}
\index{USB\_OTG\_HS@{USB\_OTG\_HS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_HS}{USB\_OTG\_HS}}
{\footnotesize\ttfamily \#define U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+HS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa405d2ebfd7e9394237b6639f16a5409}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+P\+E\+R\+I\+P\+H\+\_\+\+B\+A\+SE}})}



Definition at line 1142 of file stm32f407xx.\+h.

\mbox{\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{WWDG}{WWDG}}
{\footnotesize\ttfamily \#define W\+W\+DG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{W\+W\+D\+G\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{W\+W\+D\+G\+\_\+\+B\+A\+SE}})}



Definition at line 1068 of file stm32f407xx.\+h.

