/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire [13:0] _11_;
  wire [2:0] _12_;
  reg [4:0] _13_;
  wire [21:0] _14_;
  wire [21:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [19:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [24:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [7:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_52z;
  wire [5:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [6:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_67z;
  wire [12:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_73z;
  wire [14:0] celloutsig_0_75z;
  wire [20:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [22:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = ~(_00_ & celloutsig_0_9z);
  assign celloutsig_0_41z = ~(celloutsig_0_32z & _01_);
  assign celloutsig_0_4z = ~(_02_ & _03_);
  assign celloutsig_0_67z = ~(celloutsig_0_41z & celloutsig_0_20z);
  assign celloutsig_0_80z = ~(celloutsig_0_21z & celloutsig_0_73z[1]);
  assign celloutsig_0_7z = ~(in_data[18] & celloutsig_0_3z[5]);
  assign celloutsig_1_9z = ~(celloutsig_1_1z[0] & celloutsig_1_1z[0]);
  assign celloutsig_0_9z = ~(celloutsig_0_2z & celloutsig_0_8z);
  assign celloutsig_0_14z = ~(_04_ & _05_);
  assign celloutsig_0_21z = ~(celloutsig_0_13z[3] & in_data[66]);
  assign celloutsig_0_31z = ~(celloutsig_0_11z & celloutsig_0_28z[5]);
  assign celloutsig_0_37z = !(celloutsig_0_16z[2] ? celloutsig_0_24z[1] : celloutsig_0_20z);
  assign celloutsig_0_39z = !(celloutsig_0_33z[4] ? celloutsig_0_24z[2] : celloutsig_0_2z);
  assign celloutsig_0_42z = !(celloutsig_0_3z[10] ? celloutsig_0_22z : celloutsig_0_8z);
  assign celloutsig_0_47z = !(celloutsig_0_35z ? celloutsig_0_4z : celloutsig_0_29z[0]);
  assign celloutsig_0_60z = !(celloutsig_0_39z ? celloutsig_0_42z : celloutsig_0_54z[4]);
  assign celloutsig_1_18z = !(celloutsig_1_14z ? celloutsig_1_5z : celloutsig_1_12z);
  assign celloutsig_0_23z = !(celloutsig_0_22z ? celloutsig_0_8z : in_data[16]);
  assign celloutsig_0_46z = ~((celloutsig_0_29z[2] | celloutsig_0_12z) & (celloutsig_0_44z[4] | celloutsig_0_34z));
  assign celloutsig_0_57z = ~((celloutsig_0_4z | celloutsig_0_40z) & (celloutsig_0_25z[8] | celloutsig_0_19z[4]));
  assign celloutsig_0_5z = ~((in_data[79] | in_data[46]) & (_02_ | celloutsig_0_3z[14]));
  assign celloutsig_0_8z = ~((_08_ | in_data[43]) & (_09_ | celloutsig_0_2z));
  assign celloutsig_0_32z = ~((celloutsig_0_24z[3] | celloutsig_0_17z[18]) & (celloutsig_0_6z | _07_));
  assign celloutsig_0_38z = celloutsig_0_3z[3] | _10_;
  assign celloutsig_1_4z = celloutsig_1_1z[0] | celloutsig_1_0z[8];
  assign celloutsig_1_12z = celloutsig_1_3z[10] | celloutsig_1_5z;
  assign celloutsig_0_27z = celloutsig_0_22z | celloutsig_0_9z;
  assign celloutsig_0_35z = celloutsig_0_18z[11] ^ celloutsig_0_6z;
  assign celloutsig_0_2z = _01_ ^ _00_;
  assign celloutsig_0_36z = celloutsig_0_34z ^ celloutsig_0_14z;
  assign celloutsig_0_61z = celloutsig_0_31z ^ celloutsig_0_8z;
  assign celloutsig_1_5z = celloutsig_1_3z[6] ^ in_data[119];
  assign celloutsig_1_19z = celloutsig_1_10z[2] ^ celloutsig_1_6z;
  assign celloutsig_0_12z = celloutsig_0_9z ^ celloutsig_0_10z[3];
  assign celloutsig_0_15z = celloutsig_0_4z ^ _10_;
  assign celloutsig_0_30z = celloutsig_0_18z[11] ^ celloutsig_0_12z;
  reg [21:0] _51_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _51_ <= 22'h000000;
    else _51_ <= in_data[24:3];
  assign { _00_, _14_[20:12], _08_, _14_[10:2], _02_, _01_ } = _51_;
  reg [2:0] _52_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _52_ <= 3'h0;
    else _52_ <= celloutsig_0_10z[11:9];
  assign { _06_, _12_[1:0] } = _52_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 5'h00;
    else _13_ <= { celloutsig_0_25z[5:3], celloutsig_0_46z, celloutsig_0_40z };
  reg [13:0] _54_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _54_ <= 14'h0000;
    else _54_ <= { _14_[15:12], _08_, _14_[10:2] };
  assign { _04_, _07_, _11_[11:9], _09_, _05_, _11_[6:4], _10_, _11_[2], _03_, _11_[0] } = _54_;
  assign celloutsig_0_43z = { celloutsig_0_11z, celloutsig_0_41z, celloutsig_0_32z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_33z } / { 1'h1, celloutsig_0_10z[10], celloutsig_0_2z, _00_, _14_[20:12], _08_, _14_[10:2], _02_, _01_ };
  assign celloutsig_0_68z = { celloutsig_0_48z[6:4], celloutsig_0_8z, celloutsig_0_16z, _13_ } / { 1'h1, in_data[29:25], celloutsig_0_56z };
  assign celloutsig_0_79z = { celloutsig_0_75z[14:2], celloutsig_0_63z, celloutsig_0_23z, celloutsig_0_62z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_57z, celloutsig_0_30z } / { 1'h1, celloutsig_0_56z[5:0], celloutsig_0_38z, celloutsig_0_68z };
  assign celloutsig_1_3z = { in_data[127:117], celloutsig_1_2z } / { 1'h1, celloutsig_1_0z[21:16], celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_0z[15:9] / { 1'h1, in_data[138:133] };
  assign celloutsig_1_11z = { celloutsig_1_0z[15:1], celloutsig_1_9z } / { 1'h1, celloutsig_1_0z[13:12], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_10z = { in_data[50:45], celloutsig_0_5z, _04_, _07_, _11_[11:9], _09_, _05_, _11_[6:4], _10_, _11_[2], _03_, _11_[0], celloutsig_0_2z } / { 1'h1, in_data[53:38], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, in_data[0] };
  assign celloutsig_0_18z = { _14_[20:12], _08_, _14_[10:9] } / { 1'h1, celloutsig_0_17z[17:12], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_25z = { _11_[5:4], _10_, _11_[2], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_4z } / { 1'h1, celloutsig_0_17z[17:13], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_21z };
  assign celloutsig_0_26z = celloutsig_0_18z[10:7] / { 1'h1, celloutsig_0_18z[3:1] };
  assign celloutsig_0_34z = { celloutsig_0_3z[0], celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_30z } && celloutsig_0_25z[5:0];
  assign celloutsig_0_55z = { celloutsig_0_54z, celloutsig_0_31z, celloutsig_0_4z } && { _13_[3:1], celloutsig_0_44z };
  assign celloutsig_0_62z = { celloutsig_0_17z, celloutsig_0_61z, celloutsig_0_26z, celloutsig_0_45z, celloutsig_0_30z, celloutsig_0_29z } && { celloutsig_0_45z[3:2], celloutsig_0_35z, celloutsig_0_23z, celloutsig_0_2z, _06_, _12_[1:0], celloutsig_0_10z, celloutsig_0_60z, celloutsig_0_37z, celloutsig_0_21z };
  assign celloutsig_0_6z = in_data[68:59] && { celloutsig_0_3z[9:1], celloutsig_0_4z };
  assign celloutsig_1_6z = { in_data[122], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } && celloutsig_1_0z[19:7];
  assign celloutsig_1_14z = celloutsig_1_11z[11:6] && { celloutsig_1_3z[10:6], celloutsig_1_9z };
  assign celloutsig_0_45z = { celloutsig_0_43z[10:8], celloutsig_0_39z } % { 1'h1, celloutsig_0_34z, celloutsig_0_15z, in_data[0] };
  assign celloutsig_0_56z = in_data[89:83] % { 1'h1, _12_[1:0], celloutsig_0_9z, _06_, _12_[1:0] };
  assign celloutsig_0_73z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_55z, celloutsig_0_60z } % { 1'h1, celloutsig_0_54z[4], celloutsig_0_36z, celloutsig_0_37z };
  assign celloutsig_1_0z = in_data[130:108] % { 1'h1, in_data[126:105] };
  assign celloutsig_1_1z = in_data[191:187] % { 1'h1, in_data[174:171] };
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z } % { 1'h1, celloutsig_0_10z[7:5], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_24z = { celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_20z } % { 1'h1, celloutsig_0_17z[11:9], celloutsig_0_21z, celloutsig_0_15z };
  assign celloutsig_0_44z = ~ { celloutsig_0_19z[9:8], celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_38z };
  assign celloutsig_0_3z = ~ { _14_[20:12], _08_, _14_[10:2] };
  assign celloutsig_0_75z = ~ { celloutsig_0_22z, celloutsig_0_69z, celloutsig_0_9z, celloutsig_0_67z, celloutsig_0_20z, celloutsig_0_34z, celloutsig_0_45z, celloutsig_0_52z };
  assign celloutsig_0_16z = ~ { celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_17z = ~ { celloutsig_0_3z[17:1], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_19z = ~ { celloutsig_0_3z[16:2], celloutsig_0_5z };
  assign celloutsig_0_28z = ~ { _11_[5:4], _10_, _11_[2], _03_, _11_[0], celloutsig_0_14z };
  assign celloutsig_0_63z = | { celloutsig_0_13z[3:0], celloutsig_0_14z };
  assign celloutsig_0_69z = | { celloutsig_0_44z[3:1], celloutsig_0_57z, celloutsig_0_44z };
  assign celloutsig_1_2z = | celloutsig_1_1z[3:0];
  assign celloutsig_0_11z = | { in_data[20:19], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_20z = | { celloutsig_0_3z[15:14], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_22z = | { celloutsig_0_18z[11:5], celloutsig_0_15z };
  assign celloutsig_0_33z = celloutsig_0_17z[14:10] >> celloutsig_0_18z[9:5];
  assign celloutsig_0_48z = { celloutsig_0_27z, celloutsig_0_34z, celloutsig_0_47z, celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_36z, celloutsig_0_9z, celloutsig_0_35z } >> { celloutsig_0_44z[3], celloutsig_0_44z, celloutsig_0_36z, celloutsig_0_36z };
  assign celloutsig_0_52z = celloutsig_0_28z[5:1] >> { celloutsig_0_13z[3:0], celloutsig_0_37z };
  assign celloutsig_0_54z = { celloutsig_0_43z[7], celloutsig_0_11z, celloutsig_0_2z, _06_, _12_[1:0] } >> celloutsig_0_17z[14:9];
  assign celloutsig_1_10z = { celloutsig_1_0z[19:17], celloutsig_1_5z } >> celloutsig_1_7z[6:3];
  assign celloutsig_0_29z = celloutsig_0_18z[6:4] >> celloutsig_0_19z[8:6];
  assign { _11_[13:12], _11_[8:7], _11_[3], _11_[1] } = { _04_, _07_, _09_, _05_, _10_, _03_ };
  assign _12_[2] = _06_;
  assign { _14_[21], _14_[11], _14_[1:0] } = { _00_, _08_, _02_, _01_ };
  assign { out_data[128], out_data[96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
