#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Sep 19 15:19:12 2025
# Process ID         : 34412
# Current directory  : C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.runs/impl_1
# Command line       : vivado.exe -log Fpga_and_MCU_Test1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Fpga_and_MCU_Test1_wrapper.tcl -notrace
# Log file           : C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.runs/impl_1/Fpga_and_MCU_Test1_wrapper.vdi
# Journal file       : C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.runs/impl_1\vivado.jou
# Running On         : LAPTOP-1SQM85NC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16861 MB
# Swap memory        : 16106 MB
# Total Virtual      : 32967 MB
# Available Virtual  : 6664 MB
#-----------------------------------------------------------
source Fpga_and_MCU_Test1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top Fpga_and_MCU_Test1_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_BF_Data_Collector_Dr_0_0/Fpga_and_MCU_Test1_BF_Data_Collector_Dr_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/BF_Data_Collector_Dr_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_BF_formatter_0_0/Fpga_and_MCU_Test1_BF_formatter_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/BF_formatter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_GNSS_Fetcher_mod_0_0/Fpga_and_MCU_Test1_GNSS_Fetcher_mod_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/GNSS_Fetcher_mod_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_GNSS_Sender_0_0/Fpga_and_MCU_Test1_GNSS_Sender_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/GNSS_Sender_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_HK_formatter_0_0/Fpga_and_MCU_Test1_HK_formatter_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/HK_formatter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_I2C_full_sensor_data_0_0/Fpga_and_MCU_Test1_I2C_full_sensor_data_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/I2C_full_sensor_data_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_I2Cmod_0_0/Fpga_and_MCU_Test1_I2Cmod_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/I2Cmod_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_Pulse_Per_Second_0_0/Fpga_and_MCU_Test1_Pulse_Per_Second_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/Pulse_Per_Second_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_RW_ROUTER4_0_0/Fpga_and_MCU_Test1_RW_ROUTER4_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/RW_ROUTER4_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_Read7_0_0/Fpga_and_MCU_Test1_Read7_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/Read7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_Switchmod_0_0/Fpga_and_MCU_Test1_Switchmod_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/Switchmod_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_TC_distributor_0_0/Fpga_and_MCU_Test1_TC_distributor_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/TC_distributor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_TM_packet_sender_0_0/Fpga_and_MCU_Test1_TM_packet_sender_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/TM_packet_sender_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_UART_RXmod_0_0/Fpga_and_MCU_Test1_UART_RXmod_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/UART_RXmod_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_UART_RXmod_1_0/Fpga_and_MCU_Test1_UART_RXmod_1_0.dcp' for cell 'Fpga_and_MCU_Test1_i/UART_RXmod_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_UART_TXmod_0_0/Fpga_and_MCU_Test1_UART_TXmod_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/UART_TXmod_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.gen/sources_1/bd/Fpga_and_MCU_Test1/ip/Fpga_and_MCU_Test1_Write7_0_0/Fpga_and_MCU_Test1_Write7_0_0.dcp' for cell 'Fpga_and_MCU_Test1_i/Write7_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 688.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1360 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'Fpga_and_MCU_Test1_wrapper' is not ideal for floorplanning, since the cellview 'Fpga_and_MCU_Test1_TM_packet_sender_0_0_TM_packet_sender' defined in file 'Fpga_and_MCU_Test1_TM_packet_sender_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn0'. [C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.srcs/constrs_1/new/Constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.srcs/constrs_1/new/Constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn1'. [C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.srcs/constrs_1/new/Constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.srcs/constrs_1/new/Constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.srcs/constrs_1/new/Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 863.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances

27 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 863.652 ; gain = 403.574
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 900.082 ; gain = 36.430

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2a8aa7c04

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1449.770 ; gain = 549.688

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2a8aa7c04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2a8aa7c04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1853.906 ; gain = 0.000
Phase 1 Initialization | Checksum: 2a8aa7c04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2a8aa7c04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.352 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2a8aa7c04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.381 . Memory (MB): peak = 1853.906 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2a8aa7c04

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 2 inverter(s) to 32 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2c10b978b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.697 . Memory (MB): peak = 1853.906 ; gain = 0.000
Retarget | Checksum: 2c10b978b
INFO: [Opt 31-389] Phase Retarget created 22 cells and removed 24 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 23f6b9e13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1853.906 ; gain = 0.000
Constant propagation | Checksum: 23f6b9e13
INFO: [Opt 31-389] Phase Constant propagation created 69 cells and removed 25816 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1853.906 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1853.906 ; gain = 0.000
Phase 5 Sweep | Checksum: 25c8f5620

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1853.906 ; gain = 0.000
Sweep | Checksum: 25c8f5620
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 56 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG sysclk_IBUF_BUFG_inst to drive 3623 load(s) on clock net sysclk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 2c67f7a13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1853.906 ; gain = 0.000
BUFG optimization | Checksum: 2c67f7a13
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2c67f7a13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1853.906 ; gain = 0.000
Shift Register Optimization | Checksum: 2c67f7a13
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 218bf0c3c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1853.906 ; gain = 0.000
Post Processing Netlist | Checksum: 218bf0c3c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1e79bf68e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1853.906 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1e79bf68e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1853.906 ; gain = 0.000
Phase 9 Finalization | Checksum: 1e79bf68e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1853.906 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              22  |              24  |                                              0  |
|  Constant propagation         |              69  |           25816  |                                              0  |
|  Sweep                        |               1  |              56  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e79bf68e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1853.906 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e79bf68e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1853.906 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e79bf68e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1853.906 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1853.906 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e79bf68e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1853.906 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1853.906 ; gain = 990.254
INFO: [Vivado 12-24828] Executing command : report_drc -file Fpga_and_MCU_Test1_wrapper_drc_opted.rpt -pb Fpga_and_MCU_Test1_wrapper_drc_opted.pb -rpx Fpga_and_MCU_Test1_wrapper_drc_opted.rpx
Command: report_drc -file Fpga_and_MCU_Test1_wrapper_drc_opted.rpt -pb Fpga_and_MCU_Test1_wrapper_drc_opted.pb -rpx Fpga_and_MCU_Test1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.runs/impl_1/Fpga_and_MCU_Test1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1853.906 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.906 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1853.906 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1853.906 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.906 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1853.906 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1853.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.runs/impl_1/Fpga_and_MCU_Test1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1853.906 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16e36d53b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1853.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 163a4ea3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.561 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a125120b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a125120b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1853.906 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a125120b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d4df397b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 258c591a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 258c591a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 21b4434bd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 21b4434bd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 110 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 50 nets or LUTs. Breaked 0 LUT, combined 50 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1853.906 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             50  |                    50  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             50  |                    50  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 16f9508ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1853.906 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: c1c6f94b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1853.906 ; gain = 0.000
Phase 2 Global Placement | Checksum: c1c6f94b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 139c5b58a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 150c059af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 200303f46

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17eaa0381

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1420b8e73

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19b940ec8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2220e5309

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1853.906 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2220e5309

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a961653e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=74.904 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e3ac7874

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1853.906 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1fd2402db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1853.906 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a961653e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=74.904. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c51204ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1853.906 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1853.906 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c51204ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c51204ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c51204ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1853.906 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1c51204ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1853.906 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1853.906 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1853.906 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25e9237cb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1853.906 ; gain = 0.000
Ending Placer Task | Checksum: 21d3f1485

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1853.906 ; gain = 0.000
85 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1853.906 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file Fpga_and_MCU_Test1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1853.906 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file Fpga_and_MCU_Test1_wrapper_utilization_placed.rpt -pb Fpga_and_MCU_Test1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Fpga_and_MCU_Test1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1853.906 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1853.906 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.370 . Memory (MB): peak = 1853.906 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.906 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1853.906 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1853.906 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1853.906 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.411 . Memory (MB): peak = 1853.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.runs/impl_1/Fpga_and_MCU_Test1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.577 . Memory (MB): peak = 1856.664 ; gain = 2.758
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 74.904 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1874.508 ; gain = 0.016
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.364 . Memory (MB): peak = 1877.461 ; gain = 2.953
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.461 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1877.461 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1877.461 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1877.461 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.408 . Memory (MB): peak = 1877.461 ; gain = 2.953
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.runs/impl_1/Fpga_and_MCU_Test1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9e98b1c6 ConstDB: 0 ShapeSum: de250668 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: aee16d0a | NumContArr: 55706b3b | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 289a3cd7f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1957.273 ; gain = 79.812

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 289a3cd7f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1957.273 ; gain = 79.812

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 289a3cd7f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1957.273 ; gain = 79.812
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22f0c2ebe

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1987.984 ; gain = 110.523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=75.001 | TNS=0.000  | WHS=-0.146 | THS=-43.426|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4512
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4512
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23ed5287d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1987.984 ; gain = 110.523

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 23ed5287d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1987.984 ; gain = 110.523

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2cbafd763

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1987.984 ; gain = 110.523
Phase 4 Initial Routing | Checksum: 2cbafd763

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1987.984 ; gain = 110.523

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=70.610 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1bb3efe13

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1987.984 ; gain = 110.523

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=70.610 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2a604ec36

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1987.984 ; gain = 110.523
Phase 5 Rip-up And Reroute | Checksum: 2a604ec36

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1987.984 ; gain = 110.523

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2a604ec36

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1987.984 ; gain = 110.523

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2a604ec36

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1987.984 ; gain = 110.523
Phase 6 Delay and Skew Optimization | Checksum: 2a604ec36

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1987.984 ; gain = 110.523

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=70.689 | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 23bd67a98

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1987.984 ; gain = 110.523
Phase 7 Post Hold Fix | Checksum: 23bd67a98

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1987.984 ; gain = 110.523

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.1286 %
  Global Horizontal Routing Utilization  = 1.27225 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 23bd67a98

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1987.984 ; gain = 110.523

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 23bd67a98

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1987.984 ; gain = 110.523

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e1bceb91

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1987.984 ; gain = 110.523

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1e1bceb91

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1987.984 ; gain = 110.523

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=70.689 | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1e1bceb91

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1987.984 ; gain = 110.523
Total Elapsed time in route_design: 23.853 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 13adff762

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1987.984 ; gain = 110.523
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 13adff762

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1987.984 ; gain = 110.523

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1987.984 ; gain = 110.523
INFO: [Vivado 12-24828] Executing command : report_drc -file Fpga_and_MCU_Test1_wrapper_drc_routed.rpt -pb Fpga_and_MCU_Test1_wrapper_drc_routed.pb -rpx Fpga_and_MCU_Test1_wrapper_drc_routed.rpx
Command: report_drc -file Fpga_and_MCU_Test1_wrapper_drc_routed.rpt -pb Fpga_and_MCU_Test1_wrapper_drc_routed.pb -rpx Fpga_and_MCU_Test1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.runs/impl_1/Fpga_and_MCU_Test1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file Fpga_and_MCU_Test1_wrapper_methodology_drc_routed.rpt -pb Fpga_and_MCU_Test1_wrapper_methodology_drc_routed.pb -rpx Fpga_and_MCU_Test1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Fpga_and_MCU_Test1_wrapper_methodology_drc_routed.rpt -pb Fpga_and_MCU_Test1_wrapper_methodology_drc_routed.pb -rpx Fpga_and_MCU_Test1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.runs/impl_1/Fpga_and_MCU_Test1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2055.191 ; gain = 26.953
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Fpga_and_MCU_Test1_wrapper_timing_summary_routed.rpt -pb Fpga_and_MCU_Test1_wrapper_timing_summary_routed.pb -rpx Fpga_and_MCU_Test1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Fpga_and_MCU_Test1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Fpga_and_MCU_Test1_wrapper_route_status.rpt -pb Fpga_and_MCU_Test1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file Fpga_and_MCU_Test1_wrapper_power_routed.rpt -pb Fpga_and_MCU_Test1_wrapper_power_summary_routed.pb -rpx Fpga_and_MCU_Test1_wrapper_power_routed.rpx
Command: report_power -file Fpga_and_MCU_Test1_wrapper_power_routed.rpt -pb Fpga_and_MCU_Test1_wrapper_power_summary_routed.pb -rpx Fpga_and_MCU_Test1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
125 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Fpga_and_MCU_Test1_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Fpga_and_MCU_Test1_wrapper_bus_skew_routed.rpt -pb Fpga_and_MCU_Test1_wrapper_bus_skew_routed.pb -rpx Fpga_and_MCU_Test1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2064.094 ; gain = 76.109
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2064.094 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.511 . Memory (MB): peak = 2068.461 ; gain = 4.367
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.461 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2068.461 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2068.461 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2068.461 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.630 . Memory (MB): peak = 2068.461 ; gain = 4.367
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/GLITCH-Software/FPGA/BIG PICTURE STUFF/FPGA_to_MCU_Test1/FPGA_to_MCU_Test1.runs/impl_1/Fpga_and_MCU_Test1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force Fpga_and_MCU_Test1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Fpga_and_MCU_Test1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2560.645 ; gain = 490.047
INFO: [Common 17-206] Exiting Vivado at Fri Sep 19 15:21:00 2025...
