/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2020 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_HW_PDP_V3_1_H
#define IS_HW_PDP_V3_1_H

#include "is-hw-api-common.h"
#include "is-common-config.h"

#define SENSOR_TYPE_MSPD		(0)
#define SENSOR_TYPE_MOD1		(1)
#define SENSOR_TYPE_MOD2		(2)
#define SENSOR_TYPE_MOD3		(3)
#define SENSOR_TYPE_MSPD_TAIL		(4)

#define START_ASAP			(0)
#define START_VVALID_RISE		(1)

#define INT_PULSE			(0)
#define INT_LEVEL			(1)

#define HBLANK_CYCLE			(0x2D)

struct is_pdp_reg {
	u32 init_value;
	u32 index;
};

enum pdp_int1 {
	FRAME_START			= 0, /* Chain frame start */
	FRAME_END_INTERRUPT		= 1, /* Accumulated End interrupt upon core business and int1[5-21] */
	FRAME_INT_ON_ROW_COL_INFO	= 2, /* Frame Info: Interrupt on programmable row col. */
	IRQ_CORRUPTED			= 3, /* Accumulated courrupted frame indication upon int1[21-31] */
	COREX_ERROR_INT			= 4, /* corex error Interrupt */
	/* not used = 5, */
	PRE_FRAME_END_INTERRUPT		= 6, /* Accumulated End interrupt upon core business and int1[7-19] */
	LIC_INPUT_FRAME_END		= 7,
	LIC_OUTPUT_FRAME_END		= 8,
	AFIDENT_DATA_IN_LAST		= 9, /* AFIDENT last pixel on input */
	COUTFIFO_DATA_OUT_END_INT	= 10, /* COUTFIFO - interrupt on last data */
	COUTFIFO_FRAME_OUT_END_INT	= 11, /* COUTFIFO - interrupt on vvalid fall */
	RCB_OUTPUT_LAST			= 12,
	MPD_LR_OUTPUT_LAST		= 13,
	YEXT_OUTPUT_LAST		= 14,
	BPC_LR_OUTPUT_LAST		= 15,
	REORDER_LR_OUTPUT_LAST		= 16,
	GAMMA0_OUTPUT_LAST		= 17,
	GAMMA1_LR_OUTPUT_LAST		= 18,
	ALC_LR_OUTPUT_LAST		= 19,
	COREX_END_INT_0			= 20, /* corex end interrupt */
	COREX_END_INT_1			= 21, /* corex end interrupt */
	COUTFIFO_3AAB_FRAME_DATA_OUT_END = 22, /* COUTFIFO - interrupt on last data */
	COUTFIFO_3AAB_FRAME_OUT_END = 23, /* COUTFIFO - interrupt on vvalid fall */
	COUTFIFO_3AAY_FRAME_DATA_OUT_END = 24, /* COUTFIFO - interrupt on last data */
	COUTFIFO_3AAY_FRAME_OUT_END = 25, /* COUTFIFO - interrupt on vvalid fall */
	/* reserved = 26 ~ 31 */
	PDP_INT1_CNT = 26,
};

#define INT1_EN_MASK	((0)\
			|(1 << FRAME_START)\
			|(1 << FRAME_END_INTERRUPT)\
			|(1 << FRAME_INT_ON_ROW_COL_INFO)\
			|(1 << IRQ_CORRUPTED)\
			|(1 << COREX_ERROR_INT)\
			/* |(1 << PRE_FRAME_END_INTERRUPT) */\
			/* |(1 << LIC_INPUT_FRAME_END) */\
			/* |(1 << LIC_OUTPUT_FRAME_END) */\
			/* |(1 << AFIDENT_DATA_IN_LAST) */\
			/* |(1 << COUTFIFO_DATA_OUT_END_INT) */\
			/* |(1 << COUTFIFO_FRAME_OUT_END_INT) */\
			/* |(1 << RCB_OUTPUT_LAST) */\
			/* |(1 << MPD_LR_OUTPUT_LAST) */\
			/* |(1 << YEXT_OUTPUT_LAST) */\
			/* |(1 << BPC_LR_OUTPUT_LAST) */\
			/* |(1 << REORDER_LR_OUTPUT_LAST) */\
			/* |(1 << GAMMA0_OUTPUT_LAST) */\
			/* |(1 << GAMMA1_LR_OUTPUT_LAST) */\
			/* |(1 << ALC_LR_OUTPUT_LAST) */\
			/* |(1 << COREX_END_INT_0) */\
			/* |(1 << COREX_END_INT_1) */\
			/* |(1 << COUTFIFO_3AAB_FRAME_DATA_OUT_END) */\
			/* |(1 << COUTFIFO_3AAB_FRAME_OUT_END) */\
			/* |(1 << COUTFIFO_3AAY_FRAME_DATA_OUT_END) */\
			/* |(1 << COUTFIFO_3AAY_FRAME_OUT_END) */\
			)

#define INT1_ERR_MASK	((0)\
			/* |(1 << FRAME_START) */\
			/* |(1 << FRAME_END_INTERRUPT) */\
			/* |(1 << FRAME_INT_ON_ROW_COL_INFO) */\
			|(1 << IRQ_CORRUPTED)\
			|(1 << COREX_ERROR_INT)\
			/* |(1 << PRE_FRAME_END_INTERRUPT) */\
			/* |(1 << LIC_INPUT_FRAME_END) */\
			/* |(1 << LIC_OUTPUT_FRAME_END) */\
			/* |(1 << AFIDENT_DATA_IN_LAST) */\
			/* |(1 << COUTFIFO_DATA_OUT_END_INT) */\
			/* |(1 << COUTFIFO_FRAME_OUT_END_INT) */\
			/* |(1 << RCB_OUTPUT_LAST) */\
			/* |(1 << MPD_LR_OUTPUT_LAST) */\
			/* |(1 << YEXT_OUTPUT_LAST) */\
			/* |(1 << BPC_LR_OUTPUT_LAST) */\
			/* |(1 << REORDER_LR_OUTPUT_LAST) */\
			/* |(1 << GAMMA0_OUTPUT_LAST) */\
			/* |(1 << GAMMA1_LR_OUTPUT_LAST) */\
			/* |(1 << ALC_LR_OUTPUT_LAST) */\
			/* |(1 << COREX_END_INT_0) */\
			/* |(1 << COREX_END_INT_1) */\
			/* |(1 << COUTFIFO_3AAB_FRAME_DATA_OUT_END) */\
			/* |(1 << COUTFIFO_3AAB_FRAME_OUT_END) */\
			/* |(1 << COUTFIFO_3AAY_FRAME_DATA_OUT_END) */\
			/* |(1 << COUTFIFO_3AAY_FRAME_OUT_END) */\
			)

const char *pdp_int1_str[PDP_INT1_CNT] = {
	[FRAME_START ... PDP_INT1_CNT-1]	= "UNKNOWN",
	[FRAME_START]				= "FRAME_START",
	[FRAME_END_INTERRUPT]			= "FRAME_END_INTERRUPT",
	[FRAME_INT_ON_ROW_COL_INFO]		= "FRAME_INT_ON_ROW_COL_INFO",
	[IRQ_CORRUPTED]				= "IRQ_CORRUPTED",
	[COREX_ERROR_INT]			= "COREX_ERROR_INT",
	[PRE_FRAME_END_INTERRUPT]		= "PRE_FRAME_END_INTERRUPT",
	[LIC_INPUT_FRAME_END]			= "LIC_INPUT_FRAME_END",
	[LIC_OUTPUT_FRAME_END]			= "LIC_OUTPUT_FRAME_END",
	[AFIDENT_DATA_IN_LAST]			= "AFIDENT_DATA_IN_LAST",
	[COUTFIFO_DATA_OUT_END_INT]		= "COUTFIFO_DATA_OUT_END_INT",
	[COUTFIFO_FRAME_OUT_END_INT]		= "COUTFIFO_FRAME_OUT_END_INT",
	[RCB_OUTPUT_LAST]			= "RCB_OUTPUT_LAST",
	[MPD_LR_OUTPUT_LAST]			= "MPD_LR_OUTPUT_LAST",
	[YEXT_OUTPUT_LAST]			= "YEXT_OUTPUT_LAST",
	[BPC_LR_OUTPUT_LAST]			= "BPC_LR_OUTPUT_LAST",
	[REORDER_LR_OUTPUT_LAST]		= "REORDER_LR_OUTPUT_LAST",
	[GAMMA0_OUTPUT_LAST]			= "GAMMA0_OUTPUT_LAST",
	[GAMMA1_LR_OUTPUT_LAST]			= "GAMMA1_LR_OUTPUT_LAST",
	[ALC_LR_OUTPUT_LAST]			= "ALC_LR_OUTPUT_LAST",
	[COREX_END_INT_0]			= "COREX_END_INT_0",
	[COREX_END_INT_1]			= "COREX_END_INT_1",
	[COUTFIFO_3AAB_FRAME_DATA_OUT_END]	= "COUTFIFO_3AAB_FRAME_DATA_OUT_END",
	[COUTFIFO_3AAB_FRAME_OUT_END]	= "COUTFIFO_3AAB_FRAME_OUT_END",
	[COUTFIFO_3AAY_FRAME_DATA_OUT_END]	= "COUTFIFO_3AAY_FRAME_DATA_OUT_END",
	[COUTFIFO_3AAY_FRAME_OUT_END]	= "COUTFIFO_3AAY_FRAME_OUT_END",
};

enum pdp_int2 {
	LIC_INPUT_FRAME_END_SRC1	= 0, /* frame end time */
	COUTFIFO_FRAME_OUT_START_INT	= 1, /* frame start time */
	/* reserved = 2 ~ 4 */
	VOTF_LOST_FLUSH_IMG		= 5,
	VOTF_LOST_FLUSH_AF		= 6,
	C2SER_SLOW_RING			= 7,
	PDAF_STAT_INT			= 8,
	SBWC_ERR				= 9,
	VOTF_LOST_CON_IMG		= 10,
	VOTF_LOST_CON_AF		= 11,
	COUTFIFO_3AA_BAYER_FRAME_OUT_START	= 12,
	COUTFIFO_3AA_Y_FRAME_OUT_START	= 13,
	COUTFIFO_SIZE_ERROR		= 14,
	COUTFIFO_LINE_ERROR		= 15,
	COUTFIFO_COL_ERROR		= 16,
	COUTFIFO_OVERFLOW_ERROR	= 17,
	CINFIFO_TOTAL_SIZE_ERROR	= 18,
	CINFIFO_LINES_ERROR			= 19, /* LIC line count error */
	CINFIFO_COLUMNS_ERROR		= 20, /* LIC column count error */
	CINFIFO_STREAM_OVERFLOW		= 21, /* LIC overflow */
	FRAME_START_BEFORE_FRAME_END_CORRUPTED	= 22,
	DMACLIENTS_ERROR_IRQ	= 23, /* AXI encapsulated errors */
	PDP_INT2_CNT,
};
#define INT2_EN_MASK	((0)\
			/* |(1 << LIC_INPUT_FRAME_END_SRC1) */\
			/* |(1 << COUTFIFO_FRAME_OUT_START_INT) */\
			|(1 << VOTF_LOST_FLUSH_IMG)\
			|(1 << VOTF_LOST_FLUSH_AF)\
			|(1 << C2SER_SLOW_RING)\
			|(1 << PDAF_STAT_INT)\
			|(1 << SBWC_ERR)\
			|(1 << VOTF_LOST_CON_IMG)\
			|(1 << VOTF_LOST_CON_AF)\
			|(1 << COUTFIFO_SIZE_ERROR)\
			|(1 << COUTFIFO_LINE_ERROR)\
			|(1 << COUTFIFO_COL_ERROR)\
			|(1 << COUTFIFO_OVERFLOW_ERROR)\
			|(1 << CINFIFO_TOTAL_SIZE_ERROR)\
			|(1 << CINFIFO_LINES_ERROR)\
			|(1 << CINFIFO_COLUMNS_ERROR)\
			|(1 << CINFIFO_STREAM_OVERFLOW)\
			|(1 << FRAME_START_BEFORE_FRAME_END_CORRUPTED)\
			|(1 << DMACLIENTS_ERROR_IRQ))

#define INT2_ERR_MASK	((0)\
			/* |(1 << LIC_INPUT_FRAME_END_SRC1) */\
			/* |(1 << COUTFIFO_FRAME_OUT_START_INT) */\
			|(1 << VOTF_LOST_FLUSH_IMG)\
			|(1 << VOTF_LOST_FLUSH_AF)\
			|(1 << C2SER_SLOW_RING)\
			/* |(1 << PDAF_STAT_INT) */\
			|(1 << SBWC_ERR)\
			|(1 << VOTF_LOST_CON_IMG)\
			|(1 << VOTF_LOST_CON_AF)\
			|(1 << COUTFIFO_SIZE_ERROR)\
			|(1 << COUTFIFO_LINE_ERROR)\
			|(1 << COUTFIFO_COL_ERROR)\
			|(1 << COUTFIFO_OVERFLOW_ERROR)\
			|(1 << CINFIFO_TOTAL_SIZE_ERROR)\
			|(1 << CINFIFO_LINES_ERROR)\
			|(1 << CINFIFO_COLUMNS_ERROR)\
			|(1 << CINFIFO_STREAM_OVERFLOW)\
			|(1 << FRAME_START_BEFORE_FRAME_END_CORRUPTED)\
			|(1 << DMACLIENTS_ERROR_IRQ))

const char *pdp_int2_str[PDP_INT2_CNT] = {
	[LIC_INPUT_FRAME_END_SRC1 ... PDP_INT2_CNT-1]		= "UNKNOWN",
	[LIC_INPUT_FRAME_END_SRC1]				= "LIC_INPUT_FRAME_END_SRC1",
	[COUTFIFO_FRAME_OUT_START_INT]				= "COUTFIFO_FRAME_OUT_START_INT",
	[VOTF_LOST_FLUSH_IMG]			= "VOTF_LOST_FLUSH_IMG",
	[VOTF_LOST_FLUSH_AF]			= "VOTF_LOST_FLUSH_AF",
	[C2SER_SLOW_RING]					= "C2SER_SLOW_RING",
	[PDAF_STAT_INT]						= "PDAF_STAT_INT",
	[SBWC_ERR]						= "SBWC_ERR",
	[VOTF_LOST_CON_IMG]			= "VOTF_LOST_CON_IMG",
	[VOTF_LOST_CON_AF]			= "VOTF_LOST_CON_AF",
	[COUTFIFO_3AA_BAYER_FRAME_OUT_START]	= "COUTFIFO_3AA_BAYER_FRAME_OUT_START",
	[COUTFIFO_3AA_Y_FRAME_OUT_START]		= "COUTFIFO_3AA_Y_FRAME_OUT_START",
	[COUTFIFO_SIZE_ERROR]			= "COUTFIFO_SIZE_ERROR",
	[COUTFIFO_LINE_ERROR]			= "COUTFIFO_LINE_ERROR",
	[COUTFIFO_COL_ERROR]			= "COUTFIFO_COL_ERROR",
	[COUTFIFO_OVERFLOW_ERROR]		= "COUTFIFO_OVERFLOW_ERROR",
	[CINFIFO_TOTAL_SIZE_ERROR]			= "CINFIFO_TOTAL_SIZE_ERROR",
	[CINFIFO_LINES_ERROR]			= "CINFIFO_LINES_ERROR",
	[CINFIFO_COLUMNS_ERROR]			= "CINFIFO_COLUMNS_ERROR",
	[CINFIFO_STREAM_OVERFLOW]		= "CINFIFO_STREAM_OVERFLOW",
	[FRAME_START_BEFORE_FRAME_END_CORRUPTED]	=	"FRAME_START_BEFORE_FRAME_END_CORRUPTED",
	[DMACLIENTS_ERROR_IRQ]			= "DMACLIENTS_ERROR_IRQ",
};

#define PDP_RDMA_AF_STATE_OFFSET	(8)
enum pdp_int2_rdma {
	/* RDMA Bayer state */
	PDP_INT2_RDMA_BAY_AUTO_RESET	= 0,
	/* not used = 1, */
	PDP_INT2_RDMA_BAY_VOTF_ERR	= 2,
	PDP_INT2_RDMA_BAY_SBWC_ERR	= 3,

	/* RDMA AF state */
	PDP_INT2_RDMA_AF_AUTO_RESET	= 0 + PDP_RDMA_AF_STATE_OFFSET,
	/* not used = 1, */
	PDP_INT2_RDMA_AF_VOTF_ERR	= 2 + PDP_RDMA_AF_STATE_OFFSET,
	PDP_INT2_RDMA_AF_SBWC_ERR	= 3 + PDP_RDMA_AF_STATE_OFFSET,
	PDP_INT2_RDMA_CNT,
};

const char *pdp_int2_rdma_str[PDP_INT2_RDMA_CNT] = {
	[PDP_INT2_RDMA_BAY_AUTO_RESET ... PDP_INT2_RDMA_CNT-1]	= "UNKNOWN",
	/* RDMA Bayer state */
	[PDP_INT2_RDMA_BAY_AUTO_RESET]				= "BAY_AUTO_RESET",
	[PDP_INT2_RDMA_BAY_VOTF_ERR]				= "BAY_VOTF_ERR",
	[PDP_INT2_RDMA_BAY_SBWC_ERR]				= "BAY_SBWC_ERR",

	/* RDMA AF state */
	[PDP_INT2_RDMA_AF_AUTO_RESET]				= "AF_AUTO_RESET",
	[PDP_INT2_RDMA_AF_VOTF_ERR]				= "AF_VOTF_ERR",
	[PDP_INT2_RDMA_AF_SBWC_ERR]				= "AF_SBWC_ERR",
};

#define PDP_TRY_COUNT				(10000)

/* RDMA format */
#define PDP_DMA_FMT_U8BIT_PACK			(0x0)
#define PDP_DMA_FMT_U8BIT_UNPACK_LSB_ZERO	(0x1)
#define PDP_DMA_FMT_U8BIT_UNPACK_MSB_ZERO	(0x2)
#define PDP_DMA_FMT_U10BIT_PACK			(0x4)
#define PDP_DMA_FMT_U10BIT_UNPACK_LSB_ZERO	(0x5)
#define PDP_DMA_FMT_U10BIT_UNPACK_MSB_ZERO	(0x6)
#define PDP_DMA_FMT_ANDROID10			(0x7)
#define PDP_DMA_FMT_U12BIT_PACK			(0x8)
#define PDP_DMA_FMT_U12BIT_UNPACK_LSB_ZERO	(0x9)
#define PDP_DMA_FMT_U12BIT_UNPACK_MSB_ZERO	(0xA)
#define PDP_DMA_FMT_ANDROID12			(0xB)
#define PDP_DMA_FMT_U14BIT_PACK			(0xC)
#define PDP_DMA_FMT_U14BIT_UNPACK_LSB_ZERO	(0xD)
#define PDP_DMA_FMT_U14BIT_UNPACK_MSB_ZERO	(0xE)

/* Not supported */
#if 0
#define PDP_DMA_FMT_S8BIT_PACK			(0x10)
#define PDP_DMA_FMT_S8BIT_UNPACK_LSB_ZERO	(0x11)
#define PDP_DMA_FMT_S8BIT_UNPACK_MSB_ZERO	(0x12)
#define PDP_DMA_FMT_S10BIT_PACK			(0x14)
#define PDP_DMA_FMT_S10BIT_UNPACK_LSB_ZERO	(0x15)
#define PDP_DMA_FMT_S10BIT_UNPACK_MSB_ZERO	(0x16)
#define PDP_DMA_FMT_S12BIT_PACK			(0x18)
#define PDP_DMA_FMT_S12BIT_UNPACK_LSB_ZERO	(0x19)
#define PDP_DMA_FMT_S12BIT_UNPACK_MSB_ZERO	(0x1A)
#define PDP_DMA_FMT_S14BIT_PACK			(0x1C)
#endif
#define PDP_DMA_FMT_S14BIT_UNPACK_LSB_ZERO	(0x1D)
#define PDP_DMA_FMT_S14BIT_UNPACK_MSB_ZERO	(0x1E)

/* stat WDMA format */
#define PDP_WDMA_8BIT_LSB			(0x0) /* 8bit from LSB */
#define PDP_WDMA_8BIT_MSB			(0x1) /* 8bit from MSB */
#define PDP_WDMA_10BIT				(0x2) /* 10bit */
#define PDP_WDMA_12BIT_LSB_ZERO			(0x3) /* 12bit {10bit, 2bit} */
#define PDP_WDMA_12BIT_MSB_ZERO			(0x4) /* 12bit {2bit, 10bit} */
#define PDP_WDMA_16BIT_LSB_ZERO			(0x5) /* 16bit pack{10bit,6'b0} */
#define PDP_WDMA_16BIT_MSB_ZERO			(0x6) /* 16bit pack{6'b0,10bit} */

#define PDP_STAT_TOTAL_SIZE			(64224) /* 63940(Valid size) + 284 (Pad) = 64224 (Bytes) */
#define PDP_STAT_DMA_WIDTH			(288)

#define PDP_LIC_MODE_DYNAMIC			(0)
#define PDP_LIC_MODE_STATIC			(1)
#define PDP_LIC_MODE_SINGLE			(2)
#define PDP_LIC_TOTAL_SIZE_10BIT		(4608)
#define PDP_LIC_TOTAL_SIZE_14BIT		(4096)
#define PDP_LIC_WEIGHT_MAX			(0x3F)
#define PDP_LIC_VL_IMAGE	12	/* Guided value */
#define PDP_LIC_VL_PDPXL	0	/* Guided value */
#define PDP_LIC_VL_PREEMPTION_THRES_DYNAMIC	2048	/* For LIC Dynamic mode. */
#define PDP_LIC_VL_PREEMPTION_THRES_STATIC	384	/* For LIC Static mode. {lic_buffersize_context_x / 3} */


#define PDP_SHADOW_SET_B			(0)
#define PDP_SHADOW_SET_A			(1)
#define PDP_SHADOW_MODE				(0)
#define PDP_IMMEDIATE_MODE			(1)
#define PDP_SHADOW_EN				(0)
#define PDP_SHADOW_DIS				(1)

/* the total count of pdp v3.0's regs */
enum is_hw_pdp_reg_name {
	PDP_R_GLOBAL_ENABLE,
	PDP_R_ONE_SHOT_ENABLE,
	PDP_R_GLOBAL_ENABLE_STOP_CRPT,
	PDP_R_SW_RESET,
	PDP_R_SW_CORE_RESET,
	PDP_R_HW_RESET,
	PDP_R_FORCE_INTERNAL_CLOCK,
	PDP_R_TRANS_STOP_REQ,
	PDP_R_TRANS_STOP_REQ_RDY,
	PDP_R_IDLENESS_STATUS,
	PDP_R_SELREGISTER,
	PDP_R_SELREGISTERMODE,
	PDP_R_SHADOW_CONTROL,
	PDP_R_SHADOW_SW_TRIGGER,
	PDP_R_AUTO_MASK_PREADY,
	PDP_R_INTERRUPT_AUTO_MASK,
	PDP_R_IP_POST_FRAME_GAP,
	PDP_R_IP_USE_END_INTERRUPT_ENABLE,
	PDP_R_IP_END_INTERRUPT_ENABLE,
	PDP_R_IP_CORRUPTED_INTERRUPT_ENABLE,
	PDP_R_IP_STALL_OUT,
	PDP_R_IP_COUTFIFO_END_ON_VSYNC_FALL,
	PDP_R_IP_INT_ON_COL_ROW,
	PDP_R_IP_INT_ON_COL_ROW_CORD,
	PDP_R_IP_CHAIN_INPUT_SELECT,
	PDP_R_IP_USE_INPUT_FRAME_START_IN,
	PDP_R_IP_RDMA_VVALID_START_ENABLE,
	PDP_R_IP_ROL_SELECT,
	PDP_R_IP_ROL_MODE,
	PDP_R_IP_ROL_RESET,
	PDP_R_IP_PROCESSING,
	PDP_R_IP_DBG_CORE_FREEZE_ON_COL_ROW,
	PDP_R_IP_DBG_CORE_FREEZE_ON_COL_ROW_TARGET,
	PDP_R_IP_DBG_CORE_FREEZE_ON_COL_ROW_POS,
	PDP_R_RDMA_IMG_AF_VARIABLE,
	PDP_R_APB_SFR_RESET,
	PDP_R_OUT_SIZE_V,
	PDP_R_VVALID_READY_BUFFER,
	PDP_R_IP_PDSTAT_PATH_ON, /* Only for v3.0 */
	PDP_R_IP_COREX_HW_TRIGGER_GAP,
	PDP_R_IP_SDC_PATH_ON,
	PDP_R_IP_VERSION,
	PDP_R_CONTINT_LEVEL_PULSE_N_SEL,
	PDP_R_CONTINT_INT1,
	PDP_R_CONTINT_INT1_ENABLE,
	PDP_R_CONTINT_INT1_STATUS,
	PDP_R_CONTINT_INT1_CLEAR,
	PDP_R_CONTINT_INT2,
	PDP_R_CONTINT_INT2_ENABLE,
	PDP_R_CONTINT_INT2_STATUS,
	PDP_R_CONTINT_INT2_CLEAR,
	PDP_R_SECU_CTRL_SEQID,
	PDP_R_SECU_CTRL_TZINFO_SEQID_0,
	PDP_R_SECU_CTRL_TZINFO_SEQID_1,
	PDP_R_SECU_CTRL_TZINFO_SEQID_2,
	PDP_R_SECU_CTRL_TZINFO_SEQID_3,
	PDP_R_SECU_CTRL_TZINFO_SEQID_4,
	PDP_R_SECU_CTRL_TZINFO_SEQID_5,
	PDP_R_SECU_CTRL_TZINFO_SEQID_6,
	PDP_R_SECU_CTRL_TZINFO_SEQID_7,
	PDP_R_FRO_MODE_EN,
	PDP_R_FRO_GLOBAL_ENABLE,
	PDP_R_FRO_ONE_SHOT_ENABLE,
	PDP_R_FRO_FRAME_COUNT,
	PDP_R_FRO_FRAME_COUNT_TO_RUN_MINUS1,
	PDP_R_FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW,
	PDP_R_FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT,
	PDP_R_FRO_RUN_FRAME_NUMBER_FOR_PDSTAT,
	PDP_R_FRO_DONE,
	PDP_R_FRO_BUSY,
	PDP_R_FRO_HISTORY_INT0_0,
	PDP_R_FRO_HISTORY_INT0_1,
	PDP_R_FRO_HISTORY_INT0_2,
	PDP_R_FRO_HISTORY_INT0_3,
	PDP_R_FRO_HISTORY_INT0_4,
	PDP_R_FRO_HISTORY_INT0_5,
	PDP_R_FRO_HISTORY_INT0_6,
	PDP_R_FRO_HISTORY_INT0_7,
	PDP_R_FRO_HISTORY_INT0_0_PREV,
	PDP_R_FRO_HISTORY_INT0_1_PREV,
	PDP_R_FRO_HISTORY_INT0_2_PREV,
	PDP_R_FRO_HISTORY_INT0_3_PREV,
	PDP_R_FRO_HISTORY_INT0_4_PREV,
	PDP_R_FRO_HISTORY_INT0_5_PREV,
	PDP_R_FRO_HISTORY_INT0_6_PREV,
	PDP_R_FRO_HISTORY_INT0_7_PREV,
	PDP_R_FRO_HISTORY_INT1_0,
	PDP_R_FRO_HISTORY_INT1_1,
	PDP_R_FRO_HISTORY_INT1_2,
	PDP_R_FRO_HISTORY_INT1_3,
	PDP_R_FRO_HISTORY_INT1_4,
	PDP_R_FRO_HISTORY_INT1_5,
	PDP_R_FRO_HISTORY_INT1_6,
	PDP_R_FRO_HISTORY_INT1_7,
	PDP_R_FRO_HISTORY_INT1_0_PREV,
	PDP_R_FRO_HISTORY_INT1_1_PREV,
	PDP_R_FRO_HISTORY_INT1_2_PREV,
	PDP_R_FRO_HISTORY_INT1_3_PREV,
	PDP_R_FRO_HISTORY_INT1_4_PREV,
	PDP_R_FRO_HISTORY_INT1_5_PREV,
	PDP_R_FRO_HISTORY_INT1_6_PREV,
	PDP_R_FRO_HISTORY_INT1_7_PREV,
	PDP_R_FRO_SW_RESET,
	PDP_R_FRO_INT0_CLEAR,
	PDP_R_FRO_INT1_CLEAR,
	PDP_R_FRO_INT0,
	PDP_R_FRO_INT1,
	PDP_R_STRGEN_ENABLE,
	PDP_R_STRGEN_CONFIG,
	PDP_R_STRGEN_PRE_FRAME_GAP,
	PDP_R_STRGEN_PIXEL_GAP,
	PDP_R_STRGEN_LINE_GAP,
	PDP_R_STRGEN_IMAGE_WIDTH,
	PDP_R_STRGEN_IMAGE_HEIGHT,
	PDP_R_STRGEN_DATA_VALUE,
	PDP_R_STRGEN_REG_INTERFACE_VER,
	PDP_R_STRGEN_BLOCK_ID_CODE,
	PDP_R_STRGEN_STREAM_CRC,
	PDP_R_STOPEN_CRC_STOP_VALID_COUNT,
	PDP_R_STOPEN_CRC_SEED,
	PDP_R_STOPEN_CRC_RESULT_POINT_0,
	PDP_R_STOPEN_CRC_RESULT_POINT_1,
	PDP_R_STOPEN_CRC_RESULT_POINT_2,
	PDP_R_STOPEN_CRC_RESULT_POINT_3,
	PDP_R_FRAME_SEQ_COUNTER,
	PDP_R_FRAME_SEQ_COUNTER_RESET,
	PDP_R_FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG,
	PDP_R_LIC_OPERATION_MODE,
	PDP_R_LIC_BUFFER_COMMON_CONFIG,
	PDP_R_LIC_DYNAMIC_ALLOC_CONFIG,
	PDP_R_LIC_STATIC_ALLOC_CONFIG1,
	PDP_R_LIC_STATIC_ALLOC_CONFIG2,
	PDP_R_LIC_STATIC_ALLOC_CONFIG3,
	PDP_R_LIC_STATIC_ALLOC_CONFIG4,
	PDP_R_LIC_INPUT_CONFIG1,
	PDP_R_LIC_INPUT_CONFIG2,
	PDP_R_LIC_INPUT_CONFIG3,
	PDP_R_LIC_OUTPUT_CONFIG,
	PDP_R_LIC_DEBUG_CONFIG,
	PDP_R_LIC_DEBUG_CONFIG1,
	PDP_R_LIC_GAMMA_EN,
	PDP_R_LIC_GAMMA_X_PNTS_TBL,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_1,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_2,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_3,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_4,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_5,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_6,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_7,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_8,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_9,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_10,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_11,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_12,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_13,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_14,
	PDP_R_LIC_GAMMA_X_PNTS_TBL_15,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_1,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_2,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_3,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_4,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_5,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_6,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_7,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_8,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_9,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_10,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_11,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_12,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_13,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_14,
	PDP_R_LIC_GAMMA_Y_PNTS_TBL_15,
	PDP_R_LIC_DEBUG_INPUT,
	PDP_R_LIC_DEBUG_OUTPUT,
	PDP_R_LIC_DEBUG_BUFFER,
	PDP_R_LIC_VIRTUAL_LINE_CONFIG_0,
	PDP_R_LIC_VIRTUAL_LINE_CONFIG_1,
	PDP_R_CINFIFO_OUTPUT_CINFIFO_ENABLE,
	PDP_R_CINFIFO_OUTPUT_IMAGE_DIMENSIONS,
	PDP_R_CINFIFO_OUTPUT_T1_INTERVAL,
	PDP_R_CINFIFO_OUTPUT_T2_INTERVAL,
	PDP_R_CINFIFO_OUTPUT_T3_INTERVAL,
	PDP_R_CINFIFO_OUTPUT_T4_INTERVAL,
	PDP_R_CINFIFO_OUTPUT_T5_INTERVAL,
	PDP_R_CINFIFO_OUTPUT_T6_INTERVAL,
	PDP_R_CINFIFO_OUTPUT_T7_INTERVAL,
	PDP_R_CINFIFO_OUTPUT_COUNT_AT_STALL,
	PDP_R_CINFIFO_OUTPUT_T2_WAIT_FOR_FS,
	PDP_R_CINFIFO_OUTPUT_START_STALL,
	PDP_R_CINFIFO_OUTPUT_STOP_STALL,
	PDP_R_CINFIFO_OUTPUT_STALL_EN_THR,
	PDP_R_CINFIFO_OUTPUT_COL_CNT,
	PDP_R_CINFIFO_OUTPUT_LINE_CNT,
	PDP_R_CINFIFO_OUTPUT_TOTAL_SIZE_CNT,
	PDP_R_CINFIFO_OUTPUT_ERROR_ENABLE,
	PDP_R_CINFIFO_OUTPUT_ERROR_STATE,
	PDP_R_CINFIFO_OUTPUT_ERROR_STATE_CLR,
	PDP_R_CINFIFO_OUTPUT_IDLE,
	PDP_R_CINFIFO_OUTPUT_STALL_CNT,
	PDP_R_AFIDENT_0_BYPASS,
	PDP_R_AFIDENT_0_START_ACTIVE,
	PDP_R_AFIDENT_0_ACTIVE_SIZE,
	PDP_R_AFIDENT_0_BLOCKS_PER_ACTIVE,
	PDP_R_AFIDENT_0_OFFSET,
	PDP_R_AFIDENT_0_UNITS,
	PDP_R_AFIDENT_0_PTRN_XY_0,
	PDP_R_AFIDENT_0_PTRN_XY_1,
	PDP_R_AFIDENT_0_PTRN_XY_2,
	PDP_R_AFIDENT_0_PTRN_XY_3,
	PDP_R_AFIDENT_0_PTRN_XY_4,
	PDP_R_AFIDENT_0_PTRN_XY_5,
	PDP_R_AFIDENT_0_PTRN_XY_6,
	PDP_R_AFIDENT_0_PTRN_XY_7,
	PDP_R_AFIDENT_0_PTRN_0,
	PDP_R_AFIDENT_0_PTRN_1,
	PDP_R_AFIDENT_0_SWITCHED_PTRN,
	PDP_R_AFIDENT_STREAM_CRC,
	PDP_R_YEXTR_HDR_MODE,
	PDP_R_YEXTR_MAXNOSKIPPXG,
	PDP_R_YEXTR_SKIPLEVEL_THR,
	PDP_R_YEXTR_SAT_VALUEG,
	PDP_R_YEXTR_SAT_VALUER,
	PDP_R_YEXTR_SAT_VALUEB,
	PDP_R_YEXTR_NUM_SATG,
	PDP_R_YEXTR_NUM_SATR,
	PDP_R_YEXTR_NUM_SATB,
	PDP_R_YEXTR_SAT_SUM_G,
	PDP_R_YEXTR_SAT_SUM_R,
	PDP_R_YEXTR_SAT_SUM_B,
	PDP_R_YEXTR_CLIP_LEFT,
	PDP_R_YEXTR_CLIP_RIGHT,
	PDP_R_YEXTR_COEFG,
	PDP_R_YEXTR_COEFR,
	PDP_R_YEXTR_COEFB,
	PDP_R_YEXTR_YSHIFT,
	PDP_R_YEXTR_COEFG_SHORT,
	PDP_R_YEXTR_COEFR_SHORT,
	PDP_R_YEXTR_COEFB_SHORT,
	PDP_R_YEXTR_CRC,
	PDP_R_I_MPD_ON,
	PDP_R_I_AF_CROSS,
	PDP_R_I_MPD_HBIN,
	PDP_R_I_MPD_VBIN,
	PDP_R_I_COL,
	PDP_R_I_WDR_ON,
	PDP_R_I_WDR_COEF_LONG,
	PDP_R_I_WDR_COEF_SHORT,
	PDP_R_I_WDR_SHFT_LONG,
	PDP_R_I_WDR_SHFT_SHORT,
	PDP_R_I_WDR_SPLIT_ON,
	PDP_R_I_OB_VALUE,
	PDP_R_I_ROW,
	PDP_R_CROP_ROI_MAIN_BYPASS,
	PDP_R_CROP_ROI_SUB_BYPASS,
	PDP_R_CROP_ROI_MAIN_SX,
	PDP_R_CROP_ROI_MAIN_SY,
	PDP_R_CROP_ROI_MAIN_EX,
	PDP_R_CROP_ROI_MAIN_EY,
	PDP_R_CROP_ROI_SUB_SX,
	PDP_R_CROP_ROI_SUB_SY,
	PDP_R_CROP_ROI_SUB_EX,
	PDP_R_CROP_ROI_SUB_EY,
	PDP_R_PRE_GAMMA_ON,
	PDP_R_PRE_GAMMA_LUT_00,
	PDP_R_PRE_GAMMA_LUT_01,
	PDP_R_PRE_GAMMA_LUT_02,
	PDP_R_PRE_GAMMA_LUT_03,
	PDP_R_PRE_GAMMA_LUT_04,
	PDP_R_PRE_GAMMA_LUT_05,
	PDP_R_PRE_GAMMA_LUT_06,
	PDP_R_PRE_GAMMA_LUT_07,
	PDP_R_PRE_GAMMA_LUT_08,
	PDP_R_PRE_GAMMA_LUT_09,
	PDP_R_PRE_GAMMA_LUT_10,
	PDP_R_PRE_GAMMA_LUT_11,
	PDP_R_PRE_GAMMA_LUT_12,
	PDP_R_PRE_GAMMA_LUT_13,
	PDP_R_PRE_GAMMA_LUT_14,
	PDP_R_PRE_GAMMA_LUT_15,
	PDP_R_PRE_GAMMA_LUT_16,
	PDP_R_PRE_GAMMA_LUT_17,
	PDP_R_PRE_GAMMA_LUT_18,
	PDP_R_PRE_GAMMA_LUT_19,
	PDP_R_PRE_GAMMA_LUT_20,
	PDP_R_PRE_GAMMA_LUT_21,
	PDP_R_PRE_GAMMA_LUT_22,
	PDP_R_PRE_GAMMA_LUT_23,
	PDP_R_PRE_GAMMA_LUT_24,
	PDP_R_PRE_GAMMA_LUT_25,
	PDP_R_PRE_GAMMA_LUT_26,
	PDP_R_PRE_GAMMA_LUT_27,
	PDP_R_PRE_GAMMA_LUT_28,
	PDP_R_PRE_GAMMA_LUT_29,
	PDP_R_PRE_GAMMA_LUT_30,
	PDP_R_PRE_GAMMA_LUT_31,
	PDP_R_PRE_GAMMA_REG_INTERFACE_VER,
	PDP_R_PRE_GAMMA_BLOCK_ID_CODE,
	PDP_R_PRE_GAMMA_CRC,
	PDP_R_REORDER_ON,
	PDP_R_REORDER_OB_VALUE,
	PDP_R_REORDER_0_ACTIVE_STA_XY,
	PDP_R_REORDER_0_ACTIVE_SIZE_XY,
	PDP_R_REORDER_0_UNIT_SIZE_XY,
	PDP_R_REORDER_0_UNIT_NUM_XY,
	PDP_R_REORDER_TAIL_ON,
	PDP_R_REORDER_TAIL_SOURCE_HEIGHT,
	PDP_R_REORDER_TAIL_SOURCE_FLAG,
	PDP_R_REORDER_TAIL_0_NUM_OF_UNIT_XY_IN_BLK,
	PDP_R_REORDER_TAIL_0_NUM_OF_BLK_XY,
	PDP_R_REORDER_TAIL_0_SOURCE_WIDTH,
	PDP_R_REORDER_TAIL_0_POS_0_7,
	PDP_R_REORDER_TAIL_0_POS_8_15,
	PDP_R_REORDER_TAIL_0_POS_16_23,
	PDP_R_REORDER_TAIL_0_POS_24_31,
	PDP_R_REORDER_TAIL_0_FLAG,
	PDP_R_REORDER_TAIL_CROP_ON,
	PDP_R_REORDER_TAIL_CROP_START_XY,
	PDP_R_REORDER_TAIL_CROP_SIZE_XY,
	PDP_R_REORDER_SRAM_OFFSET,
	PDP_R_REORDER_TAIL_PP_BYPASS,
	PDP_R_REORDER_TAIL_PP_HALF_MODE,
	PDP_R_REORDER_TAIL_PP_BUF_LINE_CNT_MAX,
	PDP_R_REORDER_CRC_0,
	PDP_R_BPC_H_BYPASS,
	PDP_R_BPC_H_STATIC_POS_NUM,
	PDP_R_BPC_H_STATIC_POS_ADDR,
	PDP_R_BPC_H_STATIC_POS_DATA,
	PDP_R_BPC_H_IMG_SIZE,
	PDP_R_BPC_H_LINE_GAP,
	PDP_R_BPC_H_CROP,
	PDP_R_BPC_SRAM_OFFSET,
	PDP_R_ALC_0_ON,
	PDP_R_ALC_0_ROI_SX,
	PDP_R_ALC_0_ROI_SY,
	PDP_R_ALC_0_LUT_TYPE,
	PDP_R_ALC_0_GAP_H,
	PDP_R_ALC_0_GAP_V,
	PDP_R_ALC_0_GAP_H_INV,
	PDP_R_ALC_0_GAP_V_INV,
	PDP_R_ALC_0_GAP_H_MARGIN,
	PDP_R_ALC_0_GAP_V_MARGIN,
	PDP_R_ALC_0_GAP_H_MARGIN_INV,
	PDP_R_ALC_0_GAP_V_MARGIN_INV,
	PDP_R_ALC_0_POS_INTERP_ON,
	PDP_R_ALC_0_POS_WEIGHT_INF,
	PDP_R_ALC_0_POS_WEIGHT_MAC,
	PDP_R_ALC_0_GAIN_SHIFT,
	PDP_R_ALC_0_MAX_VAL,
	PDP_R_ALC_0_LUT_INIT_TYPE,
	PDP_R_ALC_0_LUT_INIT_ADDR,
	PDP_R_ALC_0_LUT_INIT_DATA,
	PDP_R_ALC_0_OFFSET_I,
	PDP_R_ALC_0_OFFSET_O,
	PDP_R_ALC_0_REF_SIZE_X,
	PDP_R_ALC_0_REF_SIZE_Y,
	PDP_R_ALC_0_GAP_AUTO_SET,
	PDP_R_ALC_0_CRC,
	PDP_R_ALC_1_ON,
	PDP_R_ALC_1_ROI_SX,
	PDP_R_ALC_1_ROI_SY,
	PDP_R_ALC_1_LUT_TYPE,
	PDP_R_ALC_1_GAP_H,
	PDP_R_ALC_1_GAP_V,
	PDP_R_ALC_1_GAP_H_INV,
	PDP_R_ALC_1_GAP_V_INV,
	PDP_R_ALC_1_GAP_H_MARGIN,
	PDP_R_ALC_1_GAP_V_MARGIN,
	PDP_R_ALC_1_GAP_H_MARGIN_INV,
	PDP_R_ALC_1_GAP_V_MARGIN_INV,
	PDP_R_ALC_1_POS_INTERP_ON,
	PDP_R_ALC_1_POS_WEIGHT_INF,
	PDP_R_ALC_1_POS_WEIGHT_MAC,
	PDP_R_ALC_1_GAIN_SHIFT,
	PDP_R_ALC_1_MAX_VAL,
	PDP_R_ALC_1_LUT_INIT_TYPE,
	PDP_R_ALC_1_LUT_ADDR,
	PDP_R_ALC_1_LUT_DATA,
	PDP_R_ALC_1_OFFSET_I,
	PDP_R_ALC_1_OFFSET_O,
	PDP_R_ALC_1_REF_SIZE_X,
	PDP_R_ALC_1_REF_SIZE_Y,
	PDP_R_ALC_1_GAP_AUTO_SET,
	PDP_R_ALC_1_CRC,
	PDP_R_POST_GAMMA_ON,
	PDP_R_POST_GAMMA_LUT_00,
	PDP_R_POST_GAMMA_LUT_01,
	PDP_R_POST_GAMMA_LUT_02,
	PDP_R_POST_GAMMA_LUT_03,
	PDP_R_POST_GAMMA_LUT_04,
	PDP_R_POST_GAMMA_LUT_05,
	PDP_R_POST_GAMMA_LUT_06,
	PDP_R_POST_GAMMA_LUT_07,
	PDP_R_POST_GAMMA_LUT_08,
	PDP_R_POST_GAMMA_LUT_09,
	PDP_R_POST_GAMMA_LUT_10,
	PDP_R_POST_GAMMA_LUT_11,
	PDP_R_POST_GAMMA_LUT_12,
	PDP_R_POST_GAMMA_LUT_13,
	PDP_R_POST_GAMMA_LUT_14,
	PDP_R_POST_GAMMA_LUT_15,
	PDP_R_POST_GAMMA_LUT_16,
	PDP_R_POST_GAMMA_LUT_17,
	PDP_R_POST_GAMMA_LUT_18,
	PDP_R_POST_GAMMA_LUT_19,
	PDP_R_POST_GAMMA_LUT_20,
	PDP_R_POST_GAMMA_LUT_21,
	PDP_R_POST_GAMMA_LUT_22,
	PDP_R_POST_GAMMA_LUT_23,
	PDP_R_POST_GAMMA_LUT_24,
	PDP_R_POST_GAMMA_LUT_25,
	PDP_R_POST_GAMMA_LUT_26,
	PDP_R_POST_GAMMA_LUT_27,
	PDP_R_POST_GAMMA_LUT_28,
	PDP_R_POST_GAMMA_LUT_29,
	PDP_R_POST_GAMMA_LUT_30,
	PDP_R_POST_GAMMA_LUT_31,
	PDP_R_POST_GAMMA_SUB_LUT_00,
	PDP_R_POST_GAMMA_SUB_LUT_01,
	PDP_R_POST_GAMMA_SUB_LUT_02,
	PDP_R_POST_GAMMA_SUB_LUT_03,
	PDP_R_POST_GAMMA_SUB_LUT_04,
	PDP_R_POST_GAMMA_SUB_LUT_05,
	PDP_R_POST_GAMMA_SUB_LUT_06,
	PDP_R_POST_GAMMA_SUB_LUT_07,
	PDP_R_POST_GAMMA_SUB_LUT_08,
	PDP_R_POST_GAMMA_SUB_LUT_09,
	PDP_R_POST_GAMMA_SUB_LUT_10,
	PDP_R_POST_GAMMA_SUB_LUT_11,
	PDP_R_POST_GAMMA_SUB_LUT_12,
	PDP_R_POST_GAMMA_SUB_LUT_13,
	PDP_R_POST_GAMMA_SUB_LUT_14,
	PDP_R_POST_GAMMA_SUB_LUT_15,
	PDP_R_POST_GAMMA_SUB_LUT_16,
	PDP_R_POST_GAMMA_SUB_LUT_17,
	PDP_R_POST_GAMMA_SUB_LUT_18,
	PDP_R_POST_GAMMA_SUB_LUT_19,
	PDP_R_POST_GAMMA_SUB_LUT_20,
	PDP_R_POST_GAMMA_SUB_LUT_21,
	PDP_R_POST_GAMMA_SUB_LUT_22,
	PDP_R_POST_GAMMA_SUB_LUT_23,
	PDP_R_POST_GAMMA_SUB_LUT_24,
	PDP_R_POST_GAMMA_SUB_LUT_25,
	PDP_R_POST_GAMMA_SUB_LUT_26,
	PDP_R_POST_GAMMA_SUB_LUT_27,
	PDP_R_POST_GAMMA_SUB_LUT_28,
	PDP_R_POST_GAMMA_SUB_LUT_29,
	PDP_R_POST_GAMMA_SUB_LUT_30,
	PDP_R_POST_GAMMA_SUB_LUT_31,
	PDP_R_POST_GAMMA_REG_INTERFACE_VER,
	PDP_R_POST_GAMMA_BLOCK_ID_CODE,
	PDP_R_POST_GAMMA_CRC,
	PDP_R_PDSTAT_SAT_ON,
	PDP_R_PDSTAT_SAT_LV0,
	PDP_R_PDSTAT_SAT_LV1,
	PDP_R_PDSTAT_SAT_LV2,
	PDP_R_PDSTAT_SAT_SRC,
	PDP_R_PDSTAT_SAT_LV0_SUB,
	PDP_R_PDSTAT_SAT_LV1_SUB,
	PDP_R_PDSTAT_SAT_LV2_SUB,
	PDP_R_PDSTAT_SAT_SRC_SUB,
	PDP_R_PDSTAT_SAT_CNT_SHIFT,
	PDP_R_PDSTAT_PRE_H_B2_EN,
	PDP_R_PDSTAT_PRE_H_I0_G0,
	PDP_R_PDSTAT_PRE_H_I0_K01,
	PDP_R_PDSTAT_PRE_H_I0_K02,
	PDP_R_PDSTAT_PRE_H_I0_FTYPE0,
	PDP_R_PDSTAT_PRE_H_I0_G1,
	PDP_R_PDSTAT_PRE_H_I0_K11,
	PDP_R_PDSTAT_PRE_H_I0_K12,
	PDP_R_PDSTAT_PRE_H_I0_C11,
	PDP_R_PDSTAT_PRE_H_I0_C12,
	PDP_R_PDSTAT_PRE_H_I0_G2,
	PDP_R_PDSTAT_PRE_H_I0_K21,
	PDP_R_PDSTAT_PRE_H_I0_K22,
	PDP_R_PDSTAT_PRE_H_I0_C21,
	PDP_R_PDSTAT_PRE_H_I0_C22,
	PDP_R_PDSTAT_PRE_H_I0_BY0,
	PDP_R_PDSTAT_PRE_H_I0_BY1,
	PDP_R_PDSTAT_PRE_H_I0_BY2,
	PDP_R_PDSTAT_PRE_H_I1_G0,
	PDP_R_PDSTAT_PRE_H_I1_K01,
	PDP_R_PDSTAT_PRE_H_I1_K02,
	PDP_R_PDSTAT_PRE_H_I1_FTYPE0,
	PDP_R_PDSTAT_PRE_H_I1_G1,
	PDP_R_PDSTAT_PRE_H_I1_K11,
	PDP_R_PDSTAT_PRE_H_I1_K12,
	PDP_R_PDSTAT_PRE_H_I1_C11,
	PDP_R_PDSTAT_PRE_H_I1_C12,
	PDP_R_PDSTAT_PRE_H_I1_G2,
	PDP_R_PDSTAT_PRE_H_I1_K21,
	PDP_R_PDSTAT_PRE_H_I1_K22,
	PDP_R_PDSTAT_PRE_H_I1_C21,
	PDP_R_PDSTAT_PRE_H_I1_C22,
	PDP_R_PDSTAT_PRE_H_I1_BY0,
	PDP_R_PDSTAT_PRE_H_I1_BY1,
	PDP_R_PDSTAT_PRE_H_I1_BY2,
	PDP_R_PDSTAT_PRE_H_I2_G0,
	PDP_R_PDSTAT_PRE_H_I2_K01,
	PDP_R_PDSTAT_PRE_H_I2_K02,
	PDP_R_PDSTAT_PRE_H_I2_FTYPE0,
	PDP_R_PDSTAT_PRE_H_I2_G1,
	PDP_R_PDSTAT_PRE_H_I2_K11,
	PDP_R_PDSTAT_PRE_H_I2_K12,
	PDP_R_PDSTAT_PRE_H_I2_C11,
	PDP_R_PDSTAT_PRE_H_I2_C12,
	PDP_R_PDSTAT_PRE_H_I2_G2,
	PDP_R_PDSTAT_PRE_H_I2_K21,
	PDP_R_PDSTAT_PRE_H_I2_K22,
	PDP_R_PDSTAT_PRE_H_I2_C21,
	PDP_R_PDSTAT_PRE_H_I2_C22,
	PDP_R_PDSTAT_PRE_H_I2_BY0,
	PDP_R_PDSTAT_PRE_H_I2_BY1,
	PDP_R_PDSTAT_PRE_H_I2_BY2,
	PDP_R_PDSTAT_PRE_H_ACCM_V_NUM,
	PDP_R_PDSTAT_PRE_H_ACCM_V_SHIFT,
	PDP_R_PDSTAT_PRE_H_BIN_H_B0_NUM,
	PDP_R_PDSTAT_PRE_H_BIN_H_B1_NUM,
	PDP_R_PDSTAT_PRE_H_BIN_H_B2_NUM,
	PDP_R_PDSTAT_PRE_H_BIN_FIRST,
	PDP_R_PDSTAT_XCOR_H_ON,
	PDP_R_PDSTAT_XCOR_H_PHASE_RANGE,
	PDP_R_PDSTAT_XCOR_H_I0_CORING,
	PDP_R_PDSTAT_XCOR_H_I1_CORING,
	PDP_R_PDSTAT_XCOR_H_I2_CORING,
	PDP_R_PDSTAT_XCOR_H_COR_TYPE_B0,
	PDP_R_PDSTAT_XCOR_H_COR_TYPE_B1,
	PDP_R_PDSTAT_XCOR_H_COR_TYPE_B2,
	PDP_R_PDSTAT_XCOR_H_CORING_TH_B0,
	PDP_R_PDSTAT_XCOR_H_CORING_TH_B1,
	PDP_R_PDSTAT_XCOR_H_CORING_TH_B2,
	PDP_R_PDSTAT_XCOR_H_CORING_TY,
	PDP_R_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0,
	PDP_R_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1,
	PDP_R_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2,
	PDP_R_PDSTAT_IN_SIZE_X,
	PDP_R_PDSTAT_IN_SIZE_Y,
	PDP_R_PDSTAT_ROI_MAIN_SROI,
	PDP_R_PDSTAT_ROI_MAIN_S0SX,
	PDP_R_PDSTAT_ROI_MAIN_S0SY,
	PDP_R_PDSTAT_ROI_MAIN_S0EX,
	PDP_R_PDSTAT_ROI_MAIN_S0EY,
	PDP_R_PDSTAT_ROI_MAIN_S1SX,
	PDP_R_PDSTAT_ROI_MAIN_S1SY,
	PDP_R_PDSTAT_ROI_MAIN_S1EX,
	PDP_R_PDSTAT_ROI_MAIN_S1EY,
	PDP_R_PDSTAT_ROI_MAIN_S2SX,
	PDP_R_PDSTAT_ROI_MAIN_S2SY,
	PDP_R_PDSTAT_ROI_MAIN_S2EX,
	PDP_R_PDSTAT_ROI_MAIN_S2EY,
	PDP_R_PDSTAT_ROI_MAIN_S3SX,
	PDP_R_PDSTAT_ROI_MAIN_S3SY,
	PDP_R_PDSTAT_ROI_MAIN_S3EX,
	PDP_R_PDSTAT_ROI_MAIN_S3EY,
	PDP_R_PDSTAT_ROI_MAIN_MWM_CX,
	PDP_R_PDSTAT_ROI_MAIN_MWM_CY,
	PDP_R_PDSTAT_ROI_MAIN_MWM_SX,
	PDP_R_PDSTAT_ROI_MAIN_MWM_SY,
	PDP_R_PDSTAT_ROI_MAIN_MWM_EX,
	PDP_R_PDSTAT_ROI_MAIN_MWM_EY,
	PDP_R_PDSTAT_ROI_MAIN_MWS_ON,
	PDP_R_PDSTAT_ROI_MAIN_MWS_SX,
	PDP_R_PDSTAT_ROI_MAIN_MWS_SY,
	PDP_R_PDSTAT_ROI_MAIN_MWS_SIZE_X,
	PDP_R_PDSTAT_ROI_MAIN_MWS_SIZE_Y,
	PDP_R_PDSTAT_ROI_MAIN_MWS_GAP_X,
	PDP_R_PDSTAT_ROI_MAIN_MWS_GAP_Y,
	PDP_R_PDSTAT_ROI_MAIN_MWS_NO_X,
	PDP_R_PDSTAT_ROI_MAIN_MWS_NO_Y,
	PDP_R_PDSTAT_XCOR_H_INVALID_EXCEPT_ON,
	PDP_R_PDSTAT_XCOR_H_INVALID_LOW_TH,
	PDP_R_PDSTAT_XCOR_H_INVALID_HIGH_TH,
	PDP_R_PDSTAT_XCOR_H_INVALID_LEFT_PIX,
	PDP_R_PDSTAT_XCOR_H_INVALID_RIGHT_PIX,
	PDP_R_PDSTAT_H_WDR_SPLIT_ON,
	PDP_R_PDSTAT_FRAME_NO,
	PDP_R_PDSTAT_DUMP_ON,
	PDP_R_WDMA_STAT_EN,
	PDP_R_WDMA_STAT_COMP_CONTROL,
	PDP_R_WDMA_STAT_DATA_FORMAT,
	PDP_R_WDMA_STAT_MONO_MODE,
	PDP_R_WDMA_STAT_AUTO_FLUSH_EN,
	PDP_R_WDMA_STAT_WIDTH,
	PDP_R_WDMA_STAT_HEIGHT,
	PDP_R_WDMA_STAT_IMG_STRIDE_1P,
	PDP_R_WDMA_STAT_MAX_MO,
	PDP_R_WDMA_STAT_LINEGAP,
	PDP_R_WDMA_STAT_MAX_BL,
	PDP_R_WDMA_STAT_BUSINFO,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO0,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO1,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO2,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO3,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO4,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO5,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO6,
	PDP_R_WDMA_STAT_IMG_BASE_ADDR_1P_FRO7,
	PDP_R_WDMA_STAT_IMG_CRC_1P,
	PDP_R_WDMA_STAT_MON_STATUS0,
	PDP_R_WDMA_STAT_MON_STATUS1,
	PDP_R_WDMA_STAT_MON_STATUS2,
	PDP_R_WDMA_STAT_MON_STATUS3,
	PDP_R_RDMA_BAYER_EN,
	PDP_R_RDMA_BAYER_COMP_CONTROL,
	PDP_R_RDMA_BAYER_COMP_ERROR_MODE,
	PDP_R_RDMA_BAYER_COMP_ERROR_VALUE,
	PDP_R_RDMA_BAYER_DATA_FORMAT,
	PDP_R_RDMA_BAYER_MONO_MODE,
	PDP_R_RDMA_BAYER_LOSSY_BYTE32NUM,
	PDP_R_RDMA_BAYER_WIDTH,
	PDP_R_RDMA_BAYER_HEIGHT,
	PDP_R_RDMA_BAYER_IMG_STRIDE_1P,
	PDP_R_RDMA_BAYER_HEADER_STRIDE_1P,
	PDP_R_RDMA_BAYER_VOTF_EN,
	PDP_R_RDMA_BAYER_MAX_MO,
	PDP_R_RDMA_BAYER_LINEGAP,
	PDP_R_RDMA_BAYER_MAX_BL,
	PDP_R_RDMA_BAYER_BUSINFO,
	PDP_R_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO0,
	PDP_R_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO1,
	PDP_R_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO2,
	PDP_R_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO3,
	PDP_R_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO4,
	PDP_R_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO5,
	PDP_R_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO6,
	PDP_R_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO7,
	PDP_R_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO0,
	PDP_R_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO1,
	PDP_R_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO2,
	PDP_R_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO3,
	PDP_R_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO4,
	PDP_R_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO5,
	PDP_R_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO6,
	PDP_R_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO7,
	PDP_R_RDMA_BAYER_IMG_CRC_1P,
	PDP_R_RDMA_BAYER_HEADER_CRC_1P,
	PDP_R_RDMA_BAYER_MON_STATUS0,
	PDP_R_RDMA_BAYER_MON_STATUS1,
	PDP_R_RDMA_BAYER_MON_STATUS2,
	PDP_R_RDMA_BAYER_MON_STATUS3,
	PDP_R_RDMA_BAYER_BW_LIMIT_0,
	PDP_R_RDMA_BAYER_BW_LIMIT_1,
	PDP_R_RDMA_BAYER_BW_LIMIT_2,
	PDP_R_RDMA_AF_EN,
	PDP_R_RDMA_AF_COMP_CONTROL,
	PDP_R_RDMA_AF_DATA_FORMAT,
	PDP_R_RDMA_AF_MONO_MODE,
	PDP_R_RDMA_AF_WIDTH,
	PDP_R_RDMA_AF_HEIGHT,
	PDP_R_RDMA_AF_IMG_STRIDE_1P,
	PDP_R_RDMA_AF_HEADER_STRIDE_1P,
	PDP_R_RDMA_AF_VOTF_EN,
	PDP_R_RDMA_AF_MAX_MO,
	PDP_R_RDMA_AF_LINEGAP,
	PDP_R_RDMA_AF_MAX_BL,
	PDP_R_RDMA_AF_BUSINFO,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO0,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO1,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO2,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO3,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO4,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO5,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO6,
	PDP_R_RDMA_AF_IMG_BASE_ADDR_1P_FRO7,
	PDP_R_RDMA_AF_IMG_CRC_1P,
	PDP_R_RDMA_AF_MON_STATUS0,
	PDP_R_RDMA_AF_MON_STATUS1,
	PDP_R_RDMA_AF_MON_STATUS2,
	PDP_R_RDMA_AF_MON_STATUS3,
	PDP_R_RDMA_AF_BW_LIMIT_0,
	PDP_R_RDMA_AF_BW_LIMIT_1,
	PDP_R_RDMA_AF_BW_LIMIT_2,
	PDP_R_BBBSIZE_FLAG,
	PDP_R_PWIDTH,
	PDP_R_AAA_LOW_THRE,
	PDP_R_ORIG_GGG_DDD,
	PDP_R_IMAGE_SIZE,
	PDP_R_FFF_TH_AND_MSB_INFO,
	PDP_R_OUT_PPC_AND_HDR_MODE_SEL,
	PDP_R_QQQ,
	PDP_R_STEP1_COEFF,
	PDP_R_STEP2_COEFF,
	PDP_R_STEP3_COEFF,
	PDP_R_FUNC_REG_L00_H,
	PDP_R_FUNC_REG_L00_L,
	PDP_R_FUNC_REG_L01_H,
	PDP_R_FUNC_REG_L01_L,
	PDP_R_FUNC_REG_L02_H,
	PDP_R_FUNC_REG_L02_L,
	PDP_R_FUNC_REG_L03_H,
	PDP_R_FUNC_REG_L03_L,
	PDP_R_FUNC_REG_L04_H,
	PDP_R_FUNC_REG_L04_L,
	PDP_R_FUNC_REG_L05_H,
	PDP_R_FUNC_REG_L05_L,
	PDP_R_FUNC_REG_L06_H,
	PDP_R_FUNC_REG_L06_L,
	PDP_R_FUNC_REG_L07_H,
	PDP_R_FUNC_REG_L07_L,
	PDP_R_FUNC_REG_L08_H,
	PDP_R_FUNC_REG_L08_L,
	PDP_R_FUNC_REG_L09_H,
	PDP_R_FUNC_REG_L09_L,
	PDP_R_FUNC_REG_L10_H,
	PDP_R_FUNC_REG_L10_L,
	PDP_R_FUNC_REG_L11_H,
	PDP_R_FUNC_REG_L11_L,
	PDP_R_LEV_THR_INFUNCREG_K00_0,
	PDP_R_LEV_THR_INFUNCREG_K00_1,
	PDP_R_LEV_THR_INFUNCREG_K00_2,
	PDP_R_LEV_THR_INFUNCREG_K00_3,
	PDP_R_LEV_THR_INFUNCREG_K01_0,
	PDP_R_LEV_THR_INFUNCREG_K01_1,
	PDP_R_LEV_THR_INFUNCREG_K01_2,
	PDP_R_LEV_THR_INFUNCREG_K01_3,
	PDP_R_LEV_THR_INFUNCREG_K02_0,
	PDP_R_LEV_THR_INFUNCREG_K02_1,
	PDP_R_LEV_THR_INFUNCREG_K02_2,
	PDP_R_LEV_THR_INFUNCREG_K02_3,
	PDP_R_LEV_THR_INFUNCREG_K03_0,
	PDP_R_LEV_THR_INFUNCREG_K03_1,
	PDP_R_LEV_THR_INFUNCREG_K03_2,
	PDP_R_LEV_THR_INFUNCREG_K03_3,
	PDP_R_LEV_THR_INFUNCREG_K04_0,
	PDP_R_LEV_THR_INFUNCREG_K04_1,
	PDP_R_LEV_THR_INFUNCREG_K04_2,
	PDP_R_LEV_THR_INFUNCREG_K04_3,
	PDP_R_DATA_ADD_INFUNCREG_K00,
	PDP_R_DATA_ADD_INFUNCREG_K01,
	PDP_R_DATA_ADD_INFUNCREG_K02,
	PDP_R_DATA_ADD_INFUNCREG_K03,
	PDP_R_DATA_ADD_INFUNCREG_K04,
	PDP_R_PPP_FRAME_KKK_HEIGHT_AND_NUM,
	PDP_R_FUNC_SUBPART_HEIGHT,
	PDP_R_TIME_OUT_U_PREVAL,
	PDP_R_TIME_OUT_U_POSTVAL,
	PDP_R_TIME_OUT_O_PREVAL,
	PDP_R_TIME_OUT_O_POSTVAL,
	PDP_R_SDC_AUTO_RESET,
	PDP_R_SDC_SW_RESET,
	PDP_R_ERROR_PAD,
	PDP_R_VBI_HBI,
	PDP_R_DBG_SEL,
	PDP_R_STATUS,
	PDP_R_DBG,
	PDP_R_PROCESSING_POS,
	PDP_R_CRC,
	PDP_R_MAX_ITER,
	PDP_R_RESERVE0,
	PDP_R_RESERVE1,
	PDP_R_RESERVE2,
	PDP_R_RESERVE3,
	PDP_R_RESERVE4,
	PDP_R_RESERVE5,
	PDP_R_RESERVE6,
	PDP_R_RESERVE7,
	PDP_R_RESERVE8,
	PDP_R_RESERVE9,
	PDP_R_COREX_ENABLE,
	PDP_R_COREX_RESET,
	PDP_R_COREX_FAST_MODE,
	PDP_R_COREX_UPDATE_TYPE_0,
	PDP_R_COREX_UPDATE_TYPE_1,
	PDP_R_COREX_UPDATE_MODE_0,
	PDP_R_COREX_UPDATE_MODE_1,
	PDP_R_COREX_START_0,
	PDP_R_COREX_START_1,
	PDP_R_COREX_COPY_FROM_IP_0,
	PDP_R_COREX_COPY_FROM_IP_1,
	PDP_R_COREX_STATUS_0,
	PDP_R_COREX_STATUS_1,
	PDP_R_COREX_PRE_ADDR_CONFIG,
	PDP_R_COREX_PRE_DATA_CONFIG,
	PDP_R_COREX_POST_ADDR_CONFIG,
	PDP_R_COREX_POST_DATA_CONFIG,
	PDP_R_COREX_PRE_POST_CONFIG_EN,
	PDP_R_COREX_TYPE_WRITE,
	PDP_R_COREX_TYPE_WRITE_TRIGGER,
	PDP_R_COREX_TYPE_READ,
	PDP_R_COREX_TYPE_READ_OFFSET,
	PDP_R_COREX_INTERRUPT_VECTOR_MASKED,
	PDP_R_COREX_INTERRUPT_VECTOR,
	PDP_R_COREX_INTERRUPT_VECTOR_CLEAR,
	PDP_R_COREX_INTERRUPT_MASK,
	PDP_R_COREX_REG_INTERFACE_VER,
	PDP_REG_CNT
};

const struct is_reg pdp_regs[] = {
	{0X0000, "GLOBAL_ENABLE"},
	{0X0004, "ONE_SHOT_ENABLE"},
	{0X0008, "GLOBAL_ENABLE_STOP_CRPT"},
	{0X000C, "SW_RESET"},
	{0X0010, "SW_CORE_RESET"},
	{0X0014, "HW_RESET"},
	{0X0018, "FORCE_INTERNAL_CLOCK"},
	{0X001C, "TRANS_STOP_REQ"},
	{0X0020, "TRANS_STOP_REQ_RDY"},
	{0X0024, "IDLENESS_STATUS"},
	{0X0028, "SELREGISTER"},
	{0X002C, "SELREGISTERMODE"},
	{0X0030, "SHADOW_CONTROL"},
	{0X0034, "SHADOW_SW_TRIGGER"},
	{0X0038, "AUTO_MASK_PREADY"},
	{0X003C, "INTERRUPT_AUTO_MASK"},
	{0X0040, "IP_POST_FRAME_GAP"},
	{0X0044, "IP_USE_END_INTERRUPT_ENABLE"},
	{0X0048, "IP_END_INTERRUPT_ENABLE"},
	{0X004C, "IP_CORRUPTED_INTERRUPT_ENABLE"},
	{0X0050, "IP_STALL_OUT"},
	{0X0054, "IP_COUTFIFO_END_ON_VSYNC_FALL"},
	{0X005C, "IP_INT_ON_COL_ROW"},
	{0X0060, "IP_INT_ON_COL_ROW_CORD"},
	{0X0068, "IP_CHAIN_INPUT_SELECT"},
	{0X0070, "IP_USE_INPUT_FRAME_START_IN"},
	{0X0074, "IP_RDMA_VVALID_START_ENABLE"},
	{0X0078, "IP_ROL_SELECT"},
	{0X007C, "IP_ROL_MODE"},
	{0X0080, "IP_ROL_RESET"},
	{0X0084, "IP_PROCESSING"},
	{0X0090, "IP_DBG_CORE_FREEZE_ON_COL_ROW"},
	{0X0094, "IP_DBG_CORE_FREEZE_ON_COL_ROW_TARGET"},
	{0X0098, "IP_DBG_CORE_FREEZE_ON_COL_ROW_POS"},
	{0X00BC, "RDMA_IMG_AF_VARIABLE"},
	{0X00C0, "APB_SFR_RESET"},
	{0X00C4, "OUT_SIZE_V"},
	{0X00D0, "VVALID_READY_BUFFER"},
	{0X00D8, "IP_PDSTAT_PATH_ON"}, /* Only for v3.0 */
	{0X00E0, "IP_COREX_HW_TRIGGER_GAP"},
	{0X00E4, "IP_SDC_PATH_ON"},
	{0X00F0, "IP_VERSION"},
	{0X0100, "CONTINT_LEVEL_PULSE_N_SEL"},
	{0X0104, "CONTINT_INT1"},
	{0X0108, "CONTINT_INT1_ENABLE"},
	{0X010C, "CONTINT_INT1_STATUS"},
	{0X0110, "CONTINT_INT1_CLEAR"},
	{0X0114, "CONTINT_INT2"},
	{0X0118, "CONTINT_INT2_ENABLE"},
	{0X011C, "CONTINT_INT2_STATUS"},
	{0X0120, "CONTINT_INT2_CLEAR"},
	{0X0200, "SECU_CTRL_SEQID"},
	{0X0210, "SECU_CTRL_TZINFO_SEQID_0"},
	{0X0214, "SECU_CTRL_TZINFO_SEQID_1"},
	{0X0218, "SECU_CTRL_TZINFO_SEQID_2"},
	{0X021C, "SECU_CTRL_TZINFO_SEQID_3"},
	{0X0220, "SECU_CTRL_TZINFO_SEQID_4"},
	{0X0224, "SECU_CTRL_TZINFO_SEQID_5"},
	{0X0228, "SECU_CTRL_TZINFO_SEQID_6"},
	{0X022C, "SECU_CTRL_TZINFO_SEQID_7"},
	{0X0300, "FRO_MODE_EN"},
	{0X0304, "FRO_GLOBAL_ENABLE"},
	{0X0308, "FRO_ONE_SHOT_ENABLE"},
	{0X030C, "FRO_FRAME_COUNT"},
	{0X0310, "FRO_FRAME_COUNT_TO_RUN_MINUS1"},
	{0X0314, "FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW"},
	{0X0318, "FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT"},
	{0X031C, "FRO_RUN_FRAME_NUMBER_FOR_PDSTAT"},
	{0X0320, "FRO_DONE"},
	{0X0324, "FRO_BUSY"},
	{0X0330, "FRO_HISTORY_INT0_0"},
	{0X0334, "FRO_HISTORY_INT0_1"},
	{0X0338, "FRO_HISTORY_INT0_2"},
	{0X033C, "FRO_HISTORY_INT0_3"},
	{0X0340, "FRO_HISTORY_INT0_4"},
	{0X0344, "FRO_HISTORY_INT0_5"},
	{0X0348, "FRO_HISTORY_INT0_6"},
	{0X034C, "FRO_HISTORY_INT0_7"},
	{0X0350, "FRO_HISTORY_INT0_0_PREV"},
	{0X0354, "FRO_HISTORY_INT0_1_PREV"},
	{0X0358, "FRO_HISTORY_INT0_2_PREV"},
	{0X035C, "FRO_HISTORY_INT0_3_PREV"},
	{0X0360, "FRO_HISTORY_INT0_4_PREV"},
	{0X0364, "FRO_HISTORY_INT0_5_PREV"},
	{0X0368, "FRO_HISTORY_INT0_6_PREV"},
	{0X036C, "FRO_HISTORY_INT0_7_PREV"},
	{0X0370, "FRO_HISTORY_INT1_0"},
	{0X0374, "FRO_HISTORY_INT1_1"},
	{0X0378, "FRO_HISTORY_INT1_2"},
	{0X037C, "FRO_HISTORY_INT1_3"},
	{0X0380, "FRO_HISTORY_INT1_4"},
	{0X0384, "FRO_HISTORY_INT1_5"},
	{0X0388, "FRO_HISTORY_INT1_6"},
	{0X038C, "FRO_HISTORY_INT1_7"},
	{0X0390, "FRO_HISTORY_INT1_0_PREV"},
	{0X0394, "FRO_HISTORY_INT1_1_PREV"},
	{0X0398, "FRO_HISTORY_INT1_2_PREV"},
	{0X039C, "FRO_HISTORY_INT1_3_PREV"},
	{0X03A0, "FRO_HISTORY_INT1_4_PREV"},
	{0X03A4, "FRO_HISTORY_INT1_5_PREV"},
	{0X03A8, "FRO_HISTORY_INT1_6_PREV"},
	{0X03AC, "FRO_HISTORY_INT1_7_PREV"},
	{0X03B0, "FRO_SW_RESET"},
	{0X03B4, "FRO_INT0_CLEAR"},
	{0X03B8, "FRO_INT1_CLEAR"},
	{0X03C0, "FRO_INT0"},
	{0X03C4, "FRO_INT1"},
	{0X0400, "STRGEN_ENABLE"},
	{0X0404, "STRGEN_CONFIG"},
	{0X0408, "STRGEN_PRE_FRAME_GAP"},
	{0X040C, "STRGEN_PIXEL_GAP"},
	{0X0410, "STRGEN_LINE_GAP"},
	{0X0414, "STRGEN_IMAGE_WIDTH"},
	{0X0418, "STRGEN_IMAGE_HEIGHT"},
	{0X041C, "STRGEN_DATA_VALUE"},
	{0X04F4, "STRGEN_REG_INTERFACE_VER"},
	{0X04F8, "STRGEN_BLOCK_ID_CODE"},
	{0X04FC, "STRGEN_STREAM_CRC"},
	{0X0500, "STOPEN_CRC_STOP_VALID_COUNT"},
	{0X0504, "STOPEN_CRC_SEED"},
	{0X0508, "STOPEN_CRC_RESULT_POINT_0"},
	{0X050C, "STOPEN_CRC_RESULT_POINT_1"},
	{0X0510, "STOPEN_CRC_RESULT_POINT_2"},
	{0X0514, "STOPEN_CRC_RESULT_POINT_3"},
	{0X0600, "FRAME_SEQ_COUNTER"},
	{0X0604, "FRAME_SEQ_COUNTER_RESET"},
	{0X0608, "FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG"},
	{0X0800, "LIC_OPERATION_MODE"},
	{0X0804, "LIC_BUFFER_COMMON_CONFIG"},
	{0X0808, "LIC_DYNAMIC_ALLOC_CONFIG"},
	{0X080C, "LIC_STATIC_ALLOC_CONFIG1"},
	{0X0810, "LIC_STATIC_ALLOC_CONFIG2"},
	{0X0814, "LIC_STATIC_ALLOC_CONFIG3"},
	{0X0818, "LIC_STATIC_ALLOC_CONFIG4"},
	{0X0820, "LIC_INPUT_CONFIG1"},
	{0X0824, "LIC_INPUT_CONFIG2"},
	{0X0828, "LIC_INPUT_CONFIG3"},
	{0X082C, "LIC_OUTPUT_CONFIG"},
	{0X0830, "LIC_DEBUG_CONFIG"},
	{0X0834, "LIC_DEBUG_CONFIG1"},
	{0X083C, "LIC_GAMMA_EN"},
	{0X0840, "LIC_GAMMA_X_PNTS_TBL"},
	{0X0844, "LIC_GAMMA_X_PNTS_TBL_1"},
	{0X0848, "LIC_GAMMA_X_PNTS_TBL_2"},
	{0X084C, "LIC_GAMMA_X_PNTS_TBL_3"},
	{0X0850, "LIC_GAMMA_X_PNTS_TBL_4"},
	{0X0854, "LIC_GAMMA_X_PNTS_TBL_5"},
	{0X0858, "LIC_GAMMA_X_PNTS_TBL_6"},
	{0X085C, "LIC_GAMMA_X_PNTS_TBL_7"},
	{0X0860, "LIC_GAMMA_X_PNTS_TBL_8"},
	{0X0864, "LIC_GAMMA_X_PNTS_TBL_9"},
	{0X0868, "LIC_GAMMA_X_PNTS_TBL_10"},
	{0X086C, "LIC_GAMMA_X_PNTS_TBL_11"},
	{0X0870, "LIC_GAMMA_X_PNTS_TBL_12"},
	{0X0874, "LIC_GAMMA_X_PNTS_TBL_13"},
	{0X0878, "LIC_GAMMA_X_PNTS_TBL_14"},
	{0X087C, "LIC_GAMMA_X_PNTS_TBL_15"},
	{0X0880, "LIC_GAMMA_Y_PNTS_TBL"},
	{0X0884, "LIC_GAMMA_Y_PNTS_TBL_1"},
	{0X0888, "LIC_GAMMA_Y_PNTS_TBL_2"},
	{0X088C, "LIC_GAMMA_Y_PNTS_TBL_3"},
	{0X0890, "LIC_GAMMA_Y_PNTS_TBL_4"},
	{0X0894, "LIC_GAMMA_Y_PNTS_TBL_5"},
	{0X0898, "LIC_GAMMA_Y_PNTS_TBL_6"},
	{0X089C, "LIC_GAMMA_Y_PNTS_TBL_7"},
	{0X08A0, "LIC_GAMMA_Y_PNTS_TBL_8"},
	{0X08A4, "LIC_GAMMA_Y_PNTS_TBL_9"},
	{0X08A8, "LIC_GAMMA_Y_PNTS_TBL_10"},
	{0X08AC, "LIC_GAMMA_Y_PNTS_TBL_11"},
	{0X08B0, "LIC_GAMMA_Y_PNTS_TBL_12"},
	{0X08B4, "LIC_GAMMA_Y_PNTS_TBL_13"},
	{0X08B8, "LIC_GAMMA_Y_PNTS_TBL_14"},
	{0X08BC, "LIC_GAMMA_Y_PNTS_TBL_15"},
	{0X08C0, "LIC_DEBUG_INPUT"},
	{0X08C4, "LIC_DEBUG_OUTPUT"},
	{0X08C8, "LIC_DEBUG_BUFFER"},
	{0X08D0, "LIC_VIRTUAL_LINE_CONFIG_0"},
	{0X08D4, "LIC_VIRTUAL_LINE_CONFIG_1"},
	{0X0900, "CINFIFO_OUTPUT_CINFIFO_ENABLE"},
	{0X0904, "CINFIFO_OUTPUT_IMAGE_DIMENSIONS"},
	{0X0908, "CINFIFO_OUTPUT_T1_INTERVAL"},
	{0X090C, "CINFIFO_OUTPUT_T2_INTERVAL"},
	{0X0910, "CINFIFO_OUTPUT_T3_INTERVAL"},
	{0X0914, "CINFIFO_OUTPUT_T4_INTERVAL"},
	{0X0918, "CINFIFO_OUTPUT_T5_INTERVAL"},
	{0X091C, "CINFIFO_OUTPUT_T6_INTERVAL"},
	{0X0920, "CINFIFO_OUTPUT_T7_INTERVAL"},
	{0X0924, "CINFIFO_OUTPUT_COUNT_AT_STALL"},
	{0X0928, "CINFIFO_OUTPUT_T2_WAIT_FOR_FS"},
	{0X092C, "CINFIFO_OUTPUT_START_STALL"},
	{0X0930, "CINFIFO_OUTPUT_STOP_STALL"},
	{0X0934, "CINFIFO_OUTPUT_STALL_EN_THR"},
	{0X0938, "CINFIFO_OUTPUT_COL_CNT"},
	{0X093C, "CINFIFO_OUTPUT_LINE_CNT"},
	{0X0940, "CINFIFO_OUTPUT_TOTAL_SIZE_CNT"},
	{0X0944, "CINFIFO_OUTPUT_ERROR_ENABLE"},
	{0X0954, "CINFIFO_OUTPUT_ERROR_STATE"},
	{0X0958, "CINFIFO_OUTPUT_ERROR_STATE_CLR"},
	{0X095C, "CINFIFO_OUTPUT_IDLE"},
	{0X0960, "CINFIFO_OUTPUT_STALL_CNT"},
	{0X0A00, "AFIDENT_0_BYPASS"},
	{0X0A04, "AFIDENT_0_START_ACTIVE"},
	{0X0A08, "AFIDENT_0_ACTIVE_SIZE"},
	{0X0A0C, "AFIDENT_0_BLOCKS_PER_ACTIVE"},
	{0X0A10, "AFIDENT_0_OFFSET"},
	{0X0A14, "AFIDENT_0_UNITS"},
	{0X0A18, "AFIDENT_0_PTRN_XY_0"},
	{0X0A1C, "AFIDENT_0_PTRN_XY_1"},
	{0X0A20, "AFIDENT_0_PTRN_XY_2"},
	{0X0A24, "AFIDENT_0_PTRN_XY_3"},
	{0X0A28, "AFIDENT_0_PTRN_XY_4"},
	{0X0A2C, "AFIDENT_0_PTRN_XY_5"},
	{0X0A30, "AFIDENT_0_PTRN_XY_6"},
	{0X0A34, "AFIDENT_0_PTRN_XY_7"},
	{0X0A38, "AFIDENT_0_PTRN_0"},
	{0X0A3C, "AFIDENT_0_PTRN_1"},
	{0X0A40, "AFIDENT_0_SWITCHED_PTRN"},
	{0X0AA0, "AFIDENT_STREAM_CRC"},
	{0X0E00, "YEXTR_HDR_MODE"},
	{0X0E04, "YEXTR_MAXNOSKIPPXG"},
	{0X0E08, "YEXTR_SKIPLEVEL_THR"},
	{0X0E0C, "YEXTR_SAT_VALUEG"},
	{0X0E10, "YEXTR_SAT_VALUER"},
	{0X0E14, "YEXTR_SAT_VALUEB"},
	{0X0E18, "YEXTR_NUM_SATG"},
	{0X0E1C, "YEXTR_NUM_SATR"},
	{0X0E20, "YEXTR_NUM_SATB"},
	{0X0E24, "YEXTR_SAT_SUM_G"},
	{0X0E28, "YEXTR_SAT_SUM_R"},
	{0X0E2C, "YEXTR_SAT_SUM_B"},
	{0X0E30, "YEXTR_CLIP_LEFT"},
	{0X0E34, "YEXTR_CLIP_RIGHT"},
	{0X0E38, "YEXTR_COEFG"},
	{0X0E3C, "YEXTR_COEFR"},
	{0X0E40, "YEXTR_COEFB"},
	{0X0E44, "YEXTR_YSHIFT"},
	{0X0E48, "YEXTR_COEFG_SHORT"},
	{0X0E4C, "YEXTR_COEFR_SHORT"},
	{0X0E50, "YEXTR_COEFB_SHORT"},
	{0X0E60, "YEXTR_CRC"},
	{0X0F00, "I_MPD_ON"},
	{0X0F04, "I_AF_CROSS"},
	{0X0F08, "I_MPD_HBIN"},
	{0X0F0C, "I_MPD_VBIN"},
	{0X0F10, "I_COL"},
	{0X0F14, "I_WDR_ON"},
	{0X0F18, "I_WDR_COEF_LONG"},
	{0X0F1C, "I_WDR_COEF_SHORT"},
	{0X0F20, "I_WDR_SHFT_LONG"},
	{0X0F24, "I_WDR_SHFT_SHORT"},
	{0X0F28, "I_WDR_SPLIT_ON"},
	{0X0F2C, "I_OB_VALUE"},
	{0X0F30, "I_ROW"},
	{0X1100, "CROP_ROI_MAIN_BYPASS"},
	{0X1104, "CROP_ROI_SUB_BYPASS"},
	{0X1110, "CROP_ROI_MAIN_SX"},
	{0X1114, "CROP_ROI_MAIN_SY"},
	{0X1118, "CROP_ROI_MAIN_EX"},
	{0X111C, "CROP_ROI_MAIN_EY"},
	{0X1120, "CROP_ROI_SUB_SX"},
	{0X1124, "CROP_ROI_SUB_SY"},
	{0X1128, "CROP_ROI_SUB_EX"},
	{0X112C, "CROP_ROI_SUB_EY"},
	{0X1200, "PRE_GAMMA_ON"},
	{0X1204, "PRE_GAMMA_LUT_00"},
	{0X1208, "PRE_GAMMA_LUT_01"},
	{0X120C, "PRE_GAMMA_LUT_02"},
	{0X1210, "PRE_GAMMA_LUT_03"},
	{0X1214, "PRE_GAMMA_LUT_04"},
	{0X1218, "PRE_GAMMA_LUT_05"},
	{0X121C, "PRE_GAMMA_LUT_06"},
	{0X1220, "PRE_GAMMA_LUT_07"},
	{0X1224, "PRE_GAMMA_LUT_08"},
	{0X1228, "PRE_GAMMA_LUT_09"},
	{0X122C, "PRE_GAMMA_LUT_10"},
	{0X1230, "PRE_GAMMA_LUT_11"},
	{0X1234, "PRE_GAMMA_LUT_12"},
	{0X1238, "PRE_GAMMA_LUT_13"},
	{0X123C, "PRE_GAMMA_LUT_14"},
	{0X1240, "PRE_GAMMA_LUT_15"},
	{0X1244, "PRE_GAMMA_LUT_16"},
	{0X1248, "PRE_GAMMA_LUT_17"},
	{0X124C, "PRE_GAMMA_LUT_18"},
	{0X1250, "PRE_GAMMA_LUT_19"},
	{0X1254, "PRE_GAMMA_LUT_20"},
	{0X1258, "PRE_GAMMA_LUT_21"},
	{0X125C, "PRE_GAMMA_LUT_22"},
	{0X1260, "PRE_GAMMA_LUT_23"},
	{0X1264, "PRE_GAMMA_LUT_24"},
	{0X1268, "PRE_GAMMA_LUT_25"},
	{0X126C, "PRE_GAMMA_LUT_26"},
	{0X1270, "PRE_GAMMA_LUT_27"},
	{0X1274, "PRE_GAMMA_LUT_28"},
	{0X1278, "PRE_GAMMA_LUT_29"},
	{0X127C, "PRE_GAMMA_LUT_30"},
	{0X1280, "PRE_GAMMA_LUT_31"},
	{0X12F4, "PRE_GAMMA_REG_INTERFACE_VER"},
	{0X12F8, "PRE_GAMMA_BLOCK_ID_CODE"},
	{0X12FC, "PRE_GAMMA_CRC"},
	{0X1400, "REORDER_ON"},
	{0X1404, "REORDER_OB_VALUE"},
	{0X1410, "REORDER_0_ACTIVE_STA_XY"},
	{0X1414, "REORDER_0_ACTIVE_SIZE_XY"},
	{0X1418, "REORDER_0_UNIT_SIZE_XY"},
	{0X141C, "REORDER_0_UNIT_NUM_XY"},
	{0X1430, "REORDER_TAIL_ON"},
	{0X1434, "REORDER_TAIL_SOURCE_HEIGHT"},
	{0X1438, "REORDER_TAIL_SOURCE_FLAG"},
	{0X1440, "REORDER_TAIL_0_NUM_OF_UNIT_XY_IN_BLK"},
	{0X1444, "REORDER_TAIL_0_NUM_OF_BLK_XY"},
	{0X1448, "REORDER_TAIL_0_SOURCE_WIDTH"},
	{0X144C, "REORDER_TAIL_0_POS_0_7"},
	{0X1450, "REORDER_TAIL_0_POS_8_15"},
	{0X1454, "REORDER_TAIL_0_POS_16_23"},
	{0X1458, "REORDER_TAIL_0_POS_24_31"},
	{0X145C, "REORDER_TAIL_0_FLAG"},
	{0X1460, "REORDER_TAIL_CROP_ON"},
	{0X1464, "REORDER_TAIL_CROP_START_XY"},
	{0X1468, "REORDER_TAIL_CROP_SIZE_XY"},
	{0X1480, "REORDER_SRAM_OFFSET"},
	{0X1490, "REORDER_TAIL_PP_BYPASS"},
	{0X1494, "REORDER_TAIL_PP_HALF_MODE"},
	{0X1498, "REORDER_TAIL_PP_BUF_LINE_CNT_MAX"},
	{0X14EC, "REORDER_CRC_0"},
	{0X1504, "BPC_H_BYPASS"},
	{0X1508, "BPC_H_STATIC_POS_NUM"},
	{0X1510, "BPC_H_STATIC_POS_ADDR"},
	{0X1514, "BPC_H_STATIC_POS_DATA"},
	{0X1518, "BPC_H_IMG_SIZE"},
	{0X151C, "BPC_H_LINE_GAP"},
	{0X1520, "BPC_H_CROP"},
	{0X1530, "BPC_SRAM_OFFSET"},
	{0X1600, "ALC_0_ON"},
	{0X1604, "ALC_0_ROI_SX"},
	{0X1608, "ALC_0_ROI_SY"},
	{0X160C, "ALC_0_LUT_TYPE"},
	{0X1610, "ALC_0_GAP_H"},
	{0X1614, "ALC_0_GAP_V"},
	{0X1618, "ALC_0_GAP_H_INV"},
	{0X161C, "ALC_0_GAP_V_INV"},
	{0X1620, "ALC_0_GAP_H_MARGIN"},
	{0X1624, "ALC_0_GAP_V_MARGIN"},
	{0X1628, "ALC_0_GAP_H_MARGIN_INV"},
	{0X162C, "ALC_0_GAP_V_MARGIN_INV"},
	{0X1630, "ALC_0_POS_INTERP_ON"},
	{0X1634, "ALC_0_POS_WEIGHT_INF"},
	{0X1638, "ALC_0_POS_WEIGHT_MAC"},
	{0X1640, "ALC_0_GAIN_SHIFT"},
	{0X1644, "ALC_0_MAX_VAL"},
	{0X1650, "ALC_0_LUT_INIT_TYPE"},
	{0X1654, "ALC_0_LUT_INIT_ADDR"},
	{0X1658, "ALC_0_LUT_INIT_DATA"},
	{0X165C, "ALC_0_OFFSET_I"},
	{0X1660, "ALC_0_OFFSET_O"},
	{0X1664, "ALC_0_REF_SIZE_X"},
	{0X1668, "ALC_0_REF_SIZE_Y"},
	{0X166C, "ALC_0_GAP_AUTO_SET"},
	{0X167C, "ALC_0_CRC"},
	{0X1680, "ALC_1_ON"},
	{0X1684, "ALC_1_ROI_SX"},
	{0X1688, "ALC_1_ROI_SY"},
	{0X168C, "ALC_1_LUT_TYPE"},
	{0X1690, "ALC_1_GAP_H"},
	{0X1694, "ALC_1_GAP_V"},
	{0X1698, "ALC_1_GAP_H_INV"},
	{0X169C, "ALC_1_GAP_V_INV"},
	{0X16A0, "ALC_1_GAP_H_MARGIN"},
	{0X16A4, "ALC_1_GAP_V_MARGIN"},
	{0X16A8, "ALC_1_GAP_H_MARGIN_INV"},
	{0X16AC, "ALC_1_GAP_V_MARGIN_INV"},
	{0X16B0, "ALC_1_POS_INTERP_ON"},
	{0X16B4, "ALC_1_POS_WEIGHT_INF"},
	{0X16B8, "ALC_1_POS_WEIGHT_MAC"},
	{0X16C0, "ALC_1_GAIN_SHIFT"},
	{0X16C4, "ALC_1_MAX_VAL"},
	{0X16D0, "ALC_1_LUT_INIT_TYPE"},
	{0X16D4, "ALC_1_LUT_ADDR"},
	{0X16D8, "ALC_1_LUT_DATA"},
	{0X16DC, "ALC_1_OFFSET_I"},
	{0X16E0, "ALC_1_OFFSET_O"},
	{0X16E4, "ALC_1_REF_SIZE_X"},
	{0X16E8, "ALC_1_REF_SIZE_Y"},
	{0X16EC, "ALC_1_GAP_AUTO_SET"},
	{0X16FC, "ALC_1_CRC"},
	{0X1700, "POST_GAMMA_ON"},
	{0X1704, "POST_GAMMA_LUT_00"},
	{0X1708, "POST_GAMMA_LUT_01"},
	{0X170C, "POST_GAMMA_LUT_02"},
	{0X1710, "POST_GAMMA_LUT_03"},
	{0X1714, "POST_GAMMA_LUT_04"},
	{0X1718, "POST_GAMMA_LUT_05"},
	{0X171C, "POST_GAMMA_LUT_06"},
	{0X1720, "POST_GAMMA_LUT_07"},
	{0X1724, "POST_GAMMA_LUT_08"},
	{0X1728, "POST_GAMMA_LUT_09"},
	{0X172C, "POST_GAMMA_LUT_10"},
	{0X1730, "POST_GAMMA_LUT_11"},
	{0X1734, "POST_GAMMA_LUT_12"},
	{0X1738, "POST_GAMMA_LUT_13"},
	{0X173C, "POST_GAMMA_LUT_14"},
	{0X1740, "POST_GAMMA_LUT_15"},
	{0X1744, "POST_GAMMA_LUT_16"},
	{0X1748, "POST_GAMMA_LUT_17"},
	{0X174C, "POST_GAMMA_LUT_18"},
	{0X1750, "POST_GAMMA_LUT_19"},
	{0X1754, "POST_GAMMA_LUT_20"},
	{0X1758, "POST_GAMMA_LUT_21"},
	{0X175C, "POST_GAMMA_LUT_22"},
	{0X1760, "POST_GAMMA_LUT_23"},
	{0X1764, "POST_GAMMA_LUT_24"},
	{0X1768, "POST_GAMMA_LUT_25"},
	{0X176C, "POST_GAMMA_LUT_26"},
	{0X1770, "POST_GAMMA_LUT_27"},
	{0X1774, "POST_GAMMA_LUT_28"},
	{0X1778, "POST_GAMMA_LUT_29"},
	{0X177C, "POST_GAMMA_LUT_30"},
	{0X1780, "POST_GAMMA_LUT_31"},
	{0X1804, "POST_GAMMA_SUB_LUT_00"},
	{0X1808, "POST_GAMMA_SUB_LUT_01"},
	{0X180C, "POST_GAMMA_SUB_LUT_02"},
	{0X1810, "POST_GAMMA_SUB_LUT_03"},
	{0X1814, "POST_GAMMA_SUB_LUT_04"},
	{0X1818, "POST_GAMMA_SUB_LUT_05"},
	{0X181C, "POST_GAMMA_SUB_LUT_06"},
	{0X1820, "POST_GAMMA_SUB_LUT_07"},
	{0X1824, "POST_GAMMA_SUB_LUT_08"},
	{0X1828, "POST_GAMMA_SUB_LUT_09"},
	{0X182C, "POST_GAMMA_SUB_LUT_10"},
	{0X1830, "POST_GAMMA_SUB_LUT_11"},
	{0X1834, "POST_GAMMA_SUB_LUT_12"},
	{0X1838, "POST_GAMMA_SUB_LUT_13"},
	{0X183C, "POST_GAMMA_SUB_LUT_14"},
	{0X1840, "POST_GAMMA_SUB_LUT_15"},
	{0X1844, "POST_GAMMA_SUB_LUT_16"},
	{0X1848, "POST_GAMMA_SUB_LUT_17"},
	{0X184C, "POST_GAMMA_SUB_LUT_18"},
	{0X1850, "POST_GAMMA_SUB_LUT_19"},
	{0X1854, "POST_GAMMA_SUB_LUT_20"},
	{0X1858, "POST_GAMMA_SUB_LUT_21"},
	{0X185C, "POST_GAMMA_SUB_LUT_22"},
	{0X1860, "POST_GAMMA_SUB_LUT_23"},
	{0X1864, "POST_GAMMA_SUB_LUT_24"},
	{0X1868, "POST_GAMMA_SUB_LUT_25"},
	{0X186C, "POST_GAMMA_SUB_LUT_26"},
	{0X1870, "POST_GAMMA_SUB_LUT_27"},
	{0X1874, "POST_GAMMA_SUB_LUT_28"},
	{0X1878, "POST_GAMMA_SUB_LUT_29"},
	{0X187C, "POST_GAMMA_SUB_LUT_30"},
	{0X1880, "POST_GAMMA_SUB_LUT_31"},
	{0X18F4, "POST_GAMMA_REG_INTERFACE_VER"},
	{0X18F8, "POST_GAMMA_BLOCK_ID_CODE"},
	{0X18FC, "POST_GAMMA_CRC"},
	{0X1C00, "PDSTAT_SAT_ON"},
	{0X1C04, "PDSTAT_SAT_LV0"},
	{0X1C08, "PDSTAT_SAT_LV1"},
	{0X1C0C, "PDSTAT_SAT_LV2"},
	{0X1C10, "PDSTAT_SAT_SRC"},
	{0X1C14, "PDSTAT_SAT_LV0_SUB"},
	{0X1C18, "PDSTAT_SAT_LV1_SUB"},
	{0X1C1C, "PDSTAT_SAT_LV2_SUB"},
	{0X1C20, "PDSTAT_SAT_SRC_SUB"},
	{0X1C24 , "PDSTAT_SAT_CNT_SHIFT"},
	{0X1C30, "PDSTAT_PRE_H_B2_EN"},
	{0X1C34, "PDSTAT_PRE_H_I0_G0"},
	{0X1C38, "PDSTAT_PRE_H_I0_K01"},
	{0X1C3C, "PDSTAT_PRE_H_I0_K02"},
	{0X1C40, "PDSTAT_PRE_H_I0_FTYPE0"},
	{0X1C44, "PDSTAT_PRE_H_I0_G1"},
	{0X1C48, "PDSTAT_PRE_H_I0_K11"},
	{0X1C4C, "PDSTAT_PRE_H_I0_K12"},
	{0X1C50, "PDSTAT_PRE_H_I0_C11"},
	{0X1C54, "PDSTAT_PRE_H_I0_C12"},
	{0X1C58, "PDSTAT_PRE_H_I0_G2"},
	{0X1C5C, "PDSTAT_PRE_H_I0_K21"},
	{0X1C60, "PDSTAT_PRE_H_I0_K22"},
	{0X1C64, "PDSTAT_PRE_H_I0_C21"},
	{0X1C68, "PDSTAT_PRE_H_I0_C22"},
	{0X1C6C, "PDSTAT_PRE_H_I0_BY0"},
	{0X1C70, "PDSTAT_PRE_H_I0_BY1"},
	{0X1C74, "PDSTAT_PRE_H_I0_BY2"},
	{0X1C78, "PDSTAT_PRE_H_I1_G0"},
	{0X1C7C, "PDSTAT_PRE_H_I1_K01"},
	{0X1C80, "PDSTAT_PRE_H_I1_K02"},
	{0X1C84, "PDSTAT_PRE_H_I1_FTYPE0"},
	{0X1C88, "PDSTAT_PRE_H_I1_G1"},
	{0X1C8C, "PDSTAT_PRE_H_I1_K11"},
	{0X1C90, "PDSTAT_PRE_H_I1_K12"},
	{0X1C94, "PDSTAT_PRE_H_I1_C11"},
	{0X1C98, "PDSTAT_PRE_H_I1_C12"},
	{0X1C9C, "PDSTAT_PRE_H_I1_G2"},
	{0X1CA0, "PDSTAT_PRE_H_I1_K21"},
	{0X1CA4, "PDSTAT_PRE_H_I1_K22"},
	{0X1CA8, "PDSTAT_PRE_H_I1_C21"},
	{0X1CAC, "PDSTAT_PRE_H_I1_C22"},
	{0X1CB0, "PDSTAT_PRE_H_I1_BY0"},
	{0X1CB4, "PDSTAT_PRE_H_I1_BY1"},
	{0X1CB8, "PDSTAT_PRE_H_I1_BY2"},
	{0X1CBC, "PDSTAT_PRE_H_I2_G0"},
	{0X1CC0, "PDSTAT_PRE_H_I2_K01"},
	{0X1CC4, "PDSTAT_PRE_H_I2_K02"},
	{0X1CC8, "PDSTAT_PRE_H_I2_FTYPE0"},
	{0X1CCC, "PDSTAT_PRE_H_I2_G1"},
	{0X1CD0, "PDSTAT_PRE_H_I2_K11"},
	{0X1CD4, "PDSTAT_PRE_H_I2_K12"},
	{0X1CD8, "PDSTAT_PRE_H_I2_C11"},
	{0X1CDC, "PDSTAT_PRE_H_I2_C12"},
	{0X1CE0, "PDSTAT_PRE_H_I2_G2"},
	{0X1CE4, "PDSTAT_PRE_H_I2_K21"},
	{0X1CE8, "PDSTAT_PRE_H_I2_K22"},
	{0X1CEC, "PDSTAT_PRE_H_I2_C21"},
	{0X1CF0, "PDSTAT_PRE_H_I2_C22"},
	{0X1CF4, "PDSTAT_PRE_H_I2_BY0"},
	{0X1CF8, "PDSTAT_PRE_H_I2_BY1"},
	{0X1CFC, "PDSTAT_PRE_H_I2_BY2"},
	{0X1D00, "PDSTAT_PRE_H_ACCM_V_NUM"},
	{0X1D08, "PDSTAT_PRE_H_ACCM_V_SHIFT"},
	{0X1D0C, "PDSTAT_PRE_H_BIN_H_B0_NUM"},
	{0X1D10, "PDSTAT_PRE_H_BIN_H_B1_NUM"},
	{0X1D14, "PDSTAT_PRE_H_BIN_H_B2_NUM"},
	{0X1D24, "PDSTAT_PRE_H_BIN_FIRST"},
	{0X1DA8, "PDSTAT_XCOR_H_ON"},
	{0X1DAC, "PDSTAT_XCOR_H_PHASE_RANGE"},
	{0X1DB0, "PDSTAT_XCOR_H_I0_CORING"},
	{0X1DB4, "PDSTAT_XCOR_H_I1_CORING"},
	{0X1DB8, "PDSTAT_XCOR_H_I2_CORING"},
	{0X1DBC, "PDSTAT_XCOR_H_COR_TYPE_B0"},
	{0X1DC0, "PDSTAT_XCOR_H_COR_TYPE_B1"},
	{0X1DC4, "PDSTAT_XCOR_H_COR_TYPE_B2"},
	{0X1DC8, "PDSTAT_XCOR_H_CORING_TH_B0"},
	{0X1DCC, "PDSTAT_XCOR_H_CORING_TH_B1"},
	{0X1DD0, "PDSTAT_XCOR_H_CORING_TH_B2"},
	{0X1DD4, "PDSTAT_XCOR_H_CORING_TY"},
	{0X1DE0, "PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0"},
	{0X1DE4, "PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1"},
	{0X1DE8, "PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2"},
	{0X1E00, "PDSTAT_IN_SIZE_X"},
	{0X1E04, "PDSTAT_IN_SIZE_Y"},
	{0X1E50, "PDSTAT_ROI_MAIN_SROI"},
	{0X1E54, "PDSTAT_ROI_MAIN_S0SX"},
	{0X1E58, "PDSTAT_ROI_MAIN_S0SY"},
	{0X1E5C, "PDSTAT_ROI_MAIN_S0EX"},
	{0X1E60, "PDSTAT_ROI_MAIN_S0EY"},
	{0X1E64, "PDSTAT_ROI_MAIN_S1SX"},
	{0X1E68, "PDSTAT_ROI_MAIN_S1SY"},
	{0X1E6C, "PDSTAT_ROI_MAIN_S1EX"},
	{0X1E70, "PDSTAT_ROI_MAIN_S1EY"},
	{0X1E74, "PDSTAT_ROI_MAIN_S2SX"},
	{0X1E78, "PDSTAT_ROI_MAIN_S2SY"},
	{0X1E7C, "PDSTAT_ROI_MAIN_S2EX"},
	{0X1E80, "PDSTAT_ROI_MAIN_S2EY"},
	{0X1E84, "PDSTAT_ROI_MAIN_S3SX"},
	{0X1E88, "PDSTAT_ROI_MAIN_S3SY"},
	{0X1E8C, "PDSTAT_ROI_MAIN_S3EX"},
	{0X1E90, "PDSTAT_ROI_MAIN_S3EY"},
	{0X1ED8, "PDSTAT_ROI_MAIN_MWM_CX"},
	{0X1EDC, "PDSTAT_ROI_MAIN_MWM_CY"},
	{0X1EE0, "PDSTAT_ROI_MAIN_MWM_SX"},
	{0X1EE4, "PDSTAT_ROI_MAIN_MWM_SY"},
	{0X1EE8, "PDSTAT_ROI_MAIN_MWM_EX"},
	{0X1EEC, "PDSTAT_ROI_MAIN_MWM_EY"},
	{0X1F08, "PDSTAT_ROI_MAIN_MWS_ON"},
	{0X1F0C, "PDSTAT_ROI_MAIN_MWS_SX"},
	{0X1F10, "PDSTAT_ROI_MAIN_MWS_SY"},
	{0X1F14, "PDSTAT_ROI_MAIN_MWS_SIZE_X"},
	{0X1F18, "PDSTAT_ROI_MAIN_MWS_SIZE_Y"},
	{0X1F1C, "PDSTAT_ROI_MAIN_MWS_GAP_X"},
	{0X1F20, "PDSTAT_ROI_MAIN_MWS_GAP_Y"},
	{0X1F24, "PDSTAT_ROI_MAIN_MWS_NO_X"},
	{0X1F28, "PDSTAT_ROI_MAIN_MWS_NO_Y"},
	{0X1F2C, "PDSTAT_XCOR_H_INVALID_EXCEPT_ON"},
	{0X1F30, "PDSTAT_XCOR_H_INVALID_LOW_TH"},
	{0X1F34, "PDSTAT_XCOR_H_INVALID_HIGH_TH"},
	{0X1F38, "PDSTAT_XCOR_H_INVALID_LEFT_PIX"},
	{0X1F3C, "PDSTAT_XCOR_H_INVALID_RIGHT_PIX"},
	{0X1F54, "PDSTAT_H_WDR_SPLIT_ON"},
	{0X1F5C, "PDSTAT_FRAME_NO"},
	{0X1F60, "PDSTAT_DUMP_ON"},
	{0X2000, "WDMA_STAT_EN"},
	{0X2004, "WDMA_STAT_COMP_CONTROL"},
	{0X2010, "WDMA_STAT_DATA_FORMAT"},
	{0X2014, "WDMA_STAT_MONO_MODE"},
	{0X201C, "WDMA_STAT_AUTO_FLUSH_EN"},
	{0X2020, "WDMA_STAT_WIDTH"},
	{0X2024, "WDMA_STAT_HEIGHT"},
	{0X2028, "WDMA_STAT_IMG_STRIDE_1P"},
	{0X2040, "WDMA_STAT_MAX_MO"},
	{0X2044, "WDMA_STAT_LINEGAP"},
	{0X2048, "WDMA_STAT_MAX_BL"},
	{0X204C, "WDMA_STAT_BUSINFO"},
	{0X2050, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO0"},
	{0X2054, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO1"},
	{0X2058, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO2"},
	{0X205C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO3"},
	{0X2060, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO4"},
	{0X2064, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO5"},
	{0X2068, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO6"},
	{0X206C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO7"},
	{0X2190, "WDMA_STAT_IMG_CRC_1P"},
	{0X21B0, "WDMA_STAT_MON_STATUS0"},
	{0X21B4, "WDMA_STAT_MON_STATUS1"},
	{0X21B8, "WDMA_STAT_MON_STATUS2"},
	{0X21BC, "WDMA_STAT_MON_STATUS3"},
	{0X2200, "RDMA_BAYER_EN"},
	{0X2204, "RDMA_BAYER_COMP_CONTROL"},
	{0X2208, "RDMA_BAYER_COMP_ERROR_MODE"},
	{0X220C, "RDMA_BAYER_COMP_ERROR_VALUE"},
	{0X2210, "RDMA_BAYER_DATA_FORMAT"},
	{0X2214, "RDMA_BAYER_MONO_MODE"},
	{0X2218, "RDMA_BAYER_LOSSY_BYTE32NUM"},
	{0X2220, "RDMA_BAYER_WIDTH"},
	{0X2224, "RDMA_BAYER_HEIGHT"},
	{0X2228, "RDMA_BAYER_IMG_STRIDE_1P"},
	{0X2234, "RDMA_BAYER_HEADER_STRIDE_1P"},
	{0X223C, "RDMA_BAYER_VOTF_EN"},
	{0X2240, "RDMA_BAYER_MAX_MO"},
	{0X2244, "RDMA_BAYER_LINEGAP"},
	{0X2248, "RDMA_BAYER_MAX_BL"},
	{0X224C, "RDMA_BAYER_BUSINFO"},
	{0X2250, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO0"},
	{0X2254, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO1"},
	{0X2258, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO2"},
	{0X225C, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO3"},
	{0X2260, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO4"},
	{0X2264, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO5"},
	{0X2268, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO6"},
	{0X226C, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO7"},
	{0X2310, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO0"},
	{0X2314, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO1"},
	{0X2318, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO2"},
	{0X231C, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO3"},
	{0X2320, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO4"},
	{0X2324, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO5"},
	{0X2328, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO6"},
	{0X232C, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO7"},
	{0X2390, "RDMA_BAYER_IMG_CRC_1P"},
	{0X239C, "RDMA_BAYER_HEADER_CRC_1P"},
	{0X23B0, "RDMA_BAYER_MON_STATUS0"},
	{0X23B4, "RDMA_BAYER_MON_STATUS1"},
	{0X23B8, "RDMA_BAYER_MON_STATUS2"},
	{0X23BC, "RDMA_BAYER_MON_STATUS3"},
	{0X23D0, "RDMA_BAYER_BW_LIMIT_0"},
	{0X23D4, "RDMA_BAYER_BW_LIMIT_1"},
	{0X23D8, "RDMA_BAYER_BW_LIMIT_2"},
	{0X2400, "RDMA_AF_EN"},
	{0X2404, "RDMA_AF_COMP_CONTROL"},
	{0X2410, "RDMA_AF_DATA_FORMAT"},
	{0X2414, "RDMA_AF_MONO_MODE"},
	{0X2420, "RDMA_AF_WIDTH"},
	{0X2424, "RDMA_AF_HEIGHT"},
	{0X2428, "RDMA_AF_IMG_STRIDE_1P"},
	{0X2434, "RDMA_AF_HEADER_STRIDE_1P"},
	{0X243C, "RDMA_AF_VOTF_EN"},
	{0X2440, "RDMA_AF_MAX_MO"},
	{0X2444, "RDMA_AF_LINEGAP"},
	{0X2448, "RDMA_AF_MAX_BL"},
	{0X244C, "RDMA_AF_BUSINFO"},
	{0X2450, "RDMA_AF_IMG_BASE_ADDR_1P_FRO0"},
	{0X2454, "RDMA_AF_IMG_BASE_ADDR_1P_FRO1"},
	{0X2458, "RDMA_AF_IMG_BASE_ADDR_1P_FRO2"},
	{0X245C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO3"},
	{0X2460, "RDMA_AF_IMG_BASE_ADDR_1P_FRO4"},
	{0X2464, "RDMA_AF_IMG_BASE_ADDR_1P_FRO5"},
	{0X2468, "RDMA_AF_IMG_BASE_ADDR_1P_FRO6"},
	{0X246C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO7"},
	{0X2590, "RDMA_AF_IMG_CRC_1P"},
	{0X25B0, "RDMA_AF_MON_STATUS0"},
	{0X25B4, "RDMA_AF_MON_STATUS1"},
	{0X25B8, "RDMA_AF_MON_STATUS2"},
	{0X25BC, "RDMA_AF_MON_STATUS3"},
	{0X25D0, "RDMA_AF_BW_LIMIT_0"},
	{0X25D4, "RDMA_AF_BW_LIMIT_1"},
	{0X25D8, "RDMA_AF_BW_LIMIT_2"},
	{0X2C00, "BBBSIZE_FLAG"},
	{0X2C04, "PWIDTH"},
	{0X2C08, "AAA_LOW_THRE"},
	{0X2C0C, "ORIG_GGG_DDD"},
	{0X2C10, "IMAGE_SIZE"},
	{0X2C14, "FFF_TH_AND_MSB_INFO"},
	{0X2C18, "OUT_PPC_AND_HDR_MODE_SEL"},
	{0X2C1C, "QQQ"},
	{0X2C20, "STEP1_COEFF"},
	{0X2C24, "STEP2_COEFF"},
	{0X2C28, "STEP3_COEFF"},
	{0X2C2C, "FUNC_REG_L00_H"},
	{0X2C30, "FUNC_REG_L00_L"},
	{0X2C34, "FUNC_REG_L01_H"},
	{0X2C38, "FUNC_REG_L01_L"},
	{0X2C3C, "FUNC_REG_L02_H"},
	{0X2C40, "FUNC_REG_L02_L"},
	{0X2C44, "FUNC_REG_L03_H"},
	{0X2C48, "FUNC_REG_L03_L"},
	{0X2C4C, "FUNC_REG_L04_H"},
	{0X2C50, "FUNC_REG_L04_L"},
	{0X2C54, "FUNC_REG_L05_H"},
	{0X2C58, "FUNC_REG_L05_L"},
	{0X2C5C, "FUNC_REG_L06_H"},
	{0X2C60, "FUNC_REG_L06_L"},
	{0X2C64, "FUNC_REG_L07_H"},
	{0X2C68, "FUNC_REG_L07_L"},
	{0X2C6C, "FUNC_REG_L08_H"},
	{0X2C70, "FUNC_REG_L08_L"},
	{0X2C74, "FUNC_REG_L09_H"},
	{0X2C78, "FUNC_REG_L09_L"},
	{0X2C7C, "FUNC_REG_L10_H"},
	{0X2C80, "FUNC_REG_L10_L"},
	{0X2C84, "FUNC_REG_L11_H"},
	{0X2C88, "FUNC_REG_L11_L"},
	{0X2C8C, "LEV_THR_INFUNCREG_K00_0"},
	{0X2C90, "LEV_THR_INFUNCREG_K00_1"},
	{0X2C94, "LEV_THR_INFUNCREG_K00_2"},
	{0X2C98, "LEV_THR_INFUNCREG_K00_3"},
	{0X2C9C, "LEV_THR_INFUNCREG_K01_0"},
	{0X2CA0, "LEV_THR_INFUNCREG_K01_1"},
	{0X2CA4, "LEV_THR_INFUNCREG_K01_2"},
	{0X2CA8, "LEV_THR_INFUNCREG_K01_3"},
	{0X2CAC, "LEV_THR_INFUNCREG_K02_0"},
	{0X2CB0, "LEV_THR_INFUNCREG_K02_1"},
	{0X2CB4, "LEV_THR_INFUNCREG_K02_2"},
	{0X2CB8, "LEV_THR_INFUNCREG_K02_3"},
	{0X2CBC, "LEV_THR_INFUNCREG_K03_0"},
	{0X2CC0, "LEV_THR_INFUNCREG_K03_1"},
	{0X2CC4, "LEV_THR_INFUNCREG_K03_2"},
	{0X2CC8, "LEV_THR_INFUNCREG_K03_3"},
	{0X2CCC, "LEV_THR_INFUNCREG_K04_0"},
	{0X2CD0, "LEV_THR_INFUNCREG_K04_1"},
	{0X2CD4, "LEV_THR_INFUNCREG_K04_2"},
	{0X2CD8, "LEV_THR_INFUNCREG_K04_3"},
	{0X2CDC, "DATA_ADD_INFUNCREG_K00"},
	{0X2CE0, "DATA_ADD_INFUNCREG_K01"},
	{0X2CE4, "DATA_ADD_INFUNCREG_K02"},
	{0X2CE8, "DATA_ADD_INFUNCREG_K03"},
	{0X2CEC, "DATA_ADD_INFUNCREG_K04"},
	{0X2CF0, "PPP_FRAME_KKK_HEIGHT_AND_NUM"},
	{0X2CF4, "FUNC_SUBPART_HEIGHT"},
	{0X2CF8, "TIME_OUT_U_PREVAL"},
	{0X2CFC, "TIME_OUT_U_POSTVAL"},
	{0X2D00, "TIME_OUT_O_PREVAL"},
	{0X2D04, "TIME_OUT_O_POSTVAL"},
	{0X2D08, "SDC_AUTO_RESET"},
	{0X2D0C, "SDC_SW_RESET"},
	{0X2D10, "ERROR_PAD"},
	{0X2D14, "VBI_HBI"},
	{0X2D18, "DBG_SEL"},
	{0X2D1C, "STATUS"},
	{0X2D20, "DBG"},
	{0X2D24, "PROCESSING_POS"},
	{0X2D28, "CRC"},
	{0X2D2C, "MAX_ITER"},
	{0X2D30, "RESERVE0"},
	{0X2D34, "RESERVE1"},
	{0X2D38, "RESERVE2"},
	{0X2D3C, "RESERVE3"},
	{0X2D40, "RESERVE4"},
	{0X2D44, "RESERVE5"},
	{0X2D48, "RESERVE6"},
	{0X2D4C, "RESERVE7"},
	{0X2D50, "RESERVE8"},
	{0X2D54, "RESERVE9"},
	{0X2F00, "COREX_ENABLE"},
	{0X2F04, "COREX_RESET"},
	{0X2F08, "COREX_FAST_MODE"},
	{0X2F0C, "COREX_UPDATE_TYPE_0"},
	{0X2F10, "COREX_UPDATE_TYPE_1"},
	{0X2F14, "COREX_UPDATE_MODE_0"},
	{0X2F18, "COREX_UPDATE_MODE_1"},
	{0X2F1C, "COREX_START_0"},
	{0X2F20, "COREX_START_1"},
	{0X2F24, "COREX_COPY_FROM_IP_0"},
	{0X2F28, "COREX_COPY_FROM_IP_1"},
	{0X2F2C, "COREX_STATUS_0"},
	{0X2F30, "COREX_STATUS_1"},
	{0X2F34, "COREX_PRE_ADDR_CONFIG"},
	{0X2F38, "COREX_PRE_DATA_CONFIG"},
	{0X2F3C, "COREX_POST_ADDR_CONFIG"},
	{0X2F40, "COREX_POST_DATA_CONFIG"},
	{0X2F44, "COREX_PRE_POST_CONFIG_EN"},
	{0X2F48, "COREX_TYPE_WRITE"},
	{0X2F4C, "COREX_TYPE_WRITE_TRIGGER"},
	{0X2F50, "COREX_TYPE_READ"},
	{0X2F54, "COREX_TYPE_READ_OFFSET"},
	{0X2F58, "COREX_INTERRUPT_VECTOR_MASKED"},
	{0X2F5C, "COREX_INTERRUPT_VECTOR"},
	{0X2F60, "COREX_INTERRUPT_VECTOR_CLEAR"},
	{0X2F64, "COREX_INTERRUPT_MASK"},
	{0X2FF4, "COREX_REG_INTERFACE_VER"},
};

const struct is_reg pdp_regs_corex[] = {
	{0X0000, "GLOBAL_ENABLE"},
	{0X0004, "ONE_SHOT_ENABLE"},
	{0X0008, "GLOBAL_ENABLE_STOP_CRPT"},
	{0X000C, "SW_RESET"},
	{0X0010, "SW_CORE_RESET"},
	{0X0014, "HW_RESET"},
	{0X0018, "FORCE_INTERNAL_CLOCK"},
	{0X001C, "TRANS_STOP_REQ"},
	{0X0020, "TRANS_STOP_REQ_RDY"},
	{0X0024, "IDLENESS_STATUS"},
	{0X0028, "SELREGISTER"},
	{0X002C, "SELREGISTERMODE"},
	{0X0030, "SHADOW_CONTROL"},
	{0X0034, "SHADOW_SW_TRIGGER"},
	{0X0038, "AUTO_MASK_PREADY"},
	{0X003C, "INTERRUPT_AUTO_MASK"},
	{0X0040, "IP_POST_FRAME_GAP"},
	{0X8044, "IP_USE_END_INTERRUPT_ENABLE"},
	{0X8048, "IP_END_INTERRUPT_ENABLE"},
	{0X804C, "IP_CORRUPTED_INTERRUPT_ENABLE"},
	{0X0050, "IP_STALL_OUT"},
	{0X8054, "IP_COUTFIFO_END_ON_VSYNC_FALL"},
	{0X805C, "IP_INT_ON_COL_ROW"},
	{0X8060, "IP_INT_ON_COL_ROW_CORD"},
	{0X8068, "IP_CHAIN_INPUT_SELECT"},
	{0X8070, "IP_USE_INPUT_FRAME_START_IN"},
	{0X8074, "IP_RDMA_VVALID_START_ENABLE"},
	{0X8078, "IP_ROL_SELECT"},
	{0X807C, "IP_ROL_MODE"},
	{0X0080, "IP_ROL_RESET"},
	{0X0084, "IP_PROCESSING"},
	{0X8090, "IP_DBG_CORE_FREEZE_ON_COL_ROW"},
	{0X8094, "IP_DBG_CORE_FREEZE_ON_COL_ROW_TARGET"},
	{0X0098, "IP_DBG_CORE_FREEZE_ON_COL_ROW_POS"},
	{0X00BC, "RDMA_IMG_AF_VARIABLE"},
	{0X00C0, "APB_SFR_RESET"},
	{0X80C4, "OUT_SIZE_V"},
	{0X00D0, "VVALID_READY_BUFFER"},
	{0X80D8, "IP_PDSTAT_PATH_ON"}, /* Only for v3.0 */
	{0X00E0, "IP_COREX_HW_TRIGGER_GAP"},
	{0X80E4, "IP_SDC_PATH_ON"},
	{0X00F0, "IP_VERSION"},
	{0X0100, "CONTINT_LEVEL_PULSE_N_SEL"},
	{0X0104, "CONTINT_INT1"},
	{0X0108, "CONTINT_INT1_ENABLE"},
	{0X010C, "CONTINT_INT1_STATUS"},
	{0X0110, "CONTINT_INT1_CLEAR"},
	{0X0114, "CONTINT_INT2"},
	{0X0118, "CONTINT_INT2_ENABLE"},
	{0X011C, "CONTINT_INT2_STATUS"},
	{0X0120, "CONTINT_INT2_CLEAR"},
	{0X8200, "SECU_CTRL_SEQID"},
	{0X8210, "SECU_CTRL_TZINFO_SEQID_0"},
	{0X8214, "SECU_CTRL_TZINFO_SEQID_1"},
	{0X8218, "SECU_CTRL_TZINFO_SEQID_2"},
	{0X821C, "SECU_CTRL_TZINFO_SEQID_3"},
	{0X8220, "SECU_CTRL_TZINFO_SEQID_4"},
	{0X8224, "SECU_CTRL_TZINFO_SEQID_5"},
	{0X8228, "SECU_CTRL_TZINFO_SEQID_6"},
	{0X822C, "SECU_CTRL_TZINFO_SEQID_7"},
	{0X0300, "FRO_MODE_EN"},
	{0X0304, "FRO_GLOBAL_ENABLE"},
	{0X0308, "FRO_ONE_SHOT_ENABLE"},
	{0X030C, "FRO_FRAME_COUNT"},
	{0X0310, "FRO_FRAME_COUNT_TO_RUN_MINUS1"},
	{0X0314, "FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW"},
	{0X0318, "FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT"},
	{0X031C, "FRO_RUN_FRAME_NUMBER_FOR_PDSTAT"},
	{0X0320, "FRO_DONE"},
	{0X0324, "FRO_BUSY"},
	{0X0330, "FRO_HISTORY_INT0_0"},
	{0X0334, "FRO_HISTORY_INT0_1"},
	{0X0338, "FRO_HISTORY_INT0_2"},
	{0X033C, "FRO_HISTORY_INT0_3"},
	{0X0340, "FRO_HISTORY_INT0_4"},
	{0X0344, "FRO_HISTORY_INT0_5"},
	{0X0348, "FRO_HISTORY_INT0_6"},
	{0X034C, "FRO_HISTORY_INT0_7"},
	{0X0350, "FRO_HISTORY_INT0_0_PREV"},
	{0X0354, "FRO_HISTORY_INT0_1_PREV"},
	{0X0358, "FRO_HISTORY_INT0_2_PREV"},
	{0X035C, "FRO_HISTORY_INT0_3_PREV"},
	{0X0360, "FRO_HISTORY_INT0_4_PREV"},
	{0X0364, "FRO_HISTORY_INT0_5_PREV"},
	{0X0368, "FRO_HISTORY_INT0_6_PREV"},
	{0X036C, "FRO_HISTORY_INT0_7_PREV"},
	{0X0370, "FRO_HISTORY_INT1_0"},
	{0X0374, "FRO_HISTORY_INT1_1"},
	{0X0378, "FRO_HISTORY_INT1_2"},
	{0X037C, "FRO_HISTORY_INT1_3"},
	{0X0380, "FRO_HISTORY_INT1_4"},
	{0X0384, "FRO_HISTORY_INT1_5"},
	{0X0388, "FRO_HISTORY_INT1_6"},
	{0X038C, "FRO_HISTORY_INT1_7"},
	{0X0390, "FRO_HISTORY_INT1_0_PREV"},
	{0X0394, "FRO_HISTORY_INT1_1_PREV"},
	{0X0398, "FRO_HISTORY_INT1_2_PREV"},
	{0X039C, "FRO_HISTORY_INT1_3_PREV"},
	{0X03A0, "FRO_HISTORY_INT1_4_PREV"},
	{0X03A4, "FRO_HISTORY_INT1_5_PREV"},
	{0X03A8, "FRO_HISTORY_INT1_6_PREV"},
	{0X03AC, "FRO_HISTORY_INT1_7_PREV"},
	{0X03B0, "FRO_SW_RESET"},
	{0X03B4, "FRO_INT0_CLEAR"},
	{0X03B8, "FRO_INT1_CLEAR"},
	{0X03C0, "FRO_INT0"},
	{0X03C4, "FRO_INT1"},
	{0X8400, "STRGEN_ENABLE"},
	{0X8404, "STRGEN_CONFIG"},
	{0X8408, "STRGEN_PRE_FRAME_GAP"},
	{0X840C, "STRGEN_PIXEL_GAP"},
	{0X8410, "STRGEN_LINE_GAP"},
	{0X8414, "STRGEN_IMAGE_WIDTH"},
	{0X8418, "STRGEN_IMAGE_HEIGHT"},
	{0X841C, "STRGEN_DATA_VALUE"},
	{0X04F4, "STRGEN_REG_INTERFACE_VER"},
	{0X04F8, "STRGEN_BLOCK_ID_CODE"},
	{0X04FC, "STRGEN_STREAM_CRC"},
	{0X0500, "STOPEN_CRC_STOP_VALID_COUNT"},
	{0X0504, "STOPEN_CRC_SEED"},
	{0X0508, "STOPEN_CRC_RESULT_POINT_0"},
	{0X050C, "STOPEN_CRC_RESULT_POINT_1"},
	{0X0510, "STOPEN_CRC_RESULT_POINT_2"},
	{0X0514, "STOPEN_CRC_RESULT_POINT_3"},
	{0X0600, "FRAME_SEQ_COUNTER"},
	{0X0604, "FRAME_SEQ_COUNTER_RESET"},
	{0X0608, "FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG"},
	{0X8800, "LIC_OPERATION_MODE"},
	{0X8804, "LIC_BUFFER_COMMON_CONFIG"},
	{0X8808, "LIC_DYNAMIC_ALLOC_CONFIG"},
	{0X880C, "LIC_STATIC_ALLOC_CONFIG1"},
	{0X8810, "LIC_STATIC_ALLOC_CONFIG2"},
	{0X8814, "LIC_STATIC_ALLOC_CONFIG3"},
	{0X8818, "LIC_STATIC_ALLOC_CONFIG4"},
	{0X8820, "LIC_INPUT_CONFIG1"},
	{0X8824, "LIC_INPUT_CONFIG2"},
	{0X8828, "LIC_INPUT_CONFIG3"},
	{0X882C, "LIC_OUTPUT_CONFIG"},
	{0X8830, "LIC_DEBUG_CONFIG"},
	{0X0834, "LIC_DEBUG_CONFIG1"},
	{0X883C, "LIC_GAMMA_EN"},
	{0X8840, "LIC_GAMMA_X_PNTS_TBL"},
	{0X8844, "LIC_GAMMA_X_PNTS_TBL_1"},
	{0X8848, "LIC_GAMMA_X_PNTS_TBL_2"},
	{0X884C, "LIC_GAMMA_X_PNTS_TBL_3"},
	{0X8850, "LIC_GAMMA_X_PNTS_TBL_4"},
	{0X8854, "LIC_GAMMA_X_PNTS_TBL_5"},
	{0X8858, "LIC_GAMMA_X_PNTS_TBL_6"},
	{0X885C, "LIC_GAMMA_X_PNTS_TBL_7"},
	{0X8860, "LIC_GAMMA_X_PNTS_TBL_8"},
	{0X8864, "LIC_GAMMA_X_PNTS_TBL_9"},
	{0X8868, "LIC_GAMMA_X_PNTS_TBL_10"},
	{0X886C, "LIC_GAMMA_X_PNTS_TBL_11"},
	{0X8870, "LIC_GAMMA_X_PNTS_TBL_12"},
	{0X8874, "LIC_GAMMA_X_PNTS_TBL_13"},
	{0X8878, "LIC_GAMMA_X_PNTS_TBL_14"},
	{0X887C, "LIC_GAMMA_X_PNTS_TBL_15"},
	{0X8880, "LIC_GAMMA_Y_PNTS_TBL"},
	{0X8884, "LIC_GAMMA_Y_PNTS_TBL_1"},
	{0X8888, "LIC_GAMMA_Y_PNTS_TBL_2"},
	{0X888C, "LIC_GAMMA_Y_PNTS_TBL_3"},
	{0X8890, "LIC_GAMMA_Y_PNTS_TBL_4"},
	{0X8894, "LIC_GAMMA_Y_PNTS_TBL_5"},
	{0X8898, "LIC_GAMMA_Y_PNTS_TBL_6"},
	{0X889C, "LIC_GAMMA_Y_PNTS_TBL_7"},
	{0X88A0, "LIC_GAMMA_Y_PNTS_TBL_8"},
	{0X88A4, "LIC_GAMMA_Y_PNTS_TBL_9"},
	{0X88A8, "LIC_GAMMA_Y_PNTS_TBL_10"},
	{0X88AC, "LIC_GAMMA_Y_PNTS_TBL_11"},
	{0X88B0, "LIC_GAMMA_Y_PNTS_TBL_12"},
	{0X88B4, "LIC_GAMMA_Y_PNTS_TBL_13"},
	{0X88B8, "LIC_GAMMA_Y_PNTS_TBL_14"},
	{0X88BC, "LIC_GAMMA_Y_PNTS_TBL_15"},
	{0X08C0, "LIC_DEBUG_INPUT"},
	{0X08C4, "LIC_DEBUG_OUTPUT"},
	{0X08C8, "LIC_DEBUG_BUFFER"},
	{0X88D0, "LIC_VIRTUAL_LINE_CONFIG_0"},
	{0X88D4, "LIC_VIRTUAL_LINE_CONFIG_1"},
	{0X8900, "CINFIFO_OUTPUT_CINFIFO_ENABLE"},
	{0X8904, "CINFIFO_OUTPUT_IMAGE_DIMENSIONS"},
	{0X8908, "CINFIFO_OUTPUT_T1_INTERVAL"},
	{0X890C, "CINFIFO_OUTPUT_T2_INTERVAL"},
	{0X8910, "CINFIFO_OUTPUT_T3_INTERVAL"},
	{0X8914, "CINFIFO_OUTPUT_T4_INTERVAL"},
	{0X8918, "CINFIFO_OUTPUT_T5_INTERVAL"},
	{0X891C, "CINFIFO_OUTPUT_T6_INTERVAL"},
	{0X8920, "CINFIFO_OUTPUT_T7_INTERVAL"},
	{0X8924, "CINFIFO_OUTPUT_COUNT_AT_STALL"},
	{0X8928, "CINFIFO_OUTPUT_T2_WAIT_FOR_FS"},
	{0X892C, "CINFIFO_OUTPUT_START_STALL"},
	{0X8930, "CINFIFO_OUTPUT_STOP_STALL"},
	{0X8934, "CINFIFO_OUTPUT_STALL_EN_THR"},
	{0X0938, "CINFIFO_OUTPUT_COL_CNT"},
	{0X093C, "CINFIFO_OUTPUT_LINE_CNT"},
	{0X0940, "CINFIFO_OUTPUT_TOTAL_SIZE_CNT"},
	{0X8944, "CINFIFO_OUTPUT_ERROR_ENABLE"},
	{0X0954, "CINFIFO_OUTPUT_ERROR_STATE"},
	{0X0958, "CINFIFO_OUTPUT_ERROR_STATE_CLR"},
	{0X095C, "CINFIFO_OUTPUT_IDLE"},
	{0X0960, "CINFIFO_OUTPUT_STALL_CNT"},
	{0X8A00, "AFIDENT_0_BYPASS"},
	{0X8A04, "AFIDENT_0_START_ACTIVE"},
	{0X8A08, "AFIDENT_0_ACTIVE_SIZE"},
	{0X8A0C, "AFIDENT_0_BLOCKS_PER_ACTIVE"},
	{0X8A10, "AFIDENT_0_OFFSET"},
	{0X8A14, "AFIDENT_0_UNITS"},
	{0X8A18, "AFIDENT_0_PTRN_XY_0"},
	{0X8A1C, "AFIDENT_0_PTRN_XY_1"},
	{0X8A20, "AFIDENT_0_PTRN_XY_2"},
	{0X8A24, "AFIDENT_0_PTRN_XY_3"},
	{0X8A28, "AFIDENT_0_PTRN_XY_4"},
	{0X8A2C, "AFIDENT_0_PTRN_XY_5"},
	{0X8A30, "AFIDENT_0_PTRN_XY_6"},
	{0X8A34, "AFIDENT_0_PTRN_XY_7"},
	{0X8A38, "AFIDENT_0_PTRN_0"},
	{0X8A3C, "AFIDENT_0_PTRN_1"},
	{0X8A40, "AFIDENT_0_SWITCHED_PTRN"},
	{0X0AA0, "AFIDENT_STREAM_CRC"},
	{0X8E00, "YEXTR_HDR_MODE"},
	{0X8E04, "YEXTR_MAXNOSKIPPXG"},
	{0X8E08, "YEXTR_SKIPLEVEL_THR"},
	{0X8E0C, "YEXTR_SAT_VALUEG"},
	{0X8E10, "YEXTR_SAT_VALUER"},
	{0X8E14, "YEXTR_SAT_VALUEB"},
	{0X8E18, "YEXTR_NUM_SATG"},
	{0X8E1C, "YEXTR_NUM_SATR"},
	{0X8E20, "YEXTR_NUM_SATB"},
	{0X8E24, "YEXTR_SAT_SUM_G"},
	{0X8E28, "YEXTR_SAT_SUM_R"},
	{0X8E2C, "YEXTR_SAT_SUM_B"},
	{0X8E30, "YEXTR_CLIP_LEFT"},
	{0X8E34, "YEXTR_CLIP_RIGHT"},
	{0X8E38, "YEXTR_COEFG"},
	{0X8E3C, "YEXTR_COEFR"},
	{0X8E40, "YEXTR_COEFB"},
	{0X8E44, "YEXTR_YSHIFT"},
	{0X8E48, "YEXTR_COEFG_SHORT"},
	{0X8E4C, "YEXTR_COEFR_SHORT"},
	{0X8E50, "YEXTR_COEFB_SHORT"},
	{0X0E60, "YEXTR_CRC"},
	{0X8F00, "I_MPD_ON"},
	{0X8F04, "I_AF_CROSS"},
	{0X8F08, "I_MPD_HBIN"},
	{0X8F0C, "I_MPD_VBIN"},
	{0X8F10, "I_COL"},
	{0X8F14, "I_WDR_ON"},
	{0X8F18, "I_WDR_COEF_LONG"},
	{0X8F1C, "I_WDR_COEF_SHORT"},
	{0X8F20, "I_WDR_SHFT_LONG"},
	{0X8F24, "I_WDR_SHFT_SHORT"},
	{0X8F28, "I_WDR_SPLIT_ON"},
	{0X8F2C, "I_OB_VALUE"},
	{0X8F30, "I_ROW"},
	{0X9100, "CROP_ROI_MAIN_BYPASS"},
	{0X9104, "CROP_ROI_SUB_BYPASS"},
	{0X9110, "CROP_ROI_MAIN_SX"},
	{0X9114, "CROP_ROI_MAIN_SY"},
	{0X9118, "CROP_ROI_MAIN_EX"},
	{0X911C, "CROP_ROI_MAIN_EY"},
	{0X9120, "CROP_ROI_SUB_SX"},
	{0X9124, "CROP_ROI_SUB_SY"},
	{0X9128, "CROP_ROI_SUB_EX"},
	{0X912C, "CROP_ROI_SUB_EY"},
	{0X9200, "PRE_GAMMA_ON"},
	{0X9204, "PRE_GAMMA_LUT_00"},
	{0X9208, "PRE_GAMMA_LUT_01"},
	{0X920C, "PRE_GAMMA_LUT_02"},
	{0X9210, "PRE_GAMMA_LUT_03"},
	{0X9214, "PRE_GAMMA_LUT_04"},
	{0X9218, "PRE_GAMMA_LUT_05"},
	{0X921C, "PRE_GAMMA_LUT_06"},
	{0X9220, "PRE_GAMMA_LUT_07"},
	{0X9224, "PRE_GAMMA_LUT_08"},
	{0X9228, "PRE_GAMMA_LUT_09"},
	{0X922C, "PRE_GAMMA_LUT_10"},
	{0X9230, "PRE_GAMMA_LUT_11"},
	{0X9234, "PRE_GAMMA_LUT_12"},
	{0X9238, "PRE_GAMMA_LUT_13"},
	{0X923C, "PRE_GAMMA_LUT_14"},
	{0X9240, "PRE_GAMMA_LUT_15"},
	{0X9244, "PRE_GAMMA_LUT_16"},
	{0X9248, "PRE_GAMMA_LUT_17"},
	{0X924C, "PRE_GAMMA_LUT_18"},
	{0X9250, "PRE_GAMMA_LUT_19"},
	{0X9254, "PRE_GAMMA_LUT_20"},
	{0X9258, "PRE_GAMMA_LUT_21"},
	{0X925C, "PRE_GAMMA_LUT_22"},
	{0X9260, "PRE_GAMMA_LUT_23"},
	{0X9264, "PRE_GAMMA_LUT_24"},
	{0X9268, "PRE_GAMMA_LUT_25"},
	{0X926C, "PRE_GAMMA_LUT_26"},
	{0X9270, "PRE_GAMMA_LUT_27"},
	{0X9274, "PRE_GAMMA_LUT_28"},
	{0X9278, "PRE_GAMMA_LUT_29"},
	{0X927C, "PRE_GAMMA_LUT_30"},
	{0X9280, "PRE_GAMMA_LUT_31"},
	{0X12F4, "PRE_GAMMA_REG_INTERFACE_VER"},
	{0X12F8, "PRE_GAMMA_BLOCK_ID_CODE"},
	{0X12FC, "PRE_GAMMA_CRC"},
	{0X9400, "REORDER_ON"},
	{0X9404, "REORDER_OB_VALUE"},
	{0X9410, "REORDER_0_ACTIVE_STA_XY"},
	{0X9414, "REORDER_0_ACTIVE_SIZE_XY"},
	{0X9418, "REORDER_0_UNIT_SIZE_XY"},
	{0X941C, "REORDER_0_UNIT_NUM_XY"},
	{0X9430, "REORDER_TAIL_ON"},
	{0X9434, "REORDER_TAIL_SOURCE_HEIGHT"},
	{0X9438, "REORDER_TAIL_SOURCE_FLAG"},
	{0X9440, "REORDER_TAIL_0_NUM_OF_UNIT_XY_IN_BLK"},
	{0X9444, "REORDER_TAIL_0_NUM_OF_BLK_XY"},
	{0X9448, "REORDER_TAIL_0_SOURCE_WIDTH"},
	{0X944C, "REORDER_TAIL_0_POS_0_7"},
	{0X9450, "REORDER_TAIL_0_POS_8_15"},
	{0X9454, "REORDER_TAIL_0_POS_16_23"},
	{0X9458, "REORDER_TAIL_0_POS_24_31"},
	{0X945C, "REORDER_TAIL_0_FLAG"},
	{0X9460, "REORDER_TAIL_CROP_ON"},
	{0X9464, "REORDER_TAIL_CROP_START_XY"},
	{0X9468, "REORDER_TAIL_CROP_SIZE_XY"},
	{0X9480, "REORDER_SRAM_OFFSET"},
	{0X9490, "REORDER_TAIL_PP_BYPASS"},
	{0X9494, "REORDER_TAIL_PP_HALF_MODE"},
	{0X1498, "REORDER_TAIL_PP_BUF_LINE_CNT_MAX"},
	{0X14EC, "REORDER_CRC_0"},
	{0X9504, "BPC_H_BYPASS"},
	{0X9508, "BPC_H_STATIC_POS_NUM"},
	{0X1510, "BPC_H_STATIC_POS_ADDR"},
	{0X1514, "BPC_H_STATIC_POS_DATA"},
	{0X9518, "BPC_H_IMG_SIZE"},
	{0X951C, "BPC_H_LINE_GAP"},
	{0X9520, "BPC_H_CROP"},
	{0X9530, "BPC_SRAM_OFFSET"},
	{0X9600, "ALC_0_ON"},
	{0X9604, "ALC_0_ROI_SX"},
	{0X9608, "ALC_0_ROI_SY"},
	{0X960C, "ALC_0_LUT_TYPE"},
	{0X9610, "ALC_0_GAP_H"},
	{0X9614, "ALC_0_GAP_V"},
	{0X9618, "ALC_0_GAP_H_INV"},
	{0X961C, "ALC_0_GAP_V_INV"},
	{0X9620, "ALC_0_GAP_H_MARGIN"},
	{0X9624, "ALC_0_GAP_V_MARGIN"},
	{0X9628, "ALC_0_GAP_H_MARGIN_INV"},
	{0X962C, "ALC_0_GAP_V_MARGIN_INV"},
	{0X9630, "ALC_0_POS_INTERP_ON"},
	{0X9634, "ALC_0_POS_WEIGHT_INF"},
	{0X9638, "ALC_0_POS_WEIGHT_MAC"},
	{0X9640, "ALC_0_GAIN_SHIFT"},
	{0X9644, "ALC_0_MAX_VAL"},
	{0X1650, "ALC_0_LUT_INIT_TYPE"},
	{0X1654, "ALC_0_LUT_INIT_ADDR"},
	{0X1658, "ALC_0_LUT_INIT_DATA"},
	{0X965C, "ALC_0_OFFSET_I"},
	{0X9660, "ALC_0_OFFSET_O"},
	{0X9664, "ALC_0_REF_SIZE_X"},
	{0X9668, "ALC_0_REF_SIZE_Y"},
	{0X966C, "ALC_0_GAP_AUTO_SET"},
	{0X167C, "ALC_0_CRC"},
	{0X9680, "ALC_1_ON"},
	{0X9684, "ALC_1_ROI_SX"},
	{0X9688, "ALC_1_ROI_SY"},
	{0X968C, "ALC_1_LUT_TYPE"},
	{0X9690, "ALC_1_GAP_H"},
	{0X9694, "ALC_1_GAP_V"},
	{0X9698, "ALC_1_GAP_H_INV"},
	{0X969C, "ALC_1_GAP_V_INV"},
	{0X96A0, "ALC_1_GAP_H_MARGIN"},
	{0X96A4, "ALC_1_GAP_V_MARGIN"},
	{0X96A8, "ALC_1_GAP_H_MARGIN_INV"},
	{0X96AC, "ALC_1_GAP_V_MARGIN_INV"},
	{0X96B0, "ALC_1_POS_INTERP_ON"},
	{0X96B4, "ALC_1_POS_WEIGHT_INF"},
	{0X96B8, "ALC_1_POS_WEIGHT_MAC"},
	{0X96C0, "ALC_1_GAIN_SHIFT"},
	{0X96C4, "ALC_1_MAX_VAL"},
	{0X16D0, "ALC_1_LUT_INIT_TYPE"},
	{0X16D4, "ALC_1_LUT_ADDR"},
	{0X16D8, "ALC_1_LUT_DATA"},
	{0X96DC, "ALC_1_OFFSET_I"},
	{0X96E0, "ALC_1_OFFSET_O"},
	{0X96E4, "ALC_1_REF_SIZE_X"},
	{0X96E8, "ALC_1_REF_SIZE_Y"},
	{0X96EC, "ALC_1_GAP_AUTO_SET"},
	{0X16FC, "ALC_1_CRC"},
	{0X9700, "POST_GAMMA_ON"},
	{0X9704, "POST_GAMMA_LUT_00"},
	{0X9708, "POST_GAMMA_LUT_01"},
	{0X970C, "POST_GAMMA_LUT_02"},
	{0X9710, "POST_GAMMA_LUT_03"},
	{0X9714, "POST_GAMMA_LUT_04"},
	{0X9718, "POST_GAMMA_LUT_05"},
	{0X971C, "POST_GAMMA_LUT_06"},
	{0X9720, "POST_GAMMA_LUT_07"},
	{0X9724, "POST_GAMMA_LUT_08"},
	{0X9728, "POST_GAMMA_LUT_09"},
	{0X972C, "POST_GAMMA_LUT_10"},
	{0X9730, "POST_GAMMA_LUT_11"},
	{0X9734, "POST_GAMMA_LUT_12"},
	{0X9738, "POST_GAMMA_LUT_13"},
	{0X973C, "POST_GAMMA_LUT_14"},
	{0X9740, "POST_GAMMA_LUT_15"},
	{0X9744, "POST_GAMMA_LUT_16"},
	{0X9748, "POST_GAMMA_LUT_17"},
	{0X974C, "POST_GAMMA_LUT_18"},
	{0X9750, "POST_GAMMA_LUT_19"},
	{0X9754, "POST_GAMMA_LUT_20"},
	{0X9758, "POST_GAMMA_LUT_21"},
	{0X975C, "POST_GAMMA_LUT_22"},
	{0X9760, "POST_GAMMA_LUT_23"},
	{0X9764, "POST_GAMMA_LUT_24"},
	{0X9768, "POST_GAMMA_LUT_25"},
	{0X976C, "POST_GAMMA_LUT_26"},
	{0X9770, "POST_GAMMA_LUT_27"},
	{0X9774, "POST_GAMMA_LUT_28"},
	{0X9778, "POST_GAMMA_LUT_29"},
	{0X977C, "POST_GAMMA_LUT_30"},
	{0X9780, "POST_GAMMA_LUT_31"},
	{0X9804, "POST_GAMMA_SUB_LUT_00"},
	{0X9808, "POST_GAMMA_SUB_LUT_01"},
	{0X980C, "POST_GAMMA_SUB_LUT_02"},
	{0X9810, "POST_GAMMA_SUB_LUT_03"},
	{0X9814, "POST_GAMMA_SUB_LUT_04"},
	{0X9818, "POST_GAMMA_SUB_LUT_05"},
	{0X981C, "POST_GAMMA_SUB_LUT_06"},
	{0X9820, "POST_GAMMA_SUB_LUT_07"},
	{0X9824, "POST_GAMMA_SUB_LUT_08"},
	{0X9828, "POST_GAMMA_SUB_LUT_09"},
	{0X982C, "POST_GAMMA_SUB_LUT_10"},
	{0X9830, "POST_GAMMA_SUB_LUT_11"},
	{0X9834, "POST_GAMMA_SUB_LUT_12"},
	{0X9838, "POST_GAMMA_SUB_LUT_13"},
	{0X983C, "POST_GAMMA_SUB_LUT_14"},
	{0X9840, "POST_GAMMA_SUB_LUT_15"},
	{0X9844, "POST_GAMMA_SUB_LUT_16"},
	{0X9848, "POST_GAMMA_SUB_LUT_17"},
	{0X984C, "POST_GAMMA_SUB_LUT_18"},
	{0X9850, "POST_GAMMA_SUB_LUT_19"},
	{0X9854, "POST_GAMMA_SUB_LUT_20"},
	{0X9858, "POST_GAMMA_SUB_LUT_21"},
	{0X985C, "POST_GAMMA_SUB_LUT_22"},
	{0X9860, "POST_GAMMA_SUB_LUT_23"},
	{0X9864, "POST_GAMMA_SUB_LUT_24"},
	{0X9868, "POST_GAMMA_SUB_LUT_25"},
	{0X986C, "POST_GAMMA_SUB_LUT_26"},
	{0X9870, "POST_GAMMA_SUB_LUT_27"},
	{0X9874, "POST_GAMMA_SUB_LUT_28"},
	{0X9878, "POST_GAMMA_SUB_LUT_29"},
	{0X987C, "POST_GAMMA_SUB_LUT_30"},
	{0X9880, "POST_GAMMA_SUB_LUT_31"},
	{0X18F4, "POST_GAMMA_REG_INTERFACE_VER"},
	{0X18F8, "POST_GAMMA_BLOCK_ID_CODE"},
	{0X18FC, "POST_GAMMA_CRC"},
	{0X9C00, "PDSTAT_SAT_ON"},
	{0X9C04, "PDSTAT_SAT_LV0"},
	{0X9C08, "PDSTAT_SAT_LV1"},
	{0X9C0C, "PDSTAT_SAT_LV2"},
	{0X9C10, "PDSTAT_SAT_SRC"},
	{0X9C14, "PDSTAT_SAT_LV0_SUB"},
	{0X9C18, "PDSTAT_SAT_LV1_SUB"},
	{0X9C1C, "PDSTAT_SAT_LV2_SUB"},
	{0X9C20, "PDSTAT_SAT_SRC_SUB"},
	{0X9C24, "PDSTAT_SAT_CNT_SHIFT"},
	{0X9C30, "PDSTAT_PRE_H_B2_EN"},
	{0X9C34, "PDSTAT_PRE_H_I0_G0"},
	{0X9C38, "PDSTAT_PRE_H_I0_K01"},
	{0X9C3C, "PDSTAT_PRE_H_I0_K02"},
	{0X9C40, "PDSTAT_PRE_H_I0_FTYPE0"},
	{0X9C44, "PDSTAT_PRE_H_I0_G1"},
	{0X9C48, "PDSTAT_PRE_H_I0_K11"},
	{0X9C4C, "PDSTAT_PRE_H_I0_K12"},
	{0X9C50, "PDSTAT_PRE_H_I0_C11"},
	{0X9C54, "PDSTAT_PRE_H_I0_C12"},
	{0X9C58, "PDSTAT_PRE_H_I0_G2"},
	{0X9C5C, "PDSTAT_PRE_H_I0_K21"},
	{0X9C60, "PDSTAT_PRE_H_I0_K22"},
	{0X9C64, "PDSTAT_PRE_H_I0_C21"},
	{0X9C68, "PDSTAT_PRE_H_I0_C22"},
	{0X9C6C, "PDSTAT_PRE_H_I0_BY0"},
	{0X9C70, "PDSTAT_PRE_H_I0_BY1"},
	{0X9C74, "PDSTAT_PRE_H_I0_BY2"},
	{0X9C78, "PDSTAT_PRE_H_I1_G0"},
	{0X9C7C, "PDSTAT_PRE_H_I1_K01"},
	{0X9C80, "PDSTAT_PRE_H_I1_K02"},
	{0X9C84, "PDSTAT_PRE_H_I1_FTYPE0"},
	{0X9C88, "PDSTAT_PRE_H_I1_G1"},
	{0X9C8C, "PDSTAT_PRE_H_I1_K11"},
	{0X9C90, "PDSTAT_PRE_H_I1_K12"},
	{0X9C94, "PDSTAT_PRE_H_I1_C11"},
	{0X9C98, "PDSTAT_PRE_H_I1_C12"},
	{0X9C9C, "PDSTAT_PRE_H_I1_G2"},
	{0X9CA0, "PDSTAT_PRE_H_I1_K21"},
	{0X9CA4, "PDSTAT_PRE_H_I1_K22"},
	{0X9CA8, "PDSTAT_PRE_H_I1_C21"},
	{0X9CAC, "PDSTAT_PRE_H_I1_C22"},
	{0X9CB0, "PDSTAT_PRE_H_I1_BY0"},
	{0X9CB4, "PDSTAT_PRE_H_I1_BY1"},
	{0X9CB8, "PDSTAT_PRE_H_I1_BY2"},
	{0X9CBC, "PDSTAT_PRE_H_I2_G0"},
	{0X9CC0, "PDSTAT_PRE_H_I2_K01"},
	{0X9CC4, "PDSTAT_PRE_H_I2_K02"},
	{0X9CC8, "PDSTAT_PRE_H_I2_FTYPE0"},
	{0X9CCC, "PDSTAT_PRE_H_I2_G1"},
	{0X9CD0, "PDSTAT_PRE_H_I2_K11"},
	{0X9CD4, "PDSTAT_PRE_H_I2_K12"},
	{0X9CD8, "PDSTAT_PRE_H_I2_C11"},
	{0X9CDC, "PDSTAT_PRE_H_I2_C12"},
	{0X9CE0, "PDSTAT_PRE_H_I2_G2"},
	{0X9CE4, "PDSTAT_PRE_H_I2_K21"},
	{0X9CE8, "PDSTAT_PRE_H_I2_K22"},
	{0X9CEC, "PDSTAT_PRE_H_I2_C21"},
	{0X9CF0, "PDSTAT_PRE_H_I2_C22"},
	{0X9CF4, "PDSTAT_PRE_H_I2_BY0"},
	{0X9CF8, "PDSTAT_PRE_H_I2_BY1"},
	{0X9CFC, "PDSTAT_PRE_H_I2_BY2"},
	{0X9D00, "PDSTAT_PRE_H_ACCM_V_NUM"},
	{0X9D08, "PDSTAT_PRE_H_ACCM_V_SHIFT"},
	{0X9D0C, "PDSTAT_PRE_H_BIN_H_B0_NUM"},
	{0X9D10, "PDSTAT_PRE_H_BIN_H_B1_NUM"},
	{0X9D14, "PDSTAT_PRE_H_BIN_H_B2_NUM"},
	{0X9D24, "PDSTAT_PRE_H_BIN_FIRST"},
	{0X9DA8, "PDSTAT_XCOR_H_ON"},
	{0X9DAC, "PDSTAT_XCOR_H_PHASE_RANGE"},
	{0X9DB0, "PDSTAT_XCOR_H_I0_CORING"},
	{0X9DB4, "PDSTAT_XCOR_H_I1_CORING"},
	{0X9DB8, "PDSTAT_XCOR_H_I2_CORING"},
	{0X9DBC, "PDSTAT_XCOR_H_COR_TYPE_B0"},
	{0X9DC0, "PDSTAT_XCOR_H_COR_TYPE_B1"},
	{0X9DC4, "PDSTAT_XCOR_H_COR_TYPE_B2"},
	{0X9DC8, "PDSTAT_XCOR_H_CORING_TH_B0"},
	{0X9DCC, "PDSTAT_XCOR_H_CORING_TH_B1"},
	{0X9DD0, "PDSTAT_XCOR_H_CORING_TH_B2"},
	{0X9DD4, "PDSTAT_XCOR_H_CORING_TY"},
	{0X9DE0, "PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0"},
	{0X9DE4, "PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1"},
	{0X9DE8, "PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2"},
	{0X9E00, "PDSTAT_IN_SIZE_X"},
	{0X9E04, "PDSTAT_IN_SIZE_Y"},
	{0X9E50, "PDSTAT_ROI_MAIN_SROI"},
	{0X9E54, "PDSTAT_ROI_MAIN_S0SX"},
	{0X9E58, "PDSTAT_ROI_MAIN_S0SY"},
	{0X9E5C, "PDSTAT_ROI_MAIN_S0EX"},
	{0X9E60, "PDSTAT_ROI_MAIN_S0EY"},
	{0X9E64, "PDSTAT_ROI_MAIN_S1SX"},
	{0X9E68, "PDSTAT_ROI_MAIN_S1SY"},
	{0X9E6C, "PDSTAT_ROI_MAIN_S1EX"},
	{0X9E70, "PDSTAT_ROI_MAIN_S1EY"},
	{0X9E74, "PDSTAT_ROI_MAIN_S2SX"},
	{0X9E78, "PDSTAT_ROI_MAIN_S2SY"},
	{0X9E7C, "PDSTAT_ROI_MAIN_S2EX"},
	{0X9E80, "PDSTAT_ROI_MAIN_S2EY"},
	{0X9E84, "PDSTAT_ROI_MAIN_S3SX"},
	{0X9E88, "PDSTAT_ROI_MAIN_S3SY"},
	{0X9E8C, "PDSTAT_ROI_MAIN_S3EX"},
	{0X9E90, "PDSTAT_ROI_MAIN_S3EY"},
	{0X9ED8, "PDSTAT_ROI_MAIN_MWM_CX"},
	{0X9EDC, "PDSTAT_ROI_MAIN_MWM_CY"},
	{0X9EE0, "PDSTAT_ROI_MAIN_MWM_SX"},
	{0X9EE4, "PDSTAT_ROI_MAIN_MWM_SY"},
	{0X9EE8, "PDSTAT_ROI_MAIN_MWM_EX"},
	{0X9EEC, "PDSTAT_ROI_MAIN_MWM_EY"},
	{0X9F08, "PDSTAT_ROI_MAIN_MWS_ON"},
	{0X9F0C, "PDSTAT_ROI_MAIN_MWS_SX"},
	{0X9F10, "PDSTAT_ROI_MAIN_MWS_SY"},
	{0X9F14, "PDSTAT_ROI_MAIN_MWS_SIZE_X"},
	{0X9F18, "PDSTAT_ROI_MAIN_MWS_SIZE_Y"},
	{0X9F1C, "PDSTAT_ROI_MAIN_MWS_GAP_X"},
	{0X9F20, "PDSTAT_ROI_MAIN_MWS_GAP_Y"},
	{0X9F24, "PDSTAT_ROI_MAIN_MWS_NO_X"},
	{0X9F28, "PDSTAT_ROI_MAIN_MWS_NO_Y"},
	{0X9F2C, "PDSTAT_XCOR_H_INVALID_EXCEPT_ON"},
	{0X9F30, "PDSTAT_XCOR_H_INVALID_LOW_TH"},
	{0X9F34, "PDSTAT_XCOR_H_INVALID_HIGH_TH"},
	{0X9F38, "PDSTAT_XCOR_H_INVALID_LEFT_PIX"},
	{0X9F3C, "PDSTAT_XCOR_H_INVALID_RIGHT_PIX"},
	{0X9F54, "PDSTAT_H_WDR_SPLIT_ON"},
	{0X9F5C, "PDSTAT_FRAME_NO"},
	{0X9F60, "PDSTAT_DUMP_ON"},
	{0XA000, "WDMA_STAT_EN"},
	{0XA004, "WDMA_STAT_COMP_CONTROL"},
	{0XA010, "WDMA_STAT_DATA_FORMAT"},
	{0XA014, "WDMA_STAT_MONO_MODE"},
	{0XA01C, "WDMA_STAT_AUTO_FLUSH_EN"},
	{0XA020, "WDMA_STAT_WIDTH"},
	{0XA024, "WDMA_STAT_HEIGHT"},
	{0XA028, "WDMA_STAT_IMG_STRIDE_1P"},
	{0XA040, "WDMA_STAT_MAX_MO"},
	{0XA044, "WDMA_STAT_LINEGAP"},
	{0XA048, "WDMA_STAT_MAX_BL"},
	{0XA04C, "WDMA_STAT_BUSINFO"},
	{0XA050, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO0"},
	{0XA054, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO1"},
	{0XA058, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO2"},
	{0XA05C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO3"},
	{0XA060, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO4"},
	{0XA064, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO5"},
	{0XA068, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO6"},
	{0XA06C, "WDMA_STAT_IMG_BASE_ADDR_1P_FRO7"},
	{0X2190, "WDMA_STAT_IMG_CRC_1P"},
	{0X21B0, "WDMA_STAT_MON_STATUS0"},
	{0X21B4, "WDMA_STAT_MON_STATUS1"},
	{0X21B8, "WDMA_STAT_MON_STATUS2"},
	{0X21BC, "WDMA_STAT_MON_STATUS3"},
	{0XA200, "RDMA_BAYER_EN"},
	{0XA204, "RDMA_BAYER_COMP_CONTROL"},
	{0XA208, "RDMA_BAYER_COMP_ERROR_MODE"},
	{0XA20C, "RDMA_BAYER_COMP_ERROR_VALUE"},
	{0XA210, "RDMA_BAYER_DATA_FORMAT"},
	{0XA214, "RDMA_BAYER_MONO_MODE"},
	{0XA218, "RDMA_BAYER_LOSSY_BYTE32NUM"},
	{0XA220, "RDMA_BAYER_WIDTH"},
	{0XA224, "RDMA_BAYER_HEIGHT"},
	{0XA228, "RDMA_BAYER_IMG_STRIDE_1P"},
	{0XA234, "RDMA_BAYER_HEADER_STRIDE_1P"},
	{0XA23C, "RDMA_BAYER_VOTF_EN"},
	{0XA240, "RDMA_BAYER_MAX_MO"},
	{0XA244, "RDMA_BAYER_LINEGAP"},
	{0XA248, "RDMA_BAYER_MAX_BL"},
	{0XA24C, "RDMA_BAYER_BUSINFO"},
	{0XA250, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO0"},
	{0XA254, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO1"},
	{0XA258, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO2"},
	{0XA25C, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO3"},
	{0XA260, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO4"},
	{0XA264, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO5"},
	{0XA268, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO6"},
	{0XA26C, "RDMA_BAYER_IMG_BASE_ADDR_1P_FRO7"},
	{0XA310, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO0"},
	{0XA314, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO1"},
	{0XA318, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO2"},
	{0XA31C, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO3"},
	{0XA320, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO4"},
	{0XA324, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO5"},
	{0XA328, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO6"},
	{0XA32C, "RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO7"},
	{0X2390, "RDMA_BAYER_IMG_CRC_1P"},
	{0X239C, "RDMA_BAYER_HEADER_CRC_1P"},
	{0X23B0, "RDMA_BAYER_MON_STATUS0"},
	{0X23B4, "RDMA_BAYER_MON_STATUS1"},
	{0X23B8, "RDMA_BAYER_MON_STATUS2"},
	{0X23BC, "RDMA_BAYER_MON_STATUS3"},
	{0XA3D0, "RDMA_BAYER_BW_LIMIT_0"},
	{0XA3D4, "RDMA_BAYER_BW_LIMIT_1"},
	{0XA3D8, "RDMA_BAYER_BW_LIMIT_2"},
	{0XA400, "RDMA_AF_EN"},
	{0XA404, "RDMA_AF_COMP_CONTROL"},
	{0XA410, "RDMA_AF_DATA_FORMAT"},
	{0XA414, "RDMA_AF_MONO_MODE"},
	{0XA420, "RDMA_AF_WIDTH"},
	{0XA424, "RDMA_AF_HEIGHT"},
	{0XA428, "RDMA_AF_IMG_STRIDE_1P"},
	{0XA434, "RDMA_AF_HEADER_STRIDE_1P"},
	{0XA43C, "RDMA_AF_VOTF_EN"},
	{0XA440, "RDMA_AF_MAX_MO"},
	{0XA444, "RDMA_AF_LINEGAP"},
	{0XA448, "RDMA_AF_MAX_BL"},
	{0XA44C, "RDMA_AF_BUSINFO"},
	{0XA450, "RDMA_AF_IMG_BASE_ADDR_1P_FRO0"},
	{0XA454, "RDMA_AF_IMG_BASE_ADDR_1P_FRO1"},
	{0XA458, "RDMA_AF_IMG_BASE_ADDR_1P_FRO2"},
	{0XA45C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO3"},
	{0XA460, "RDMA_AF_IMG_BASE_ADDR_1P_FRO4"},
	{0XA464, "RDMA_AF_IMG_BASE_ADDR_1P_FRO5"},
	{0XA468, "RDMA_AF_IMG_BASE_ADDR_1P_FRO6"},
	{0XA46C, "RDMA_AF_IMG_BASE_ADDR_1P_FRO7"},
	{0X2590, "RDMA_AF_IMG_CRC_1P"},
	{0X25B0, "RDMA_AF_MON_STATUS0"},
	{0X25B4, "RDMA_AF_MON_STATUS1"},
	{0X25B8, "RDMA_AF_MON_STATUS2"},
	{0X25BC, "RDMA_AF_MON_STATUS3"},
	{0XA5D0, "RDMA_AF_BW_LIMIT_0"},
	{0XA5D4, "RDMA_AF_BW_LIMIT_1"},
	{0XA5D8, "RDMA_AF_BW_LIMIT_2"},
	{0XAC00, "BBBSIZE_FLAG"},
	{0XAC04, "PWIDTH"},
	{0XAC08, "AAA_LOW_THRE"},
	{0XAC0C, "ORIG_GGG_DDD"},
	{0XAC10, "IMAGE_SIZE"},
	{0XAC14, "FFF_TH_AND_MSB_INFO"},
	{0XAC18, "OUT_PPC_AND_HDR_MODE_SEL"},
	{0XAC1C, "QQQ"},
	{0XAC20, "STEP1_COEFF"},
	{0XAC24, "STEP2_COEFF"},
	{0XAC28, "STEP3_COEFF"},
	{0XAC2C, "FUNC_REG_L00_H"},
	{0XAC30, "FUNC_REG_L00_L"},
	{0XAC34, "FUNC_REG_L01_H"},
	{0XAC38, "FUNC_REG_L01_L"},
	{0XAC3C, "FUNC_REG_L02_H"},
	{0XAC40, "FUNC_REG_L02_L"},
	{0XAC44, "FUNC_REG_L03_H"},
	{0XAC48, "FUNC_REG_L03_L"},
	{0XAC4C, "FUNC_REG_L04_H"},
	{0XAC50, "FUNC_REG_L04_L"},
	{0XAC54, "FUNC_REG_L05_H"},
	{0XAC58, "FUNC_REG_L05_L"},
	{0XAC5C, "FUNC_REG_L06_H"},
	{0XAC60, "FUNC_REG_L06_L"},
	{0XAC64, "FUNC_REG_L07_H"},
	{0XAC68, "FUNC_REG_L07_L"},
	{0XAC6C, "FUNC_REG_L08_H"},
	{0XAC70, "FUNC_REG_L08_L"},
	{0XAC74, "FUNC_REG_L09_H"},
	{0XAC78, "FUNC_REG_L09_L"},
	{0XAC7C, "FUNC_REG_L10_H"},
	{0XAC80, "FUNC_REG_L10_L"},
	{0XAC84, "FUNC_REG_L11_H"},
	{0XAC88, "FUNC_REG_L11_L"},
	{0XAC8C, "LEV_THR_INFUNCREG_K00_0"},
	{0XAC90, "LEV_THR_INFUNCREG_K00_1"},
	{0XAC94, "LEV_THR_INFUNCREG_K00_2"},
	{0XAC98, "LEV_THR_INFUNCREG_K00_3"},
	{0XAC9C, "LEV_THR_INFUNCREG_K01_0"},
	{0XACA0, "LEV_THR_INFUNCREG_K01_1"},
	{0XACA4, "LEV_THR_INFUNCREG_K01_2"},
	{0XACA8, "LEV_THR_INFUNCREG_K01_3"},
	{0XACAC, "LEV_THR_INFUNCREG_K02_0"},
	{0XACB0, "LEV_THR_INFUNCREG_K02_1"},
	{0XACB4, "LEV_THR_INFUNCREG_K02_2"},
	{0XACB8, "LEV_THR_INFUNCREG_K02_3"},
	{0XACBC, "LEV_THR_INFUNCREG_K03_0"},
	{0XACC0, "LEV_THR_INFUNCREG_K03_1"},
	{0XACC4, "LEV_THR_INFUNCREG_K03_2"},
	{0XACC8, "LEV_THR_INFUNCREG_K03_3"},
	{0XACCC, "LEV_THR_INFUNCREG_K04_0"},
	{0XACD0, "LEV_THR_INFUNCREG_K04_1"},
	{0XACD4, "LEV_THR_INFUNCREG_K04_2"},
	{0XACD8, "LEV_THR_INFUNCREG_K04_3"},
	{0XACDC, "DATA_ADD_INFUNCREG_K00"},
	{0XACE0, "DATA_ADD_INFUNCREG_K01"},
	{0XACE4, "DATA_ADD_INFUNCREG_K02"},
	{0XACE8, "DATA_ADD_INFUNCREG_K03"},
	{0XACEC, "DATA_ADD_INFUNCREG_K04"},
	{0XACF0, "PPP_FRAME_KKK_HEIGHT_AND_NUM"},
	{0XACF4, "FUNC_SUBPART_HEIGHT"},
	{0XACF8, "TIME_OUT_U_PREVAL"},
	{0XACFC, "TIME_OUT_U_POSTVAL"},
	{0XAD00, "TIME_OUT_O_PREVAL"},
	{0XAD04, "TIME_OUT_O_POSTVAL"},
	{0XAD08, "SDC_AUTO_RESET"},
	{0XAD0C, "SDC_SW_RESET"},
	{0XAD10, "ERROR_PAD"},
	{0XAD14, "VBI_HBI"},
	{0XAD18, "DBG_SEL"},
	{0X2D1C, "STATUS"},
	{0X2D20, "DBG"},
	{0X2D24, "PROCESSING_POS"},
	{0XAD28, "CRC"},
	{0XAD2C, "MAX_ITER"},
	{0XAD30, "RESERVE0"},
	{0XAD34, "RESERVE1"},
	{0XAD38, "RESERVE2"},
	{0XAD3C, "RESERVE3"},
	{0XAD40, "RESERVE4"},
	{0XAD44, "RESERVE5"},
	{0XAD48, "RESERVE6"},
	{0XAD4C, "RESERVE7"},
	{0XAD50, "RESERVE8"},
	{0XAD54, "RESERVE9"},
	{0X2F00, "COREX_ENABLE"},
	{0X2F04, "COREX_RESET"},
	{0X2F08, "COREX_FAST_MODE"},
	{0X2F0C, "COREX_UPDATE_TYPE_0"},
	{0X2F10, "COREX_UPDATE_TYPE_1"},
	{0X2F14, "COREX_UPDATE_MODE_0"},
	{0X2F18, "COREX_UPDATE_MODE_1"},
	{0X2F1C, "COREX_START_0"},
	{0X2F20, "COREX_START_1"},
	{0X2F24, "COREX_COPY_FROM_IP_0"},
	{0X2F28, "COREX_COPY_FROM_IP_1"},
	{0X2F2C, "COREX_STATUS_0"},
	{0X2F30, "COREX_STATUS_1"},
	{0X2F34, "COREX_PRE_ADDR_CONFIG"},
	{0X2F38, "COREX_PRE_DATA_CONFIG"},
	{0X2F3C, "COREX_POST_ADDR_CONFIG"},
	{0X2F40, "COREX_POST_DATA_CONFIG"},
	{0X2F44, "COREX_PRE_POST_CONFIG_EN"},
	{0X2F48, "COREX_TYPE_WRITE"},
	{0X2F4C, "COREX_TYPE_WRITE_TRIGGER"},
	{0X2F50, "COREX_TYPE_READ"},
	{0X2F54, "COREX_TYPE_READ_OFFSET"},
	{0X2F58, "COREX_INTERRUPT_VECTOR_MASKED"},
	{0X2F5C, "COREX_INTERRUPT_VECTOR"},
	{0X2F60, "COREX_INTERRUPT_VECTOR_CLEAR"},
	{0X2F64, "COREX_INTERRUPT_MASK"},
	{0X2FF4, "COREX_REG_INTERFACE_VER"},
};

/* the total count of the fields of pdp v3.1's reg */
enum is_hw_pdp_reg_field {
	PDP_F_GLOBAL_ENABLE,
	PDP_F_GLOBAL_ENABLE_CLEAR,
	PDP_F_ONE_SHOT_ENABLE,
	PDP_F_GLOBAL_ENABLE_STOP_CRPT,
	PDP_F_SW_RESET,
	PDP_F_SW_CORE_RESET,
	PDP_F_HW_RESET,
	PDP_F_FORCE_INTERNAL_CLOCK,
	PDP_F_TRANS_STOP_REQ,
	PDP_F_TRANS_STOP_REQ_RDY,
	PDP_F_IDLENESS_STATUS,
	PDP_F_CHAIN_IDLENESS_STATUS,
	PDP_F_SELREGISTER,
	PDP_F_SELREGISTERMODE,
	PDP_F_SHADOW_DISABLE,
	PDP_F_SHADOW_SW_TRIGGER,
	PDP_F_AUTO_MASK_PREADY,
	PDP_F_INTERRUPT_AUTO_MASK,
	PDP_F_IP_POST_FRAME_GAP,
	PDP_F_IP_USE_END_INTERRUPT_ENABLE,
	PDP_F_IP_END_INTERRUPT_ENABLE,
	PDP_F_IP_CORRUPTED_INTERRUPT_ENABLE,
	PDP_F_IP_STALL_OUT,
	PDP_F_IP_COUTFIFO_END_ON_VSYNC_FALL,
	PDP_F_IP_INT_SRC_SEL,
	PDP_F_IP_INT_COL_EN,
	PDP_F_IP_INT_ROW_EN,
	PDP_F_IP_INT_COL_CORD,
	PDP_F_IP_INT_ROW_CORD,
	PDP_F_IP_CHAIN_INPUT_SELECT,
	PDP_F_IP_USE_INPUT_FRAME_START_IN,
	PDP_F_IP_RDMA_VVALID_START_ENABLE,
	PDP_F_IP_ROL_SELECT,
	PDP_F_IP_ROL_MODE,
	PDP_F_IP_ROL_RESET,
	PDP_F_IP_PROCESSING,
	PDP_F_IP_DBG_CORE_FREEZE_ENABLE,
	PDP_F_IP_DBG_CORE_FREEZE_SRC_SEL,
	PDP_F_IP_DBG_CORE_FREEZE_TARGET_COL,
	PDP_F_IP_DBG_CORE_FREEZE_TARGET_ROW,
	PDP_F_IP_DBG_CORE_FREEZE_POS_COL,
	PDP_F_IP_DBG_CORE_FREEZE_POS_ROW,
	PDP_F_RDMA_IMG_AF_VARIABLE,
	PDP_F_APB_SFR_RESET,
	PDP_F_OUT_SIZE_V,
	PDP_F_VVALID_READY_BUFFER,
	PDP_F_IP_PDSTAT_PATH_ON, /* Only for v3.0 */
	PDP_F_IP_COREX_HW_TRIGGER_GAP,
	PDP_F_IP_SDC_PATH_ON,
	PDP_F_IP_MICRO,
	PDP_F_IP_MINOR,
	PDP_F_IP_MAJOR,
	PDP_F_CONTINT_LEVEL_PULSE_N_SEL,
	PDP_F_CONTINT_INT1,
	PDP_F_CONTINT_INT1_ENABLE,
	PDP_F_CONTINT_INT1_STATUS,
	PDP_F_CONTINT_INT1_CLEAR,
	PDP_F_CONTINT_INT2,
	PDP_F_CONTINT_INT2_ENABLE,
	PDP_F_CONTINT_INT2_STATUS,
	PDP_F_CONTINT_INT2_CLEAR,
	PDP_F_SECU_CTRL_SEQID,
	PDP_F_SECU_CTRL_TZINFO_SEQID_0,
	PDP_F_SECU_CTRL_TZINFO_SEQID_1,
	PDP_F_SECU_CTRL_TZINFO_SEQID_2,
	PDP_F_SECU_CTRL_TZINFO_SEQID_3,
	PDP_F_SECU_CTRL_TZINFO_SEQID_4,
	PDP_F_SECU_CTRL_TZINFO_SEQID_5,
	PDP_F_SECU_CTRL_TZINFO_SEQID_6,
	PDP_F_SECU_CTRL_TZINFO_SEQID_7,
	PDP_F_FRO_MODE_EN,
	PDP_F_FRO_GLOBAL_ENABLE,
	PDP_F_FRO_ONE_SHOT_ENABLE,
	PDP_F_FRO_FRAME_COUNT,
	PDP_F_FRO_FRAME_COUNT_TO_RUN_MINUS1,
	PDP_F_FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW,
	PDP_F_FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT,
	PDP_F_FRO_RUN_FRAME_NUMBER_FOR_PDSTAT,
	PDP_F_FRO_DONE,
	PDP_F_FRO_BUSY,
	PDP_F_FRO_HISTORY_INT0_0,
	PDP_F_FRO_HISTORY_INT0_1,
	PDP_F_FRO_HISTORY_INT0_2,
	PDP_F_FRO_HISTORY_INT0_3,
	PDP_F_FRO_HISTORY_INT0_4,
	PDP_F_FRO_HISTORY_INT0_5,
	PDP_F_FRO_HISTORY_INT0_6,
	PDP_F_FRO_HISTORY_INT0_7,
	PDP_F_FRO_HISTORY_INT0_0_PREV,
	PDP_F_FRO_HISTORY_INT0_1_PREV,
	PDP_F_FRO_HISTORY_INT0_2_PREV,
	PDP_F_FRO_HISTORY_INT0_3_PREV,
	PDP_F_FRO_HISTORY_INT0_4_PREV,
	PDP_F_FRO_HISTORY_INT0_5_PREV,
	PDP_F_FRO_HISTORY_INT0_6_PREV,
	PDP_F_FRO_HISTORY_INT0_7_PREV,
	PDP_F_FRO_HISTORY_INT1_0,
	PDP_F_FRO_HISTORY_INT1_1,
	PDP_F_FRO_HISTORY_INT1_2,
	PDP_F_FRO_HISTORY_INT1_3,
	PDP_F_FRO_HISTORY_INT1_4,
	PDP_F_FRO_HISTORY_INT1_5,
	PDP_F_FRO_HISTORY_INT1_6,
	PDP_F_FRO_HISTORY_INT1_7,
	PDP_F_FRO_HISTORY_INT1_0_PREV,
	PDP_F_FRO_HISTORY_INT1_1_PREV,
	PDP_F_FRO_HISTORY_INT1_2_PREV,
	PDP_F_FRO_HISTORY_INT1_3_PREV,
	PDP_F_FRO_HISTORY_INT1_4_PREV,
	PDP_F_FRO_HISTORY_INT1_5_PREV,
	PDP_F_FRO_HISTORY_INT1_6_PREV,
	PDP_F_FRO_HISTORY_INT1_7_PREV,
	PDP_F_FRO_SW_RESET,
	PDP_F_FRO_INT0_CLEAR,
	PDP_F_FRO_INT1_CLEAR,
	PDP_F_FRO_INT0,
	PDP_F_FRO_INT1,
	PDP_F_STRGEN_STRGEN_ENABLE,
	PDP_F_STRGEN_STRGEN_INC_DATA,
	PDP_F_STRGEN_STRGEN_WIDE_LINE_GAP,
	PDP_F_STRGEN_STRGEN_PRE_FRAME_GAP,
	PDP_F_STRGEN_STRGEN_PIXEL_GAP,
	PDP_F_STRGEN_STRGEN_LINE_GAP,
	PDP_F_STRGEN_STRGEN_IMAGE_WIDTH,
	PDP_F_STRGEN_STRGEN_IMAGE_HEIGHT,
	PDP_F_STRGEN_STRGEN_DATA_VALUE,
	PDP_F_STRGEN_REG_INTERFACE_VER,
	PDP_F_STRGEN_BLOCK_ID_CODE,
	PDP_F_STRGEN_CRC_SEED,
	PDP_F_STRGEN_CRC_RESULT,
	PDP_F_STOPEN_CRC_STOP_VALID_COUNT,
	PDP_F_STOPEN_CRC_SEED,
	PDP_F_STOPEN_CRC_RESULT_POINT_0,
	PDP_F_STOPEN_CRC_RESULT_POINT_1,
	PDP_F_STOPEN_CRC_RESULT_POINT_2,
	PDP_F_STOPEN_CRC_RESULT_POINT_3,
	PDP_F_FRAME_SEQ_COUNTER,
	PDP_F_FRAME_SEQ_COUNTER_RESET,
	PDP_F_FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG,
	PDP_F_LIC_OPERATION_MODE,
	PDP_F_LIC_SEL_SINGLE_INPUT,
	PDP_F_LIC_NUM_14BIT_SENSOR,
	PDP_F_LIC_LIMIT_INPUT_LINE_EN_CONTEXT_0,
	PDP_F_LIC_LIMIT_INPUT_LINE_EN_CONTEXT_1,
	PDP_F_LIC_LIMIT_INPUT_LINE_EN_CONTEXT_2,
	PDP_F_LIC_LIMIT_INPUT_LINE_EN_CONTEXT_3,
	PDP_F_LIC_MAX_INPUT_LINE_CONTEXT_0,
	PDP_F_LIC_MAX_INPUT_LINE_CONTEXT_1,
	PDP_F_LIC_MAX_INPUT_LINE_CONTEXT_2,
	PDP_F_LIC_MAX_INPUT_LINE_CONTEXT_3,
	PDP_F_LIC_PREV_CENTRIC_SCHEDULE_EN,
	PDP_F_LIC_PREV_CENTRIC_SCHEDULE_SEL_PREVIEW,
	PDP_F_LIC_PREV_CENTRIC_SCHEDULE_NUM_LINE,
	PDP_F_LIC_VL_OPERATION_LINE_NUM,
	PDP_F_LIC_BUFFERSIZE_CONTEXT_0,
	PDP_F_LIC_BUFFERSIZE_CONTEXT_1,
	PDP_F_LIC_BUFFERSIZE_CONTEXT_2,
	PDP_F_LIC_BUFFERSIZE_CONTEXT_3,
	PDP_F_LIC_WEIGHT_CONTEXT_0,
	PDP_F_LIC_WEIGHT_CONTEXT_1,
	PDP_F_LIC_WEIGHT_CONTEXT_2,
	PDP_F_LIC_WEIGHT_CONTEXT_3,
	PDP_F_LIC_INPUT_CONTEXT_MODE,
	PDP_F_LIC_INPUT_2PPC_EN,
	PDP_F_LIC_INPUT_BIT_MODE,
	PDP_F_LIC_INPUT_IMAGE_WIDTH,
	PDP_F_LIC_INPUT_IMAGE_HEIGHT,
	PDP_F_LIC_INPUT_PDPXL_WIDTH,
	PDP_F_LIC_INPUT_PDPXL_HEIGHT,
	PDP_F_LIC_OUTPUT_HBLANK_CYCLE,
	PDP_F_LIC_OUTPUT_DISABLE_MASK,
	PDP_F_LIC_OUTPUT_HOLD_AT_COREX_BUSY,
	PDP_F_LIC_ROL_ENABLE,
	PDP_F_LIC_ROL_CONDITION,
	PDP_F_LIC_ROL_CLEAR,
	PDP_F_LIC_GAMMA_EN,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_0,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_1,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_2,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_3,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_4,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_5,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_6,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_7,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_8,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_9,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_10,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_11,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_12,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_13,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_14,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_15,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_16,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_17,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_18,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_19,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_20,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_21,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_22,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_23,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_24,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_25,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_26,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_27,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_28,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_29,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_30,
	PDP_F_LIC_GAMMA_X_PNTS_TBL_0_31,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_0,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_1,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_2,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_3,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_4,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_5,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_6,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_7,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_8,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_9,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_10,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_11,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_12,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_13,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_14,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_15,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_16,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_17,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_18,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_19,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_20,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_21,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_22,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_23,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_24,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_25,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_26,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_27,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_28,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_29,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_30,
	PDP_F_LIC_GAMMA_Y_PNTS_TBL_0_31,
	PDP_F_LIC_INPUT_COLUMN_COUNTER,
	PDP_F_LIC_INPUT_ROW_COUNTER,
	PDP_F_LIC_OUTPUT_COLUMN_COUNTER,
	PDP_F_LIC_OUTPUT_ROW_COUNTER,
	PDP_F_LIC_BUFFER_FULLNESS,
	PDP_F_LIC_VL_NUM_LINES_IMAGE,
	PDP_F_LIC_VL_NUM_LINES_PDPXL,
	PDP_F_LIC_VL_FIFO_DEPTH,
	PDP_F_LIC_VL_PREEMPTION_EN,
	PDP_F_LIC_VL_PREEMPTION_THRESHOLD,
	PDP_F_CINFIFO_OUTPUT_ENABLE,
	PDP_F_CINFIFO_OUTPUT_IMAGE_WIDTH,
	PDP_F_CINFIFO_OUTPUT_IMAGE_HEIGHT,
	PDP_F_CINFIFO_OUTPUT_T1_INTERVAL,
	PDP_F_CINFIFO_OUTPUT_T2_INTERVAL,
	PDP_F_CINFIFO_OUTPUT_T3_INTERVAL,
	PDP_F_CINFIFO_OUTPUT_T4_INTERVAL,
	PDP_F_CINFIFO_OUTPUT_T5_INTERVAL,
	PDP_F_CINFIFO_OUTPUT_T6_INTERVAL,
	PDP_F_CINFIFO_OUTPUT_T7_INTERVAL,
	PDP_F_CINFIFO_OUTPUT_COUNT_AT_STALL,
	PDP_F_CINFIFO_OUTPUT_T2_DISABLE_WAIT_FOR_FS,
	PDP_F_CINFIFO_OUTPUT_T2_RESET_COUNTER_AT_FS,
	PDP_F_CINFIFO_OUTPUT_START_STALL,
	PDP_F_CINFIFO_OUTPUT_STOP_STALL,
	PDP_F_CINFIFO_OUTPUT_STALL_EN_THR,
	PDP_F_CINFIFO_OUTPUT_COL_CNT,
	PDP_F_CINFIFO_OUTPUT_LINE_CNT,
	PDP_F_CINFIFO_OUTPUT_TOTAL_SIZE_CNT,
	PDP_F_CINFIFO_OUTPUT_COL_ERROR_EN,
	PDP_F_CINFIFO_OUTPUT_LINE_ERROR_EN,
	PDP_F_CINFIFO_OUTPUT_TOTAL_SIZE_ERROR_EN,
	PDP_F_CINFIFO_OUTPUT_ERROR_STATE,
	PDP_F_CINFIFO_OUTPUT_ERROR_STATE_CLR,
	PDP_F_CINFIFO_OUTPUT_IDLE,
	PDP_F_CINFIFO_OUTPUT_STALL_CNT,
	PDP_F_AFIDENT_0_BYPASS,
	PDP_F_AFIDENT_0_START_ACTIVE_X,
	PDP_F_AFIDENT_0_START_ACTIVE_Y,
	PDP_F_AFIDENT_0_ACTIVE_WIDTH,
	PDP_F_AFIDENT_0_ACTIVE_HEIGHT,
	PDP_F_AFIDENT_0_BLOCKS_PER_ACTIVE_X,
	PDP_F_AFIDENT_0_BLOCKS_PER_ACTIVE_Y,
	PDP_F_AFIDENT_0_UNIT_OFFSET_X,
	PDP_F_AFIDENT_0_UNIT_OFFSET_Y,
	PDP_F_AFIDENT_0_RELATIVE_OFFSET_X,
	PDP_F_AFIDENT_0_RELATIVE_OFFSET_Y,
	PDP_F_AFIDENT_0_UNITS_PER_BLOCK_X,
	PDP_F_AFIDENT_0_UNITS_PER_BLOCK_Y,
	PDP_F_AFIDENT_0_UNIT_SIZE_X,
	PDP_F_AFIDENT_0_UNIT_SIZE_Y,
	PDP_F_AFIDENT_0_PTRN_X_0_0,
	PDP_F_AFIDENT_0_PTRN_Y_0_0,
	PDP_F_AFIDENT_0_PTRN_X_0_1,
	PDP_F_AFIDENT_0_PTRN_Y_0_1,
	PDP_F_AFIDENT_0_PTRN_X_1_0,
	PDP_F_AFIDENT_0_PTRN_Y_1_0,
	PDP_F_AFIDENT_0_PTRN_X_1_1,
	PDP_F_AFIDENT_0_PTRN_Y_1_1,
	PDP_F_AFIDENT_0_PTRN_X_2_0,
	PDP_F_AFIDENT_0_PTRN_Y_2_0,
	PDP_F_AFIDENT_0_PTRN_X_2_1,
	PDP_F_AFIDENT_0_PTRN_Y_2_1,
	PDP_F_AFIDENT_0_PTRN_X_3_0,
	PDP_F_AFIDENT_0_PTRN_Y_3_0,
	PDP_F_AFIDENT_0_PTRN_X_3_1,
	PDP_F_AFIDENT_0_PTRN_Y_3_1,
	PDP_F_AFIDENT_0_PTRN_X_4_0,
	PDP_F_AFIDENT_0_PTRN_Y_4_0,
	PDP_F_AFIDENT_0_PTRN_X_4_1,
	PDP_F_AFIDENT_0_PTRN_Y_4_1,
	PDP_F_AFIDENT_0_PTRN_X_5_0,
	PDP_F_AFIDENT_0_PTRN_Y_5_0,
	PDP_F_AFIDENT_0_PTRN_X_5_1,
	PDP_F_AFIDENT_0_PTRN_Y_5_1,
	PDP_F_AFIDENT_0_PTRN_X_6_0,
	PDP_F_AFIDENT_0_PTRN_Y_6_0,
	PDP_F_AFIDENT_0_PTRN_X_6_1,
	PDP_F_AFIDENT_0_PTRN_Y_6_1,
	PDP_F_AFIDENT_0_PTRN_X_7_0,
	PDP_F_AFIDENT_0_PTRN_Y_7_0,
	PDP_F_AFIDENT_0_PTRN_X_7_1,
	PDP_F_AFIDENT_0_PTRN_Y_7_1,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_0,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_1,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_2,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_3,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_4,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_5,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_6,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_7,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_8,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_9,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_10,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_11,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_12,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_13,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_14,
	PDP_F_AFIDENT_0_PTRN_TYPE_0_15,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_0,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_1,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_2,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_3,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_4,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_5,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_6,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_7,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_8,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_9,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_10,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_11,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_12,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_13,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_14,
	PDP_F_AFIDENT_0_SWITCHED_PTRN_0_15,
	PDP_F_AFIDENT_CRC_RESULT,
	PDP_F_AFIDENT_CRC_SEED,
	PDP_F_YEXTR_HDR_MODE,
	PDP_F_YEXTR_MAXNOSKIPPXG,
	PDP_F_YEXTR_SKIPLEVEL_THR,
	PDP_F_YEXTR_SAT_VALUEG,
	PDP_F_YEXTR_SAT_VALUER,
	PDP_F_YEXTR_SAT_VALUEB,
	PDP_F_YEXTR_NUM_SATG,
	PDP_F_YEXTR_NUM_SATR,
	PDP_F_YEXTR_NUM_SATB,
	PDP_F_YEXTR_SAT_SUM_G,
	PDP_F_YEXTR_SAT_SUM_R,
	PDP_F_YEXTR_SAT_SUM_B,
	PDP_F_YEXTR_CLIP_LEFT,
	PDP_F_YEXTR_CLIP_RIGHT,
	PDP_F_YEXTR_COEFG,
	PDP_F_YEXTR_COEFR,
	PDP_F_YEXTR_COEFB,
	PDP_F_YEXTR_YSHIFT,
	PDP_F_YEXTR_COEFG_SHORT,
	PDP_F_YEXTR_COEFR_SHORT,
	PDP_F_YEXTR_COEFB_SHORT,
	PDP_F_YEXTR_CRC_SEED,
	PDP_F_YEXTR_CRC_RESULT,
	PDP_F_I_MPD_ON,
	PDP_F_I_AF_CROSS,
	PDP_F_I_MPD_HBIN,
	PDP_F_I_MPD_VBIN,
	PDP_F_I_COL,
	PDP_F_I_WDR_ON,
	PDP_F_I_WDR_COEF_LONG,
	PDP_F_I_WDR_COEF_SHORT,
	PDP_F_I_WDR_SHFT_LONG,
	PDP_F_I_WDR_SHFT_SHORT,
	PDP_F_I_WDR_SPLIT_ON,
	PDP_F_I_OB_VALUE,
	PDP_F_I_ROW,
	PDP_F_CROP_ROI_MAIN_BYPASS,
	PDP_F_CROP_ROI_SUB_BYPASS,
	PDP_F_CROP_ROI_MAIN_SX,
	PDP_F_CROP_ROI_MAIN_SY,
	PDP_F_CROP_ROI_MAIN_EX,
	PDP_F_CROP_ROI_MAIN_EY,
	PDP_F_CROP_ROI_SUB_SX,
	PDP_F_CROP_ROI_SUB_SY,
	PDP_F_CROP_ROI_SUB_EX,
	PDP_F_CROP_ROI_SUB_EY,
	PDP_F_PRE_GAMMA_ON,
	PDP_F_PRE_GAMMA_SHIFT,
	PDP_F_PRE_GAMMA_LUT_X_00,
	PDP_F_PRE_GAMMA_LUT_Y_00,
	PDP_F_PRE_GAMMA_LUT_X_01,
	PDP_F_PRE_GAMMA_LUT_Y_01,
	PDP_F_PRE_GAMMA_LUT_X_02,
	PDP_F_PRE_GAMMA_LUT_Y_02,
	PDP_F_PRE_GAMMA_LUT_X_03,
	PDP_F_PRE_GAMMA_LUT_Y_03,
	PDP_F_PRE_GAMMA_LUT_X_04,
	PDP_F_PRE_GAMMA_LUT_Y_04,
	PDP_F_PRE_GAMMA_LUT_X_05,
	PDP_F_PRE_GAMMA_LUT_Y_05,
	PDP_F_PRE_GAMMA_LUT_X_06,
	PDP_F_PRE_GAMMA_LUT_Y_06,
	PDP_F_PRE_GAMMA_LUT_X_07,
	PDP_F_PRE_GAMMA_LUT_Y_07,
	PDP_F_PRE_GAMMA_LUT_X_08,
	PDP_F_PRE_GAMMA_LUT_Y_08,
	PDP_F_PRE_GAMMA_LUT_X_09,
	PDP_F_PRE_GAMMA_LUT_Y_09,
	PDP_F_PRE_GAMMA_LUT_X_10,
	PDP_F_PRE_GAMMA_LUT_Y_10,
	PDP_F_PRE_GAMMA_LUT_X_11,
	PDP_F_PRE_GAMMA_LUT_Y_11,
	PDP_F_PRE_GAMMA_LUT_X_12,
	PDP_F_PRE_GAMMA_LUT_Y_12,
	PDP_F_PRE_GAMMA_LUT_X_13,
	PDP_F_PRE_GAMMA_LUT_Y_13,
	PDP_F_PRE_GAMMA_LUT_X_14,
	PDP_F_PRE_GAMMA_LUT_Y_14,
	PDP_F_PRE_GAMMA_LUT_X_15,
	PDP_F_PRE_GAMMA_LUT_Y_15,
	PDP_F_PRE_GAMMA_LUT_X_16,
	PDP_F_PRE_GAMMA_LUT_Y_16,
	PDP_F_PRE_GAMMA_LUT_X_17,
	PDP_F_PRE_GAMMA_LUT_Y_17,
	PDP_F_PRE_GAMMA_LUT_X_18,
	PDP_F_PRE_GAMMA_LUT_Y_18,
	PDP_F_PRE_GAMMA_LUT_X_19,
	PDP_F_PRE_GAMMA_LUT_Y_19,
	PDP_F_PRE_GAMMA_LUT_X_20,
	PDP_F_PRE_GAMMA_LUT_Y_20,
	PDP_F_PRE_GAMMA_LUT_X_21,
	PDP_F_PRE_GAMMA_LUT_Y_21,
	PDP_F_PRE_GAMMA_LUT_X_22,
	PDP_F_PRE_GAMMA_LUT_Y_22,
	PDP_F_PRE_GAMMA_LUT_X_23,
	PDP_F_PRE_GAMMA_LUT_Y_23,
	PDP_F_PRE_GAMMA_LUT_X_24,
	PDP_F_PRE_GAMMA_LUT_Y_24,
	PDP_F_PRE_GAMMA_LUT_X_25,
	PDP_F_PRE_GAMMA_LUT_Y_25,
	PDP_F_PRE_GAMMA_LUT_X_26,
	PDP_F_PRE_GAMMA_LUT_Y_26,
	PDP_F_PRE_GAMMA_LUT_X_27,
	PDP_F_PRE_GAMMA_LUT_Y_27,
	PDP_F_PRE_GAMMA_LUT_X_28,
	PDP_F_PRE_GAMMA_LUT_Y_28,
	PDP_F_PRE_GAMMA_LUT_X_29,
	PDP_F_PRE_GAMMA_LUT_Y_29,
	PDP_F_PRE_GAMMA_LUT_X_30,
	PDP_F_PRE_GAMMA_LUT_Y_30,
	PDP_F_PRE_GAMMA_LUT_X_31,
	PDP_F_PRE_GAMMA_LUT_Y_31,
	PDP_F_PRE_GAMMA_REG_INTERFACE_VER,
	PDP_F_PRE_GAMMA_BLOCK_ID_CODE,
	PDP_F_PRE_GAMMA_CRC_SEED,
	PDP_F_PRE_GAMMA_CRC_RESULT,
	PDP_F_REORDER_ON,
	PDP_F_REORDER_OB_VALUE,
	PDP_F_REORDER_0_ACTIVE_STA_X,
	PDP_F_REORDER_0_ACTIVE_STA_Y,
	PDP_F_REORDER_0_ACTIVE_SIZE_X,
	PDP_F_REORDER_0_ACTIVE_SIZE_Y,
	PDP_F_REORDER_0_UNIT_SIZE_X,
	PDP_F_REORDER_0_UNIT_SIZE_Y,
	PDP_F_REORDER_0_UNIT_NUM_X,
	PDP_F_REORDER_0_UNIT_NUM_Y,
	PDP_F_REORDER_TAIL_ON,
	PDP_F_REORDER_TAIL_SOURCE_HEIGHT,
	PDP_F_REORDER_TAIL_SOURCE_FLAG,
	PDP_F_REORDER_TAIL_0_NUM_OF_UNIT_X_IN_BLK,
	PDP_F_REORDER_TAIL_0_NUM_OF_UNIT_Y_IN_BLK,
	PDP_F_REORDER_TAIL_0_NUM_OF_BLK_X,
	PDP_F_REORDER_TAIL_0_NUM_OF_BLK_Y,
	PDP_F_REORDER_TAIL_0_SOURCE_WIDTH,
	PDP_F_REORDER_TAIL_0_POS_0,
	PDP_F_REORDER_TAIL_0_POS_1,
	PDP_F_REORDER_TAIL_0_POS_2,
	PDP_F_REORDER_TAIL_0_POS_3,
	PDP_F_REORDER_TAIL_0_POS_4,
	PDP_F_REORDER_TAIL_0_POS_5,
	PDP_F_REORDER_TAIL_0_POS_6,
	PDP_F_REORDER_TAIL_0_POS_7,
	PDP_F_REORDER_TAIL_0_POS_8,
	PDP_F_REORDER_TAIL_0_POS_9,
	PDP_F_REORDER_TAIL_0_POS_10,
	PDP_F_REORDER_TAIL_0_POS_11,
	PDP_F_REORDER_TAIL_0_POS_12,
	PDP_F_REORDER_TAIL_0_POS_13,
	PDP_F_REORDER_TAIL_0_POS_14,
	PDP_F_REORDER_TAIL_0_POS_15,
	PDP_F_REORDER_TAIL_0_POS_16,
	PDP_F_REORDER_TAIL_0_POS_17,
	PDP_F_REORDER_TAIL_0_POS_18,
	PDP_F_REORDER_TAIL_0_POS_19,
	PDP_F_REORDER_TAIL_0_POS_20,
	PDP_F_REORDER_TAIL_0_POS_21,
	PDP_F_REORDER_TAIL_0_POS_22,
	PDP_F_REORDER_TAIL_0_POS_23,
	PDP_F_REORDER_TAIL_0_POS_24,
	PDP_F_REORDER_TAIL_0_POS_25,
	PDP_F_REORDER_TAIL_0_POS_26,
	PDP_F_REORDER_TAIL_0_POS_27,
	PDP_F_REORDER_TAIL_0_POS_28,
	PDP_F_REORDER_TAIL_0_POS_29,
	PDP_F_REORDER_TAIL_0_POS_30,
	PDP_F_REORDER_TAIL_0_POS_31,
	PDP_F_REORDER_TAIL_0_FLAG_0,
	PDP_F_REORDER_TAIL_0_FLAG_1,
	PDP_F_REORDER_TAIL_0_FLAG_2,
	PDP_F_REORDER_TAIL_0_FLAG_3,
	PDP_F_REORDER_TAIL_0_FLAG_4,
	PDP_F_REORDER_TAIL_0_FLAG_5,
	PDP_F_REORDER_TAIL_0_FLAG_6,
	PDP_F_REORDER_TAIL_0_FLAG_7,
	PDP_F_REORDER_TAIL_0_FLAG_8,
	PDP_F_REORDER_TAIL_0_FLAG_9,
	PDP_F_REORDER_TAIL_0_FLAG_10,
	PDP_F_REORDER_TAIL_0_FLAG_11,
	PDP_F_REORDER_TAIL_0_FLAG_12,
	PDP_F_REORDER_TAIL_0_FLAG_13,
	PDP_F_REORDER_TAIL_0_FLAG_14,
	PDP_F_REORDER_TAIL_0_FLAG_15,
	PDP_F_REORDER_TAIL_0_FLAG_16,
	PDP_F_REORDER_TAIL_0_FLAG_17,
	PDP_F_REORDER_TAIL_0_FLAG_18,
	PDP_F_REORDER_TAIL_0_FLAG_19,
	PDP_F_REORDER_TAIL_0_FLAG_20,
	PDP_F_REORDER_TAIL_0_FLAG_21,
	PDP_F_REORDER_TAIL_0_FLAG_22,
	PDP_F_REORDER_TAIL_0_FLAG_23,
	PDP_F_REORDER_TAIL_0_FLAG_24,
	PDP_F_REORDER_TAIL_0_FLAG_25,
	PDP_F_REORDER_TAIL_0_FLAG_26,
	PDP_F_REORDER_TAIL_0_FLAG_27,
	PDP_F_REORDER_TAIL_0_FLAG_28,
	PDP_F_REORDER_TAIL_0_FLAG_29,
	PDP_F_REORDER_TAIL_0_FLAG_30,
	PDP_F_REORDER_TAIL_0_FLAG_31,
	PDP_F_REORDER_TAIL_CROP_ON,
	PDP_F_REORDER_TAIL_CROP_START_X,
	PDP_F_REORDER_TAIL_CROP_START_Y,
	PDP_F_REORDER_TAIL_CROP_SIZE_X,
	PDP_F_REORDER_TAIL_CROP_SIZE_Y,
	PDP_F_REORDER_SRAM_OFFSET,
	PDP_F_REORDER_TAIL_PP_BYPASS,
	PDP_F_REORDER_TAIL_PP_HALF_MODE,
	PDP_F_REORDER_TAIL_PP_BUF_LINE_CNT_MAX,
	PDP_F_REORDER_CRC_0_SEED,
	PDP_F_REORDER_CRC_0_RESULT,
	PDP_F_BPC_H_BYPASS,
	PDP_F_BPC_H_STATIC_POS_NUM,
	PDP_F_BPC_H_STATIC_POS_ADDR,
	PDP_F_BPC_H_STATIC_POS_DATA,
	PDP_F_BPC_H_IMG_WIDTH,
	PDP_F_BPC_H_IMG_HEIGHT,
	PDP_F_BPC_H_LINE_GAP,
	PDP_F_BPC_H_CROP_SX,
	PDP_F_BPC_H_CROP_SY,
	PDP_F_BPC_SRAM_OFFSET,
	PDP_F_ALC_0_ON,
	PDP_F_ALC_0_ROI_SX,
	PDP_F_ALC_0_ROI_SY,
	PDP_F_ALC_0_LUT_TYPE,
	PDP_F_ALC_0_MAIN_GAP_H,
	PDP_F_ALC_0_MAIN_GAP_V,
	PDP_F_ALC_0_MAIN_GAP_H_INV,
	PDP_F_ALC_0_MAIN_GAP_V_INV,
	PDP_F_ALC_0_GAP_H_MARGIN,
	PDP_F_ALC_0_GAP_V_MARGIN,
	PDP_F_ALC_0_GAP_H_MARGIN_INV,
	PDP_F_ALC_0_GAP_V_MARGIN_INV,
	PDP_F_ALC_0_POS_INTERP_ON,
	PDP_F_ALC_0_POS_WEIGHT_INF,
	PDP_F_ALC_0_POS_WEIGHT_MAC,
	PDP_F_ALC_0_GAIN_SHIFT,
	PDP_F_ALC_0_MAX_VAL,
	PDP_F_ALC_0_LUT_INIT_TYPE,
	PDP_F_ALC_0_LUT_INIT_ADDR,
	PDP_F_ALC_0_LUT_INIT_DATA,
	PDP_F_ALC_0_OFFSET_I,
	PDP_F_ALC_0_OFFSET_O,
	PDP_F_ALC_0_REF_SIZE_X,
	PDP_F_ALC_0_REF_SIZE_Y,
	PDP_F_ALC_0_GAP_AUTO_SET,
	PDP_F_ALC_0_CRC_SEED,
	PDP_F_ALC_0_CRC_RESULT,
	PDP_F_ALC_1_ON,
	PDP_F_ALC_1_ROI_SX,
	PDP_F_ALC_1_ROI_SY,
	PDP_F_ALC_1_LUT_TYPE,
	PDP_F_ALC_1_MAIN_GAP_H,
	PDP_F_ALC_1_MAIN_GAP_V,
	PDP_F_ALC_1_MAIN_GAP_H_INV,
	PDP_F_ALC_1_MAIN_GAP_V_INV,
	PDP_F_ALC_1_GAP_H_MARGIN,
	PDP_F_ALC_1_GAP_V_MARGIN,
	PDP_F_ALC_1_GAP_H_MARGIN_INV,
	PDP_F_ALC_1_GAP_V_MARGIN_INV,
	PDP_F_ALC_1_POS_INTERP_ON,
	PDP_F_ALC_1_POS_WEIGHT_INF,
	PDP_F_ALC_1_POS_WEIGHT_MAC,
	PDP_F_ALC_1_GAIN_SHIFT,
	PDP_F_ALC_1_MAX_VAL,
	PDP_F_ALC_1_LUT_INIT_TYPE,
	PDP_F_ALC_1_LUT_ADDR,
	PDP_F_ALC_1_LUT_DATA,
	PDP_F_ALC_1_OFFSET_I,
	PDP_F_ALC_1_OFFSET_O,
	PDP_F_ALC_1_REF_SIZE_X,
	PDP_F_ALC_1_REF_SIZE_Y,
	PDP_F_ALC_1_GAP_AUTO_SET,
	PDP_F_ALC_1_CRC_SEED,
	PDP_F_ALC_1_CRC_RESULT,
	PDP_F_POST_GAMMA_ON,
	PDP_F_POST_GAMMA_LUT_X_00,
	PDP_F_POST_GAMMA_LUT_Y_00,
	PDP_F_POST_GAMMA_LUT_X_01,
	PDP_F_POST_GAMMA_LUT_Y_01,
	PDP_F_POST_GAMMA_LUT_X_02,
	PDP_F_POST_GAMMA_LUT_Y_02,
	PDP_F_POST_GAMMA_LUT_X_03,
	PDP_F_POST_GAMMA_LUT_Y_03,
	PDP_F_POST_GAMMA_LUT_X_04,
	PDP_F_POST_GAMMA_LUT_Y_04,
	PDP_F_POST_GAMMA_LUT_X_05,
	PDP_F_POST_GAMMA_LUT_Y_05,
	PDP_F_POST_GAMMA_LUT_X_06,
	PDP_F_POST_GAMMA_LUT_Y_06,
	PDP_F_POST_GAMMA_LUT_X_07,
	PDP_F_POST_GAMMA_LUT_Y_07,
	PDP_F_POST_GAMMA_LUT_X_08,
	PDP_F_POST_GAMMA_LUT_Y_08,
	PDP_F_POST_GAMMA_LUT_X_09,
	PDP_F_POST_GAMMA_LUT_Y_09,
	PDP_F_POST_GAMMA_LUT_X_10,
	PDP_F_POST_GAMMA_LUT_Y_10,
	PDP_F_POST_GAMMA_LUT_X_11,
	PDP_F_POST_GAMMA_LUT_Y_11,
	PDP_F_POST_GAMMA_LUT_X_12,
	PDP_F_POST_GAMMA_LUT_Y_12,
	PDP_F_POST_GAMMA_LUT_X_13,
	PDP_F_POST_GAMMA_LUT_Y_13,
	PDP_F_POST_GAMMA_LUT_X_14,
	PDP_F_POST_GAMMA_LUT_Y_14,
	PDP_F_POST_GAMMA_LUT_X_15,
	PDP_F_POST_GAMMA_LUT_Y_15,
	PDP_F_POST_GAMMA_LUT_X_16,
	PDP_F_POST_GAMMA_LUT_Y_16,
	PDP_F_POST_GAMMA_LUT_X_17,
	PDP_F_POST_GAMMA_LUT_Y_17,
	PDP_F_POST_GAMMA_LUT_X_18,
	PDP_F_POST_GAMMA_LUT_Y_18,
	PDP_F_POST_GAMMA_LUT_X_19,
	PDP_F_POST_GAMMA_LUT_Y_19,
	PDP_F_POST_GAMMA_LUT_X_20,
	PDP_F_POST_GAMMA_LUT_Y_20,
	PDP_F_POST_GAMMA_LUT_X_21,
	PDP_F_POST_GAMMA_LUT_Y_21,
	PDP_F_POST_GAMMA_LUT_X_22,
	PDP_F_POST_GAMMA_LUT_Y_22,
	PDP_F_POST_GAMMA_LUT_X_23,
	PDP_F_POST_GAMMA_LUT_Y_23,
	PDP_F_POST_GAMMA_LUT_X_24,
	PDP_F_POST_GAMMA_LUT_Y_24,
	PDP_F_POST_GAMMA_LUT_X_25,
	PDP_F_POST_GAMMA_LUT_Y_25,
	PDP_F_POST_GAMMA_LUT_X_26,
	PDP_F_POST_GAMMA_LUT_Y_26,
	PDP_F_POST_GAMMA_LUT_X_27,
	PDP_F_POST_GAMMA_LUT_Y_27,
	PDP_F_POST_GAMMA_LUT_X_28,
	PDP_F_POST_GAMMA_LUT_Y_28,
	PDP_F_POST_GAMMA_LUT_X_29,
	PDP_F_POST_GAMMA_LUT_Y_29,
	PDP_F_POST_GAMMA_LUT_X_30,
	PDP_F_POST_GAMMA_LUT_Y_30,
	PDP_F_POST_GAMMA_LUT_X_31,
	PDP_F_POST_GAMMA_LUT_Y_31,
	PDP_F_POST_GAMMA_SUB_LUT_X_00,
	PDP_F_POST_GAMMA_SUB_LUT_Y_00,
	PDP_F_POST_GAMMA_SUB_LUT_X_01,
	PDP_F_POST_GAMMA_SUB_LUT_Y_01,
	PDP_F_POST_GAMMA_SUB_LUT_X_02,
	PDP_F_POST_GAMMA_SUB_LUT_Y_02,
	PDP_F_POST_GAMMA_SUB_LUT_X_03,
	PDP_F_POST_GAMMA_SUB_LUT_Y_03,
	PDP_F_POST_GAMMA_SUB_LUT_X_04,
	PDP_F_POST_GAMMA_SUB_LUT_Y_04,
	PDP_F_POST_GAMMA_SUB_LUT_X_05,
	PDP_F_POST_GAMMA_SUB_LUT_Y_05,
	PDP_F_POST_GAMMA_SUB_LUT_X_06,
	PDP_F_POST_GAMMA_SUB_LUT_Y_06,
	PDP_F_POST_GAMMA_SUB_LUT_X_07,
	PDP_F_POST_GAMMA_SUB_LUT_Y_07,
	PDP_F_POST_GAMMA_SUB_LUT_X_08,
	PDP_F_POST_GAMMA_SUB_LUT_Y_08,
	PDP_F_POST_GAMMA_SUB_LUT_X_09,
	PDP_F_POST_GAMMA_SUB_LUT_Y_09,
	PDP_F_POST_GAMMA_SUB_LUT_X_10,
	PDP_F_POST_GAMMA_SUB_LUT_Y_10,
	PDP_F_POST_GAMMA_SUB_LUT_X_11,
	PDP_F_POST_GAMMA_SUB_LUT_Y_11,
	PDP_F_POST_GAMMA_SUB_LUT_X_12,
	PDP_F_POST_GAMMA_SUB_LUT_Y_12,
	PDP_F_POST_GAMMA_SUB_LUT_X_13,
	PDP_F_POST_GAMMA_SUB_LUT_Y_13,
	PDP_F_POST_GAMMA_SUB_LUT_X_14,
	PDP_F_POST_GAMMA_SUB_LUT_Y_14,
	PDP_F_POST_GAMMA_SUB_LUT_X_15,
	PDP_F_POST_GAMMA_SUB_LUT_Y_15,
	PDP_F_POST_GAMMA_SUB_LUT_X_16,
	PDP_F_POST_GAMMA_SUB_LUT_Y_16,
	PDP_F_POST_GAMMA_SUB_LUT_X_17,
	PDP_F_POST_GAMMA_SUB_LUT_Y_17,
	PDP_F_POST_GAMMA_SUB_LUT_X_18,
	PDP_F_POST_GAMMA_SUB_LUT_Y_18,
	PDP_F_POST_GAMMA_SUB_LUT_X_19,
	PDP_F_POST_GAMMA_SUB_LUT_Y_19,
	PDP_F_POST_GAMMA_SUB_LUT_X_20,
	PDP_F_POST_GAMMA_SUB_LUT_Y_20,
	PDP_F_POST_GAMMA_SUB_LUT_X_21,
	PDP_F_POST_GAMMA_SUB_LUT_Y_21,
	PDP_F_POST_GAMMA_SUB_LUT_X_22,
	PDP_F_POST_GAMMA_SUB_LUT_Y_22,
	PDP_F_POST_GAMMA_SUB_LUT_X_23,
	PDP_F_POST_GAMMA_SUB_LUT_Y_23,
	PDP_F_POST_GAMMA_SUB_LUT_X_24,
	PDP_F_POST_GAMMA_SUB_LUT_Y_24,
	PDP_F_POST_GAMMA_SUB_LUT_X_25,
	PDP_F_POST_GAMMA_SUB_LUT_Y_25,
	PDP_F_POST_GAMMA_SUB_LUT_X_26,
	PDP_F_POST_GAMMA_SUB_LUT_Y_26,
	PDP_F_POST_GAMMA_SUB_LUT_X_27,
	PDP_F_POST_GAMMA_SUB_LUT_Y_27,
	PDP_F_POST_GAMMA_SUB_LUT_X_28,
	PDP_F_POST_GAMMA_SUB_LUT_Y_28,
	PDP_F_POST_GAMMA_SUB_LUT_X_29,
	PDP_F_POST_GAMMA_SUB_LUT_Y_29,
	PDP_F_POST_GAMMA_SUB_LUT_X_30,
	PDP_F_POST_GAMMA_SUB_LUT_Y_30,
	PDP_F_POST_GAMMA_SUB_LUT_X_31,
	PDP_F_POST_GAMMA_SUB_LUT_Y_31,
	PDP_F_POST_GAMMA_REG_INTERFACE_VER,
	PDP_F_POST_GAMMA_BLOCK_ID_CODE,
	PDP_F_POST_GAMMA_CRC_SEED,
	PDP_F_POST_GAMMA_CRC_RESULT,
	PDP_F_PDSTAT_SAT_ON,
	PDP_F_PDSTAT_SAT_LV0,
	PDP_F_PDSTAT_SAT_LV1,
	PDP_F_PDSTAT_SAT_LV2,
	PDP_F_PDSTAT_SAT_SRC,
	PDP_F_PDSTAT_SAT_LV0_SUB,
	PDP_F_PDSTAT_SAT_LV1_SUB,
	PDP_F_PDSTAT_SAT_LV2_SUB,
	PDP_F_PDSTAT_SAT_SRC_SUB,
	PDP_F_PDSTAT_SAT_CNT_SHIFT,
	PDP_F_PDSTAT_PRE_H_B2_EN,
	PDP_F_PDSTAT_PRE_H_I0_G0,
	PDP_F_PDSTAT_PRE_H_I0_K01,
	PDP_F_PDSTAT_PRE_H_I0_K02,
	PDP_F_PDSTAT_PRE_H_I0_FTYPE0,
	PDP_F_PDSTAT_PRE_H_I0_G1,
	PDP_F_PDSTAT_PRE_H_I0_K11,
	PDP_F_PDSTAT_PRE_H_I0_K12,
	PDP_F_PDSTAT_PRE_H_I0_C11,
	PDP_F_PDSTAT_PRE_H_I0_C12,
	PDP_F_PDSTAT_PRE_H_I0_G2,
	PDP_F_PDSTAT_PRE_H_I0_K21,
	PDP_F_PDSTAT_PRE_H_I0_K22,
	PDP_F_PDSTAT_PRE_H_I0_C21,
	PDP_F_PDSTAT_PRE_H_I0_C22,
	PDP_F_PDSTAT_PRE_H_I0_BY0,
	PDP_F_PDSTAT_PRE_H_I0_BY1,
	PDP_F_PDSTAT_PRE_H_I0_BY2,
	PDP_F_PDSTAT_PRE_H_I1_G0,
	PDP_F_PDSTAT_PRE_H_I1_K01,
	PDP_F_PDSTAT_PRE_H_I1_K02,
	PDP_F_PDSTAT_PRE_H_I1_FTYPE0,
	PDP_F_PDSTAT_PRE_H_I1_G1,
	PDP_F_PDSTAT_PRE_H_I1_K11,
	PDP_F_PDSTAT_PRE_H_I1_K12,
	PDP_F_PDSTAT_PRE_H_I1_C11,
	PDP_F_PDSTAT_PRE_H_I1_C12,
	PDP_F_PDSTAT_PRE_H_I1_G2,
	PDP_F_PDSTAT_PRE_H_I1_K21,
	PDP_F_PDSTAT_PRE_H_I1_K22,
	PDP_F_PDSTAT_PRE_H_I1_C21,
	PDP_F_PDSTAT_PRE_H_I1_C22,
	PDP_F_PDSTAT_PRE_H_I1_BY0,
	PDP_F_PDSTAT_PRE_H_I1_BY1,
	PDP_F_PDSTAT_PRE_H_I1_BY2,
	PDP_F_PDSTAT_PRE_H_I2_G0,
	PDP_F_PDSTAT_PRE_H_I2_K01,
	PDP_F_PDSTAT_PRE_H_I2_K02,
	PDP_F_PDSTAT_PRE_H_I2_FTYPE0,
	PDP_F_PDSTAT_PRE_H_I2_G1,
	PDP_F_PDSTAT_PRE_H_I2_K11,
	PDP_F_PDSTAT_PRE_H_I2_K12,
	PDP_F_PDSTAT_PRE_H_I2_C11,
	PDP_F_PDSTAT_PRE_H_I2_C12,
	PDP_F_PDSTAT_PRE_H_I2_G2,
	PDP_F_PDSTAT_PRE_H_I2_K21,
	PDP_F_PDSTAT_PRE_H_I2_K22,
	PDP_F_PDSTAT_PRE_H_I2_C21,
	PDP_F_PDSTAT_PRE_H_I2_C22,
	PDP_F_PDSTAT_PRE_H_I2_BY0,
	PDP_F_PDSTAT_PRE_H_I2_BY1,
	PDP_F_PDSTAT_PRE_H_I2_BY2,
	PDP_F_PDSTAT_PRE_H_ACCM_V_NUM,
	PDP_F_PDSTAT_PRE_H_ACCM_V_SHIFT,
	PDP_F_PDSTAT_PRE_H_BIN_H_B0_NUM,
	PDP_F_PDSTAT_PRE_H_BIN_H_B1_NUM,
	PDP_F_PDSTAT_PRE_H_BIN_H_B2_NUM,
	PDP_F_PDSTAT_PRE_H_BIN_FIRST,
	PDP_F_PDSTAT_XCOR_H_ON,
	PDP_F_PDSTAT_XCOR_H_PHASE_RANGE,
	PDP_F_PDSTAT_XCOR_H_I0_CORING,
	PDP_F_PDSTAT_XCOR_H_I1_CORING,
	PDP_F_PDSTAT_XCOR_H_I2_CORING,
	PDP_F_PDSTAT_XCOR_H_COR_TYPE_B0,
	PDP_F_PDSTAT_XCOR_H_COR_TYPE_B1,
	PDP_F_PDSTAT_XCOR_H_COR_TYPE_B2,
	PDP_F_PDSTAT_XCOR_H_CORING_TH_B0,
	PDP_F_PDSTAT_XCOR_H_CORING_TH_B1,
	PDP_F_PDSTAT_XCOR_H_CORING_TH_B2,
	PDP_F_PDSTAT_XCOR_H_CORING_TY,
	PDP_F_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0,
	PDP_F_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1,
	PDP_F_PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2,
	PDP_F_PDSTAT_IN_SIZE_X,
	PDP_F_PDSTAT_IN_SIZE_Y,
	PDP_F_PDSTAT_ROI_MAIN_SROI,
	PDP_F_PDSTAT_ROI_MAIN_S0SX,
	PDP_F_PDSTAT_ROI_MAIN_S0SY,
	PDP_F_PDSTAT_ROI_MAIN_S0EX,
	PDP_F_PDSTAT_ROI_MAIN_S0EY,
	PDP_F_PDSTAT_ROI_MAIN_S1SX,
	PDP_F_PDSTAT_ROI_MAIN_S1SY,
	PDP_F_PDSTAT_ROI_MAIN_S1EX,
	PDP_F_PDSTAT_ROI_MAIN_S1EY,
	PDP_F_PDSTAT_ROI_MAIN_S2SX,
	PDP_F_PDSTAT_ROI_MAIN_S2SY,
	PDP_F_PDSTAT_ROI_MAIN_S2EX,
	PDP_F_PDSTAT_ROI_MAIN_S2EY,
	PDP_F_PDSTAT_ROI_MAIN_S3SX,
	PDP_F_PDSTAT_ROI_MAIN_S3SY,
	PDP_F_PDSTAT_ROI_MAIN_S3EX,
	PDP_F_PDSTAT_ROI_MAIN_S3EY,
	PDP_F_PDSTAT_ROI_MAIN_MWM_CX,
	PDP_F_PDSTAT_ROI_MAIN_MWM_CY,
	PDP_F_PDSTAT_ROI_MAIN_MWM_SX,
	PDP_F_PDSTAT_ROI_MAIN_MWM_SY,
	PDP_F_PDSTAT_ROI_MAIN_MWM_EX,
	PDP_F_PDSTAT_ROI_MAIN_MWM_EY,
	PDP_F_PDSTAT_ROI_MAIN_MWS_ON,
	PDP_F_PDSTAT_ROI_MAIN_MWS_SX,
	PDP_F_PDSTAT_ROI_MAIN_MWS_SY,
	PDP_F_PDSTAT_ROI_MAIN_MWS_SIZE_X,
	PDP_F_PDSTAT_ROI_MAIN_MWS_SIZE_Y,
	PDP_F_PDSTAT_ROI_MAIN_MWS_GAP_X,
	PDP_F_PDSTAT_ROI_MAIN_MWS_GAP_Y,
	PDP_F_PDSTAT_ROI_MAIN_MWS_NO_X,
	PDP_F_PDSTAT_ROI_MAIN_MWS_NO_Y,
	PDP_F_PDSTAT_XCOR_H_INVALID_EXCEPT_ON,
	PDP_F_PDSTAT_XCOR_H_INVALID_LOW_TH,
	PDP_F_PDSTAT_XCOR_H_INVALID_HIGH_TH,
	PDP_F_PDSTAT_XCOR_H_INVALID_LEFT_PIX,
	PDP_F_PDSTAT_XCOR_H_INVALID_RIGHT_PIX,
	PDP_F_PDSTAT_H_WDR_SPLIT_ON,
	PDP_F_PDSTAT_FRAME_NO,
	PDP_F_PDSTAT_DUMP_ON,
	PDP_F_WDMA_STAT_EN,
	PDP_F_WDMA_STAT_COMP_SBWC_EN,
	PDP_F_WDMA_STAT_DATA_FORMAT_BAYER,
	PDP_F_WDMA_STAT_MONO_MODE,
	PDP_F_WDMA_STAT_AUTO_FLUSH_EN,
	PDP_F_WDMA_STAT_WIDTH,
	PDP_F_WDMA_STAT_HEIGHT,
	PDP_F_WDMA_STAT_IMG_STRIDE_1P,
	PDP_F_WDMA_STAT_MAX_MO,
	PDP_F_WDMA_STAT_LINEGAP,
	PDP_F_WDMA_STAT_MAX_BL,
	PDP_F_WDMA_STAT_BUSINFO,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO0,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO1,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO2,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO3,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO4,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO5,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO6,
	PDP_F_WDMA_STAT_IMG_BASE_ADDR_1P_FRO7,
	PDP_F_WDMA_STAT_IMG_CRC_1P,
	PDP_F_WDMA_STAT_MON_STATUS0,
	PDP_F_WDMA_STAT_MON_STATUS1,
	PDP_F_WDMA_STAT_MON_STATUS2,
	PDP_F_WDMA_STAT_MON_STATUS3,
	PDP_F_RDMA_BAYER_EN,
	PDP_F_RDMA_BAYER_COMP_SBWC_EN,
	PDP_F_RDMA_BAYER_COMP_SBWC_64B_ALIGN,
	PDP_F_RDMA_BAYER_COMP_ERROR_MODE,
	PDP_F_RDMA_BAYER_COMP_ERROR_VALUE,
	PDP_F_RDMA_BAYER_DATA_FORMAT_BAYER,
	PDP_F_RDMA_BAYER_DATA_FORMAT_MSBALIGN,
	PDP_F_RDMA_BAYER_MONO_MODE,
	PDP_F_RDMA_BAYER_LOSSY_BYTE32NUM,
	PDP_F_RDMA_BAYER_WIDTH,
	PDP_F_RDMA_BAYER_HEIGHT,
	PDP_F_RDMA_BAYER_IMG_STRIDE_1P,
	PDP_F_RDMA_BAYER_HEADER_STRIDE_1P,
	PDP_F_RDMA_BAYER_VOTF_EN,
	PDP_F_RDMA_BAYER_MAX_MO,
	PDP_F_RDMA_BAYER_LINEGAP,
	PDP_F_RDMA_BAYER_MAX_BL,
	PDP_F_RDMA_BAYER_BUSINFO,
	PDP_F_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO0,
	PDP_F_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO1,
	PDP_F_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO2,
	PDP_F_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO3,
	PDP_F_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO4,
	PDP_F_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO5,
	PDP_F_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO6,
	PDP_F_RDMA_BAYER_IMG_BASE_ADDR_1P_FRO7,
	PDP_F_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO0,
	PDP_F_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO1,
	PDP_F_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO2,
	PDP_F_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO3,
	PDP_F_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO4,
	PDP_F_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO5,
	PDP_F_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO6,
	PDP_F_RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO7,
	PDP_F_RDMA_BAYER_IMG_CRC_1P,
	PDP_F_RDMA_BAYER_HEADER_CRC_1P,
	PDP_F_RDMA_BAYER_MON_STATUS0,
	PDP_F_RDMA_BAYER_MON_STATUS1,
	PDP_F_RDMA_BAYER_MON_STATUS2,
	PDP_F_RDMA_BAYER_MON_STATUS3,
	PDP_F_RDMA_BAYER_BW_LIMIT_EN,
	PDP_F_RDMA_BAYER_BW_LIMIT_FREQ_NUM_CYCLES,
	PDP_F_RDMA_BAYER_BW_LIMIT_SLOT_BW,
	PDP_F_RDMA_BAYER_BW_LIMIT_AVG_BW,
	PDP_F_RDMA_BAYER_BW_LIMIT_COMPENSATION_PERIOD,
	PDP_F_RDMA_BAYER_BW_LIMIT_COMPENSATION_BW,
	PDP_F_RDMA_AF_EN,
	PDP_F_RDMA_AF_COMP_SBWC_EN,
	PDP_F_RDMA_AF_DATA_FORMAT_AF,
	PDP_F_RDMA_AF_DATA_FORMAT_MSBALIGN,
	PDP_F_RDMA_AF_MONO_MODE,
	PDP_F_RDMA_AF_WIDTH,
	PDP_F_RDMA_AF_HEIGHT,
	PDP_F_RDMA_AF_IMG_STRIDE_1P,
	PDP_F_RDMA_AF_HEADER_STRIDE_1P,
	PDP_F_RDMA_AF_VOTF_EN,
	PDP_F_RDMA_AF_MAX_MO,
	PDP_F_RDMA_AF_LINEGAP,
	PDP_F_RDMA_AF_MAX_BL,
	PDP_F_RDMA_AF_BUSINFO,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO0,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO1,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO2,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO3,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO4,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO5,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO6,
	PDP_F_RDMA_AF_IMG_BASE_ADDR_1P_FRO7,
	PDP_F_RDMA_STAT_IMG_CRC_1P,
	PDP_F_RDMA_AF_MON_STATUS0,
	PDP_F_RDMA_AF_MON_STATUS1,
	PDP_F_RDMA_AF_MON_STATUS2,
	PDP_F_RDMA_AF_MON_STATUS3,
	PDP_F_RDMA_AF_BW_LIMIT_EN,
	PDP_F_RDMA_AF_BW_LIMIT_FREQ_NUM_CYCLES,
	PDP_F_RDMA_AF_BW_LIMIT_SLOT_BW,
	PDP_F_RDMA_AF_BW_LIMIT_AVG_BW,
	PDP_F_RDMA_AF_BW_LIMIT_COMPENSATION_PERIOD,
	PDP_F_RDMA_AF_BW_LIMIT_COMPENSATION_BW,
	PDP_F_I_SDC_APB_00,
	PDP_F_I_SDC_APB_01,
	PDP_F_I_SDC_APB_02,
	PDP_F_I_SDC_APB_03,
	PDP_F_I_SDC_APB_04,
	PDP_F_I_SDC_APB_05,
	PDP_F_I_SDC_APB_06,
	PDP_F_I_SDC_APB_07,
	PDP_F_I_SDC_APB_08,
	PDP_F_I_SDC_APB_09,
	PDP_F_I_SDC_APB_10,
	PDP_F_I_SDC_APB_11,
	PDP_F_I_SDC_APB_12,
	PDP_F_I_SDC_APB_13,
	PDP_F_I_SDC_APB_14,
	PDP_F_I_SDC_APB_15,
	PDP_F_I_SDC_APB_16,
	PDP_F_I_SDC_APB_17,
	PDP_F_I_SDC_APB_18,
	PDP_F_I_SDC_APB_19,
	PDP_F_I_SDC_APB_20,
	PDP_F_I_SDC_APB_21,
	PDP_F_I_SDC_APB_22,
	PDP_F_I_SDC_APB_23,
	PDP_F_I_SDC_APB_24,
	PDP_F_I_SDC_APB_25,
	PDP_F_I_SDC_APB_26,
	PDP_F_I_SDC_APB_27,
	PDP_F_I_SDC_APB_28,
	PDP_F_I_SDC_APB_29,
	PDP_F_I_SDC_APB_30,
	PDP_F_I_SDC_APB_31,
	PDP_F_I_SDC_APB_32,
	PDP_F_I_SDC_APB_33,
	PDP_F_I_SDC_APB_34,
	PDP_F_I_SDC_APB_35,
	PDP_F_I_SDC_APB_36,
	PDP_F_I_SDC_APB_37,
	PDP_F_I_SDC_APB_38,
	PDP_F_I_SDC_APB_39,
	PDP_F_I_SDC_APB_40,
	PDP_F_I_SDC_APB_41,
	PDP_F_I_SDC_APB_42,
	PDP_F_I_SDC_APB_43,
	PDP_F_I_SDC_APB_44,
	PDP_F_I_SDC_APB_45,
	PDP_F_I_SDC_APB_46,
	PDP_F_I_SDC_APB_47,
	PDP_F_I_SDC_APB_48,
	PDP_F_I_SDC_APB_49,
	PDP_F_I_SDC_APB_50,
	PDP_F_I_SDC_APB_51,
	PDP_F_I_SDC_APB_52,
	PDP_F_I_SDC_APB_53,
	PDP_F_I_SDC_APB_54,
	PDP_F_I_SDC_APB_55,
	PDP_F_I_SDC_APB_56,
	PDP_F_I_SDC_APB_57,
	PDP_F_I_SDC_APB_58,
	PDP_F_I_SDC_APB_59,
	PDP_F_I_SDC_APB_60,
	PDP_F_I_SDC_APB_61,
	PDP_F_I_SDC_APB_62,
	PDP_F_I_SDC_APB_63,
	PDP_F_I_SDC_APB_64,
	PDP_F_I_SDC_APB_65,
	PDP_F_I_SDC_APB_66,
	PDP_F_I_SDC_APB_67,
	PDP_F_I_SDC_APB_68,
	PDP_F_I_SDC_APB_69,
	PDP_F_I_SDC_APB_70,
	PDP_F_O_SDC_APB_71,
	PDP_F_O_SDC_APB_72,
	PDP_F_O_SDC_APB_73,
	PDP_F_I_SDC_APB_74,
	PDP_F_I_SDC_APB_75,
	PDP_F_I_SDC_APB_76,
	PDP_F_I_SDC_APB_77,
	PDP_F_I_SDC_APB_78,
	PDP_F_I_SDC_APB_79,
	PDP_F_I_SDC_APB_80,
	PDP_F_I_SDC_APB_81,
	PDP_F_I_SDC_APB_82,
	PDP_F_I_SDC_APB_83,
	PDP_F_I_SDC_APB_84,
	PDP_F_I_SDC_APB_85,
	PDP_F_COREX_ENABLE,
	PDP_F_COREX_RESET,
	PDP_F_COREX_FAST_MODE,
	PDP_F_COREX_UPDATE_TYPE_0,
	PDP_F_COREX_UPDATE_TYPE_1,
	PDP_F_COREX_UPDATE_MODE_0,
	PDP_F_COREX_UPDATE_MODE_1,
	PDP_F_COREX_START_0,
	PDP_F_COREX_START_1,
	PDP_F_COREX_COPY_FROM_IP_0,
	PDP_F_COREX_COPY_FROM_IP_1,
	PDP_F_COREX_BUSY_0,
	PDP_F_COREX_IP_SET_0,
	PDP_F_COREX_BUSY_1,
	PDP_F_COREX_IP_SET_1,
	PDP_F_COREX_PRE_ADDR_CONFIG,
	PDP_F_COREX_PRE_DATA_CONFIG,
	PDP_F_COREX_POST_ADDR_CONFIG,
	PDP_F_COREX_POST_DATA_CONFIG,
	PDP_F_COREX_PRE_CONFIG_EN,
	PDP_F_COREX_POST_CONFIG_EN,
	PDP_F_COREX_TYPE_WRITE,
	PDP_F_COREX_TYPE_WRITE_TRIGGER,
	PDP_F_COREX_TYPE_READ,
	PDP_F_COREX_TYPE_READ_OFFSET,
	PDP_F_COREX_INTERRUPT_VECTOR_MASKED,
	PDP_F_COREX_INTERRUPT_VECTOR,
	PDP_F_COREX_INTERRUPT_VECTOR_CLEAR,
	PDP_F_COREX_INTERRUPT_MASK,
	PDP_F_COREX_REG_INTERFACE_VER,
	PDP_REG_FIELD_CNT,
};

const struct is_field pdp_fields[PDP_REG_FIELD_CNT] = {
	/* field_name, start_bit, bit_width, type, reset */
	{"GLOBAL_ENABLE", 0, 1, RW, 0x00000000},
	{"GLOBAL_ENABLE_CLEAR", 1, 1, XWTC, 0x00000000},
	{"ONE_SHOT_ENABLE", 0, 1, XWTC, 0x00000000},
	{"GLOBAL_ENABLE_STOP_CRPT", 0, 1, RW, 0x00000000},
	{"SW_RESET", 0, 1, XWTC, 0x00000000},
	{"SW_CORE_RESET", 0, 1, XWTC, 0x00000000},
	{"HW_RESET", 0, 1, XWTC, 0x00000000},
	{"FORCE_INTERNAL_CLOCK", 0, 1, RW, 0x00000000},
	{"TRANS_STOP_REQ", 0, 1, RW, 0x00000000},
	{"TRANS_STOP_REQ_RDY", 0, 1, RO, 0x00000001},
	{"IDLENESS_STATUS", 0, 1, RO, 0x00000001},
	{"CHAIN_IDLENESS_STATUS", 4, 1, RO, 0x00000001},
	{"SELREGISTER", 0, 1, RW, 0x00000000},
	{"SELREGISTERMODE", 0, 1, RW, 0x00000000},
	{"SHADOW_DISABLE", 0, 1, RW, 0x00000000},
	{"SHADOW_SW_TRIGGER", 0, 1, WO, 0x00000000},
	{"AUTO_MASK_PREADY", 0, 1, RW, 0x00000000},
	{"INTERRUPT_AUTO_MASK", 0, 1, RW, 0x00000000},
	{"IP_POST_FRAME_GAP", 0, 32, RW, 0x00000010},
	{"IP_USE_END_INTERRUPT_ENABLE", 0, 1, RWC, 0x00000000},
	{"IP_END_INTERRUPT_ENABLE", 0, 23, RWC, 0x00000000},
	{"IP_CORRUPTED_INTERRUPT_ENABLE", 0, 18, RWC, 0x00000000},
	{"IP_STALL_OUT", 0, 21, RO, 0x00000000},
	{"IP_COUTFIFO_END_ON_VSYNC_FALL", 0, 3, RWC, 0x00000007},
	{"IP_INT_SRC_SEL", 0, 2, RWC, 0x00000000},
	{"IP_INT_COL_EN", 2, 1, RWC, 0x00000000},
	{"IP_INT_ROW_EN", 3, 1, RWC, 0x00000000},
	{"IP_INT_COL_CORD", 0, 13, RWC, 0x00000000},
	{"IP_INT_ROW_CORD", 16, 13, RWC, 0x00000000},
	{"IP_CHAIN_INPUT_SELECT", 0, 2, RWC, 0x00000000},
	{"IP_USE_INPUT_FRAME_START_IN", 0, 1, RWC, 0x00000000},
	{"IP_RDMA_VVALID_START_ENABLE", 0, 1, RWC, 0x00000000},
	{"IP_ROL_SELECT", 0, 18, RWC, 0x00000000},
	{"IP_ROL_MODE", 0, 2, RWC, 0x00000000},
	{"IP_ROL_RESET", 0, 1, XWTC, 0x00000000},
	{"IP_PROCESSING", 0, 1, RW, 0x00000000},
	{"IP_DBG_CORE_FREEZE_ENABLE", 0, 1, RWC, 0x00000000},
	{"IP_DBG_CORE_FREEZE_SRC_SEL", 4, 2, RWC, 0x00000000},
	{"IP_DBG_CORE_FREEZE_TARGET_COL", 0, 14, RWC, 0x00000000},
	{"IP_DBG_CORE_FREEZE_TARGET_ROW", 16, 14, RWC, 0x00000000},
	{"IP_DBG_CORE_FREEZE_POS_COL", 0, 14, RO, 0x00000000},
	{"IP_DBG_CORE_FREEZE_POS_ROW", 16, 14, RO, 0x00000000},
	{"RDMA_IMG_AF_VARIABLE", 0, 1, RW, 0x00000000},
	{"APB_SFR_RESET", 0, 1, XWTC, 0x00000000},
	{"OUT_SIZE_V", 0, 14, RWC, 0x00000000},
	{"VVALID_READY_BUFFER", 0, 4, RO, 0x00000000},
	{"IP_PDSTAT_PATH_ON", 0, 1, RWC, 0x00000000},
	{"IP_COREX_HW_TRIGGER_GAP", 0, 32, RW, 0x00000000},
	{"IP_SDC_PATH_ON", 0, 1, RWC, 0x00000000},
	{"IP_MICRO", 0, 16, RO, 0x00000000},
	{"IP_MINOR", 16, 8, RO, 0x00000001},
	{"IP_MAJOR", 24, 8, RO, 0x00000003},
	{"CONTINT_LEVEL_PULSE_N_SEL", 0, 2, RW, 0x00000000},
	{"CONTINT_INT1", 0, 32, RO, 0x00000000},
	{"CONTINT_INT1_ENABLE", 0, 32, RW, 0x00000000},
	{"CONTINT_INT1_STATUS", 0, 32, RO, 0x00000000},
	{"CONTINT_INT1_CLEAR", 0, 32, WO, 0x00000000},
	{"CONTINT_INT2", 0, 32, RO, 0x00000000},
	{"CONTINT_INT2_ENABLE", 0, 32, RW, 0x00000000},
	{"CONTINT_INT2_STATUS", 0, 32, RO, 0x00000000},
	{"CONTINT_INT2_CLEAR", 0, 32, WO, 0x00000000},
	{"SECU_CTRL_SEQID", 0, 3, RWC, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_0", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_1", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_2", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_3", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_4", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_5", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_6", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_7", 0, 32, RWS, 0x00000000},
	{"FRO_MODE_EN", 0, 1, RW, 0x00000000},
	{"FRO_GLOBAL_ENABLE", 0, 1, RW, 0x00000000},
	{"FRO_ONE_SHOT_ENABLE", 0, 1, XWTC, 0x00000000},
	{"FRO_FRAME_COUNT", 0, 4, RW, 0x00000000},
	{"FRO_FRAME_COUNT_TO_RUN_MINUS1", 0, 4, RO, 0x00000000},
	{"FRO_FRAME_COUNT_TO_RUN_MINUS1_SHADOW", 0, 4, RW, 0x00000000},
	{"FRO_RUN_FRAME_NUMBER_FOR_COL_ROW_INT", 0, 4, RW, 0x00000000},
	{"FRO_RUN_FRAME_NUMBER_FOR_PDSTAT", 0, 4, RW, 0x00000000},
	{"FRO_DONE", 0, 1, RO, 0x00000000},
	{"FRO_BUSY", 0, 1, RO, 0x00000000},
	{"FRO_HISTORY_INT0_0", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_1", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_2", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_3", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_4", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_5", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_6", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_7", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_0_PREV", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_1_PREV", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_2_PREV", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_3_PREV", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_4_PREV", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_5_PREV", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_6_PREV", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT0_7_PREV", 0, 26, RO, 0x00000000},
	{"FRO_HISTORY_INT1_0", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_1", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_2", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_3", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_4", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_5", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_6", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_7", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_0_PREV", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_1_PREV", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_2_PREV", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_3_PREV", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_4_PREV", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_5_PREV", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_6_PREV", 0, 32, RO, 0x00000000},
	{"FRO_HISTORY_INT1_7_PREV", 0, 32, RO, 0x00000000},
	{"FRO_SW_RESET", 0, 2, WO, 0x00000000},
	{"FRO_INT0_CLEAR", 0, 26, WO, 0x00000000},
	{"FRO_INT1_CLEAR", 0, 32, WO, 0x00000000},
	{"FRO_INT0", 0, 26, RO, 0x00000000},
	{"FRO_INT1", 0, 32, RO, 0x00000000},
	{"STRGEN_STRGEN_ENABLE", 0, 1, RWC, 0x00000000},
	{"STRGEN_STRGEN_INC_DATA", 0, 1, RWC, 0x00000000},
	{"STRGEN_STRGEN_WIDE_LINE_GAP", 4, 1, RWC, 0x00000000},
	{"STRGEN_STRGEN_PRE_FRAME_GAP", 0, 16, RWC, 0x00000320},
	{"STRGEN_STRGEN_PIXEL_GAP", 0, 8, RWC, 0x00000000},
	{"STRGEN_STRGEN_LINE_GAP", 0, 16, RWC, 0x00000320},
	{"STRGEN_STRGEN_IMAGE_WIDTH", 0, 14, RWC, 0x00000000},
	{"STRGEN_STRGEN_IMAGE_HEIGHT", 0, 14, RWC, 0x00000000},
	{"STRGEN_STRGEN_DATA_VALUE", 0, 16, RWC, 0x000000aa},
	{"STRGEN_REG_INTERFACE_VER", 0, 16, RO, 0x0000c6b9},
	{"STRGEN_BLOCK_ID_CODE", 0, 32, RO, 0x49b8eb8c},
	{"STRGEN_CRC_SEED", 0, 8, RW, 0x00000000},
	{"STRGEN_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"STOPEN_CRC_STOP_VALID_COUNT", 0, 28, RW, 0x0ffffffff},
	{"STOPEN_CRC_SEED", 0, 8, RW, 0x00000000},
	{"STOPEN_CRC_RESULT_POINT_0", 0, 8, RO, 0x00000000},
	{"STOPEN_CRC_RESULT_POINT_1", 0, 8, RO, 0x00000000},
	{"STOPEN_CRC_RESULT_POINT_2", 0, 8, RO, 0x00000000},
	{"STOPEN_CRC_RESULT_POINT_3", 0, 8, RO, 0x00000000},
	{"FRAME_SEQ_COUNTER", 0, 32, RO, 0x00000000},
	{"FRAME_SEQ_COUNTER_RESET", 0, 1, XWTC, 0x00000000},
	{"FRAME_SEQ_COUNTER_LAST_SHADOW_TRIG", 0, 32, RO, 0x00000000},
	{"LIC_OPERATION_MODE", 0, 2, RWC, 0x00000000},
	{"LIC_SEL_SINGLE_INPUT", 4, 2, RWC, 0x00000000},
	{"LIC_NUM_14BIT_SENSOR", 4, 3, RWC, 0x00000000},
	{"LIC_LIMIT_INPUT_LINE_EN_CONTEXT_0", 0, 1, RWC, 0x00000000},
	{"LIC_LIMIT_INPUT_LINE_EN_CONTEXT_1", 1, 1, RWC, 0x00000000},
	{"LIC_LIMIT_INPUT_LINE_EN_CONTEXT_2", 2, 1, RWC, 0x00000000},
	{"LIC_LIMIT_INPUT_LINE_EN_CONTEXT_3", 3, 1, RWC, 0x00000000},
	{"LIC_MAX_INPUT_LINE_CONTEXT_0", 4, 4, RWC, 0x00000000},
	{"LIC_MAX_INPUT_LINE_CONTEXT_1", 8, 4, RWC, 0x00000000},
	{"LIC_MAX_INPUT_LINE_CONTEXT_2", 12, 4, RWC, 0x00000000},
	{"LIC_MAX_INPUT_LINE_CONTEXT_3", 16, 4, RWC, 0x00000000},
	{"LIC_PREV_CENTRIC_SCHEDULE_EN", 0, 1, RWC, 0x00000000},
	{"LIC_PREV_CENTRIC_SCHEDULE_SEL_PREVIEW", 4, 4, RWC, 0x00000000},
	{"LIC_PREV_CENTRIC_SCHEDULE_NUM_LINE", 8, 8, RWC, 0x00000000},
	{"LIC_VL_OPERATION_LINE_NUM", 24, 6, RWC, 0x00000000},
	{"LIC_BUFFERSIZE_CONTEXT_0", 0, 13, RWC, 0x00000480},
	{"LIC_BUFFERSIZE_CONTEXT_1", 16, 13, RWC, 0x00000480},
	{"LIC_BUFFERSIZE_CONTEXT_2", 0, 13, RWC, 0x00000480},
	{"LIC_BUFFERSIZE_CONTEXT_3", 16, 13, RWC, 0x00000480},
	{"LIC_WEIGHT_CONTEXT_0", 0, 6, RWC, 0x00000000},
	{"LIC_WEIGHT_CONTEXT_1", 8, 6, RWC, 0x00000000},
	{"LIC_WEIGHT_CONTEXT_2", 16, 6, RWC, 0x00000000},
	{"LIC_WEIGHT_CONTEXT_3", 24, 6, RWC, 0x00000000},
	{"LIC_INPUT_CONTEXT_MODE", 0, 3, RWC, 0x00000000},
	{"LIC_INPUT_2PPC_EN", 4, 1, RWC, 0x00000000},
	{"LIC_INPUT_BIT_MODE", 8, 2, RWC, 0x00000000},
	{"LIC_INPUT_IMAGE_WIDTH", 0, 15, RWC, 0x00000080},
	{"LIC_INPUT_IMAGE_HEIGHT", 16, 14, RWC, 0x00000020},
	{"LIC_INPUT_PDPXL_WIDTH", 0, 14, RWC, 0x00000020},
	{"LIC_INPUT_PDPXL_HEIGHT", 16, 14, RWC, 0x00000008},
	{"LIC_OUTPUT_HBLANK_CYCLE", 0, 7, RWC, 0x00000000},
	{"LIC_OUTPUT_DISABLE_MASK", 8, 1, RWC, 0x00000000},
	{"LIC_OUTPUT_HOLD_AT_COREX_BUSY", 12, 1, RWC, 0x00000000},
	{"LIC_ROL_ENABLE", 0, 1, RWC, 0x00000000},
	{"LIC_ROL_CONDITION", 4, 3, RWC, 0x00000000},
	{"LIC_ROL_CLEAR", 0, 1, WO, 0x00000000},
	{"LIC_GAMMA_EN", 0, 1, RWC, 0x00000000},
	{"LIC_GAMMA_X_PNTS_TBL_0_0", 0, 14, RWC, 0x00000000},
	{"LIC_GAMMA_X_PNTS_TBL_0_1", 16, 14, RWC, 0x00000001},
	{"LIC_GAMMA_X_PNTS_TBL_0_2", 0, 14, RWC, 0x00000002},
	{"LIC_GAMMA_X_PNTS_TBL_0_3", 16, 14, RWC, 0x00000003},
	{"LIC_GAMMA_X_PNTS_TBL_0_4", 0, 14, RWC, 0x00000004},
	{"LIC_GAMMA_X_PNTS_TBL_0_5", 16, 14, RWC, 0x00000005},
	{"LIC_GAMMA_X_PNTS_TBL_0_6", 0, 14, RWC, 0x00000006},
	{"LIC_GAMMA_X_PNTS_TBL_0_7", 16, 14, RWC, 0x00000007},
	{"LIC_GAMMA_X_PNTS_TBL_0_8", 0, 14, RWC, 0x00000008},
	{"LIC_GAMMA_X_PNTS_TBL_0_9", 16, 14, RWC, 0x00000009},
	{"LIC_GAMMA_X_PNTS_TBL_0_10", 0, 14, RWC, 0x0000000a},
	{"LIC_GAMMA_X_PNTS_TBL_0_11", 16, 14, RWC, 0x0000000b},
	{"LIC_GAMMA_X_PNTS_TBL_0_12", 0, 14, RWC, 0x0000000c},
	{"LIC_GAMMA_X_PNTS_TBL_0_13", 16, 14, RWC, 0x0000000d},
	{"LIC_GAMMA_X_PNTS_TBL_0_14", 0, 14, RWC, 0x0000000e},
	{"LIC_GAMMA_X_PNTS_TBL_0_15", 16, 14, RWC, 0x0000000f},
	{"LIC_GAMMA_X_PNTS_TBL_0_16", 0, 14, RWC, 0x00000010},
	{"LIC_GAMMA_X_PNTS_TBL_0_17", 16, 14, RWC, 0x00000011},
	{"LIC_GAMMA_X_PNTS_TBL_0_18", 0, 14, RWC, 0x00000012},
	{"LIC_GAMMA_X_PNTS_TBL_0_19", 16, 14, RWC, 0x00000013},
	{"LIC_GAMMA_X_PNTS_TBL_0_20", 0, 14, RWC, 0x00000014},
	{"LIC_GAMMA_X_PNTS_TBL_0_21", 16, 14, RWC, 0x00000015},
	{"LIC_GAMMA_X_PNTS_TBL_0_22", 0, 14, RWC, 0x00000016},
	{"LIC_GAMMA_X_PNTS_TBL_0_23", 16, 14, RWC, 0x00000017},
	{"LIC_GAMMA_X_PNTS_TBL_0_24", 0, 14, RWC, 0x00000018},
	{"LIC_GAMMA_X_PNTS_TBL_0_25", 16, 14, RWC, 0x00000019},
	{"LIC_GAMMA_X_PNTS_TBL_0_26", 0, 14, RWC, 0x0000001a},
	{"LIC_GAMMA_X_PNTS_TBL_0_27", 16, 14, RWC, 0x0000001b},
	{"LIC_GAMMA_X_PNTS_TBL_0_28", 0, 14, RWC, 0x0000001c},
	{"LIC_GAMMA_X_PNTS_TBL_0_29", 16, 14, RWC, 0x0000001d},
	{"LIC_GAMMA_X_PNTS_TBL_0_30", 0, 14, RWC, 0x0000001e},
	{"LIC_GAMMA_X_PNTS_TBL_0_31", 16, 14, RWC, 0x00000020},
	{"LIC_GAMMA_Y_PNTS_TBL_0_0", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_1", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_2", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_3", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_4", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_5", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_6", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_7", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_8", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_9", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_10", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_11", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_12", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_13", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_14", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_15", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_16", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_17", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_18", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_19", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_20", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_21", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_22", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_23", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_24", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_25", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_26", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_27", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_28", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_29", 16, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_30", 0, 10, RWC, 0x00000000},
	{"LIC_GAMMA_Y_PNTS_TBL_0_31", 16, 10, RWC, 0x00000000},
	{"LIC_INPUT_COLUMN_COUNTER", 0, 15, ROL, 0x00000000},
	{"LIC_INPUT_ROW_COUNTER", 16, 14, ROL, 0x00000000},
	{"LIC_OUTPUT_COLUMN_COUNTER", 0, 13, ROL, 0x00000000},
	{"LIC_OUTPUT_ROW_COUNTER", 16, 14, ROL, 0x00000000},
	{"LIC_BUFFER_FULLNESS", 0, 13, ROL, 0x00000000},
	{"LIC_VL_NUM_LINES_IMAGE", 0, 6, RWC, 0x00000000},
	{"LIC_VL_NUM_LINES_PDPXL", 8, 6, RWC, 0x00000000},
	{"LIC_VL_FIFO_DEPTH", 16, 10, RWC, 0x00000000},
	{"LIC_VL_PREEMPTION_EN", 0, 1, RWC, 0x00000000},
	{"LIC_VL_PREEMPTION_THRESHOLD", 16, 13, RWC, 0x00000700},
	{"CINFIFO_OUTPUT_ENABLE", 0, 1, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_IMAGE_WIDTH", 0, 15, RWC, 0x00000020},
	{"CINFIFO_OUTPUT_IMAGE_HEIGHT", 16, 14, RWC, 0x00000020},
	{"CINFIFO_OUTPUT_T1_INTERVAL", 0, 32, RWC, 0x00000020},
	{"CINFIFO_OUTPUT_T2_INTERVAL", 0, 16, RWC, 0x00000020},
	{"CINFIFO_OUTPUT_T3_INTERVAL", 0, 16, RWC, 0x0000002d},
	{"CINFIFO_OUTPUT_T4_INTERVAL", 0, 16, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_T5_INTERVAL", 0, 8, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_T6_INTERVAL", 0, 8, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_T7_INTERVAL", 0, 8, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_COUNT_AT_STALL", 0, 1, RWC, 0x00000001},
	{"CINFIFO_OUTPUT_T2_DISABLE_WAIT_FOR_FS", 0, 1, RWC, 0x00000001},
	{"CINFIFO_OUTPUT_T2_RESET_COUNTER_AT_FS", 1, 1, RWC, 0x00000001},
	{"CINFIFO_OUTPUT_START_STALL", 0, 4, RWC, 0x00000005},
	{"CINFIFO_OUTPUT_STOP_STALL", 0, 4, RWC, 0x00000004},
	{"CINFIFO_OUTPUT_STALL_EN_THR", 0, 4, RWC, 0x00000009},
	{"CINFIFO_OUTPUT_COL_CNT", 0, 14, RO, 0x00000000},
	{"CINFIFO_OUTPUT_LINE_CNT", 0, 14, RO, 0x00000000},
	{"CINFIFO_OUTPUT_TOTAL_SIZE_CNT", 0, 28, RO, 0x00000000},
	{"CINFIFO_OUTPUT_COL_ERROR_EN", 0, 1, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_LINE_ERROR_EN", 1, 1, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_TOTAL_SIZE_ERROR_EN", 2, 1, RWC, 0x00000000},
	{"CINFIFO_OUTPUT_ERROR_STATE", 0, 1, RO, 0x00000000},
	{"CINFIFO_OUTPUT_ERROR_STATE_CLR", 0, 1, XWTC, 0x00000000},
	{"CINFIFO_OUTPUT_IDLE", 0, 1, RO, 0x00000001},
	{"CINFIFO_OUTPUT_STALL_CNT", 0, 32, RO, 0x00000000},
	{"AFIDENT_0_BYPASS", 0, 1, RWC, 0x00000000},
	{"AFIDENT_0_START_ACTIVE_X", 16, 14, RWC, 0x00000000},
	{"AFIDENT_0_START_ACTIVE_Y", 0, 14, RWC, 0x00000000},
	{"AFIDENT_0_ACTIVE_WIDTH", 16, 14, RWC, 0x00000008},
	{"AFIDENT_0_ACTIVE_HEIGHT", 0, 14, RWC, 0x00000008},
	{"AFIDENT_0_BLOCKS_PER_ACTIVE_X", 16, 12, RWC, 0x00000001},
	{"AFIDENT_0_BLOCKS_PER_ACTIVE_Y", 0, 12, RWC, 0x00000001},
	{"AFIDENT_0_UNIT_OFFSET_X", 24, 4, RWC, 0x00000000},
	{"AFIDENT_0_UNIT_OFFSET_Y", 16, 4, RWC, 0x00000000},
	{"AFIDENT_0_RELATIVE_OFFSET_X", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_RELATIVE_OFFSET_Y", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_UNITS_PER_BLOCK_X", 24, 5, RWC, 0x00000001},
	{"AFIDENT_0_UNITS_PER_BLOCK_Y", 16, 5, RWC, 0x00000001},
	{"AFIDENT_0_UNIT_SIZE_X", 8, 7, RWC, 0x00000008},
	{"AFIDENT_0_UNIT_SIZE_Y", 0, 7, RWC, 0x00000008},
	{"AFIDENT_0_PTRN_X_0_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_0_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_0_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_0_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_1_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_1_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_1_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_1_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_2_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_2_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_2_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_2_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_3_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_3_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_3_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_3_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_4_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_4_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_4_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_4_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_5_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_5_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_5_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_5_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_6_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_6_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_6_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_6_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_7_0", 24, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_7_0", 16, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_X_7_1", 8, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_Y_7_1", 0, 6, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_0", 28, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_1", 24, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_2", 20, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_3", 16, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_4", 12, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_5", 8, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_6", 4, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_7", 0, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_8", 28, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_9", 24, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_10", 20, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_11", 16, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_12", 12, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_13", 8, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_14", 4, 3, RWC, 0x00000000},
	{"AFIDENT_0_PTRN_TYPE_0_15", 0, 3, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_0", 15, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_1", 14, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_2", 13, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_3", 12, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_4", 11, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_5", 10, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_6", 9, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_7", 8, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_8", 7, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_9", 6, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_10", 5, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_11", 4, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_12", 3, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_13", 2, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_14", 1, 1, RWC, 0x00000000},
	{"AFIDENT_0_SWITCHED_PTRN_0_15", 0, 1, RWC, 0x00000000},
	{"AFIDENT_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"AFIDENT_CRC_SEED", 0, 8, RW, 0x00000000},
	{"YEXTR_HDR_MODE", 0, 1, RWC, 0x00000000},
	{"YEXTR_MAXNOSKIPPXG", 0, 2, RWC, 0x00000000},
	{"YEXTR_SKIPLEVEL_THR", 0, 10, RWC, 0x00000000},
	{"YEXTR_SAT_VALUEG", 0, 10, RWC, 0x00000000},
	{"YEXTR_SAT_VALUER", 0, 10, RWC, 0x00000000},
	{"YEXTR_SAT_VALUEB", 0, 10, RWC, 0x00000000},
	{"YEXTR_NUM_SATG", 0, 2, RWC, 0x00000000},
	{"YEXTR_NUM_SATR", 0, 1, RWC, 0x00000000},
	{"YEXTR_NUM_SATB", 0, 1, RWC, 0x00000000},
	{"YEXTR_SAT_SUM_G", 0, 12, RWC, 0x00000000},
	{"YEXTR_SAT_SUM_R", 0, 11, RWC, 0x00000000},
	{"YEXTR_SAT_SUM_B", 0, 11, RWC, 0x00000000},
	{"YEXTR_CLIP_LEFT", 0, 10, RWC, 0x000003ff},
	{"YEXTR_CLIP_RIGHT", 0, 10, RWC, 0x000003ff},
	{"YEXTR_COEFG", 0, 10, RWC, 0x00000000},
	{"YEXTR_COEFR", 0, 10, RWC, 0x00000000},
	{"YEXTR_COEFB", 0, 10, RWC, 0x00000000},
	{"YEXTR_YSHIFT", 0, 4, RWC, 0x00000000},
	{"YEXTR_COEFG_SHORT", 0, 10, RWC, 0x00000000},
	{"YEXTR_COEFR_SHORT", 0, 10, RWC, 0x00000000},
	{"YEXTR_COEFB_SHORT", 0, 10, RWC, 0x00000000},
	{"YEXTR_CRC_SEED", 0, 8, RW, 0x00000000},
	{"YEXTR_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"I_MPD_ON", 0, 1, RWC, 0x00000000},
	{"I_AF_CROSS", 0, 1, RWC, 0x00000000},
	{"I_MPD_HBIN", 0, 3, RWC, 0x00000000},
	{"I_MPD_VBIN", 0, 3, RWC, 0x00000000},
	{"I_COL", 0, 14, RWC, 0x00000000},
	{"I_WDR_ON", 0, 1, RWC, 0x00000000},
	{"I_WDR_COEF_LONG", 0, 10, RWC, 0x00000000},
	{"I_WDR_COEF_SHORT", 0, 10, RWC, 0x00000000},
	{"I_WDR_SHFT_LONG", 0, 5, RWC, 0x00000000},
	{"I_WDR_SHFT_SHORT", 0, 5, RWC, 0x00000000},
	{"I_WDR_SPLIT_ON", 0, 1, RWC, 0x00000000},
	{"I_OB_VALUE", 0, 10, RWC, 0x00000000},
	{"I_ROW", 0, 13, RWC, 0x00000000},
	{"CROP_ROI_MAIN_BYPASS", 0, 1, RWC, 0x00000001},
	{"CROP_ROI_SUB_BYPASS", 0, 1, RWC, 0x00000001},
	{"CROP_ROI_MAIN_SX", 0, 14, RWC, 0x00000000},
	{"CROP_ROI_MAIN_SY", 0, 14, RWC, 0x00000000},
	{"CROP_ROI_MAIN_EX", 0, 14, RWC, 0x00000000},
	{"CROP_ROI_MAIN_EY", 0, 14, RWC, 0x00000000},
	{"CROP_ROI_SUB_SX", 0, 14, RWC, 0x00000000},
	{"CROP_ROI_SUB_SY", 0, 14, RWC, 0x00000000},
	{"CROP_ROI_SUB_EX", 0, 14, RWC, 0x00000000},
	{"CROP_ROI_SUB_EY", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_ON", 0, 1, RWC, 0x00000000},
	{"PRE_GAMMA_SHIFT", 4, 3, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_00", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_00", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_01", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_01", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_02", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_02", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_03", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_03", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_04", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_04", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_05", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_05", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_06", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_06", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_07", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_07", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_08", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_08", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_09", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_09", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_10", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_10", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_11", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_11", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_12", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_12", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_13", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_13", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_14", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_14", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_15", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_15", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_16", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_16", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_17", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_17", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_18", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_18", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_19", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_19", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_20", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_20", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_21", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_21", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_22", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_22", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_23", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_23", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_24", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_24", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_25", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_25", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_26", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_26", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_27", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_27", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_28", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_28", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_29", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_29", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_30", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_30", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_X_31", 0, 14, RWC, 0x00000000},
	{"PRE_GAMMA_LUT_Y_31", 16, 10, RWC, 0x00000000},
	{"PRE_GAMMA_REG_INTERFACE_VER", 0, 16, RO, 0x00000000},
	{"PRE_GAMMA_BLOCK_ID_CODE", 0, 32, RO, 0x00000000},
	{"PRE_GAMMA_CRC_SEED", 0, 8, RW, 0x00000000},
	{"PRE_GAMMA_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"REORDER_ON", 0, 1, RWC, 0x00000000},
	{"REORDER_OB_VALUE", 0, 10, RWC, 0x00000000},
	{"REORDER_0_ACTIVE_STA_X", 0, 15, RWC, 0x00000000},
	{"REORDER_0_ACTIVE_STA_Y", 16, 15, RWC, 0x00000000},
	{"REORDER_0_ACTIVE_SIZE_X", 0, 15, RWC, 0x00000000},
	{"REORDER_0_ACTIVE_SIZE_Y", 16, 15, RWC, 0x00000000},
	{"REORDER_0_UNIT_SIZE_X", 0, 7, RWC, 0x00000004},
	{"REORDER_0_UNIT_SIZE_Y", 16, 7, RWC, 0x00000004},
	{"REORDER_0_UNIT_NUM_X", 0, 11, RWC, 0x00000001},
	{"REORDER_0_UNIT_NUM_Y", 16, 11, RWC, 0x00000001},
	{"REORDER_TAIL_ON", 0, 1, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_HEIGHT", 0, 6, RWC, 0x00000000},
	{"REORDER_TAIL_SOURCE_FLAG", 0, 32, RWC, 0x00000000},
	{"REORDER_TAIL_0_NUM_OF_UNIT_X_IN_BLK", 0, 5, RWC, 0x00000001},
	{"REORDER_TAIL_0_NUM_OF_UNIT_Y_IN_BLK", 16, 5, RWC, 0x00000001},
	{"REORDER_TAIL_0_NUM_OF_BLK_X", 0, 12, RWC, 0x00000001},
	{"REORDER_TAIL_0_NUM_OF_BLK_Y", 16, 12, RWC, 0x00000001},
	{"REORDER_TAIL_0_SOURCE_WIDTH", 0, 6, RWC, 0x00000002},
	{"REORDER_TAIL_0_POS_0", 0, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_1", 4, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_2", 8, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_3", 12, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_4", 16, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_5", 20, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_6", 24, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_7", 28, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_8", 0, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_9", 4, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_10", 8, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_11", 12, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_12", 16, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_13", 20, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_14", 24, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_15", 28, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_16", 0, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_17", 4, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_18", 8, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_19", 12, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_20", 16, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_21", 20, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_22", 24, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_23", 28, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_24", 0, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_25", 4, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_26", 8, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_27", 12, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_28", 16, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_29", 20, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_30", 24, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_POS_31", 28, 4, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_0", 0, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_1", 1, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_2", 2, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_3", 3, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_4", 4, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_5", 5, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_6", 6, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_7", 7, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_8", 8, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_9", 9, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_10", 10, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_11", 11, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_12", 12, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_13", 13, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_14", 14, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_15", 15, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_16", 16, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_17", 17, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_18", 18, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_19", 19, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_20", 20, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_21", 21, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_22", 22, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_23", 23, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_24", 24, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_25", 25, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_26", 26, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_27", 27, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_28", 28, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_29", 29, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_30", 30, 1, RWC, 0x00000000},
	{"REORDER_TAIL_0_FLAG_31", 31, 1, RWC, 0x00000000},
	{"REORDER_TAIL_CROP_ON", 0, 1, RWC, 0x00000000},
	{"REORDER_TAIL_CROP_START_X", 0, 16, RWC, 0x00000000},
	{"REORDER_TAIL_CROP_START_Y", 16, 16, RWC, 0x00000000},
	{"REORDER_TAIL_CROP_SIZE_X", 0, 16, RWC, 0x00000000},
	{"REORDER_TAIL_CROP_SIZE_Y", 16, 16, RWC, 0x00000000},
	{"REORDER_SRAM_OFFSET", 0, 12, RWC, 0x00000000},
	{"REORDER_TAIL_PP_BYPASS", 0, 1, RWC, 0x00000000},
	{"REORDER_TAIL_PP_HALF_MODE", 0, 1, RWC, 0x00000000},
	{"REORDER_TAIL_PP_BUF_LINE_CNT_MAX", 0, 4, RO, 0x00000000},
	{"REORDER_CRC_0_SEED", 0, 8, RW, 0x00000000},
	{"REORDER_CRC_0_RESULT", 8, 8, RO, 0x00000000},
	{"BPC_H_BYPASS", 0, 1, RWC, 0x00000000},
	{"BPC_H_STATIC_POS_NUM", 0, 10, RWC, 0x00000000},
	{"BPC_H_STATIC_POS_ADDR", 0, 10, RW, 0x00000000},
	{"BPC_H_STATIC_POS_DATA", 0, 32, RW, 0x00000000},
	{"BPC_H_IMG_WIDTH", 0, 14, RWC, 0x00000000},
	{"BPC_H_IMG_HEIGHT", 16, 14, RWC, 0x00000000},
	{"BPC_H_LINE_GAP", 0, 16, RWC, 0x0000001B},
	{"BPC_H_CROP_SX", 0, 14, RWC, 0x00000000},
	{"BPC_H_CROP_SY", 16, 14, RWC, 0x00000000},
	{"BPC_SRAM_OFFSET", 0, 12, RWC, 0x00000000},
	{"ALC_0_ON", 0, 1, RWC, 0x00000000},
	{"ALC_0_ROI_SX", 0, 14, RWC, 0x00000000},
	{"ALC_0_ROI_SY", 0, 14, RWC, 0x00000000},
	{"ALC_0_LUT_TYPE", 0, 4, RWC, 0x00000000},
	{"ALC_0_MAIN_GAP_H", 0, 10, RWC, 0x00000000},
	{"ALC_0_MAIN_GAP_V", 0, 10, RWC, 0x00000000},
	{"ALC_0_MAIN_GAP_H_INV", 0, 16, RWC, 0x00000000},
	{"ALC_0_MAIN_GAP_V_INV", 0, 16, RWC, 0x00000000},
	{"ALC_0_GAP_H_MARGIN", 0, 10, RWC, 0x00000000},
	{"ALC_0_GAP_V_MARGIN", 0, 10, RWC, 0x00000000},
	{"ALC_0_GAP_H_MARGIN_INV", 0, 16, RWC, 0x00000000},
	{"ALC_0_GAP_V_MARGIN_INV", 0, 16, RWC, 0x00000000},
	{"ALC_0_POS_INTERP_ON", 0, 1, RWC, 0x00000000},
	{"ALC_0_POS_WEIGHT_INF", 0, 12, RWC, 0x00000000},
	{"ALC_0_POS_WEIGHT_MAC", 0, 12, RWC, 0x00000000},
	{"ALC_0_GAIN_SHIFT", 0, 4, RWC, 0x00000000},
	{"ALC_0_MAX_VAL", 0, 10, RWC, 0x00000000},
	{"ALC_0_LUT_INIT_TYPE", 0, 3, RW, 0x00000000},
	{"ALC_0_LUT_INIT_ADDR", 0, 9, RW, 0x00000000},
	{"ALC_0_LUT_INIT_DATA", 0, 24, RW, 0x00000000},
	{"ALC_0_OFFSET_I", 0, 15, RWC, 0x00000000},
	{"ALC_0_OFFSET_O", 0, 15, RWC, 0x00000000},
	{"ALC_0_REF_SIZE_X", 0, 14, RWC, 0x0},
	{"ALC_0_REF_SIZE_Y", 0, 14, RWC, 0x0},
	{"ALC_0_GAP_AUTO_SET", 0, 1, RWC, 0x0},
	{"ALC_0_CRC_SEED", 0, 8, RW, 0x00000000},
	{"ALC_0_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"ALC_1_ON", 0, 1, RWC, 0x00000000},
	{"ALC_1_ROI_SX", 0, 14, RWC, 0x00000000},
	{"ALC_1_ROI_SY", 0, 14, RWC, 0x00000000},
	{"ALC_1_LUT_TYPE", 0, 4, RWC, 0x00000000},
	{"ALC_1_MAIN_GAP_H", 0, 10, RWC, 0x00000000},
	{"ALC_1_MAIN_GAP_V", 0, 10, RWC, 0x00000000},
	{"ALC_1_MAIN_GAP_H_INV", 0, 16, RWC, 0x00000000},
	{"ALC_1_MAIN_GAP_V_INV", 0, 16, RWC, 0x00000000},
	{"ALC_1_GAP_H_MARGIN", 0, 10, RWC, 0x00000000},
	{"ALC_1_GAP_V_MARGIN", 0, 10, RWC, 0x00000000},
	{"ALC_1_GAP_H_MARGIN_INV", 0, 16, RWC, 0x00000000},
	{"ALC_1_GAP_V_MARGIN_INV", 0, 16, RWC, 0x00000000},
	{"ALC_1_POS_INTERP_ON", 0, 1, RWC, 0x00000000},
	{"ALC_1_POS_WEIGHT_INF", 0, 12, RWC, 0x00000000},
	{"ALC_1_POS_WEIGHT_MAC", 0, 12, RWC, 0x00000000},
	{"ALC_1_GAIN_SHIFT", 0, 4, RWC, 0x00000000},
	{"ALC_1_MAX_VAL", 0, 10, RWC, 0x00000000},
	{"ALC_1_LUT_INIT_TYPE", 0, 3, RW, 0x00000000},
	{"ALC_1_LUT_ADDR", 0, 9, RW, 0x00000000},
	{"ALC_1_LUT_DATA", 0, 24, RW, 0x00000000},
	{"ALC_1_OFFSET_I", 0, 15, RWC, 0x00000000},
	{"ALC_1_OFFSET_O", 0, 15, RWC, 0x00000000},
	{"ALC_1_REF_SIZE_X", 0, 14, RWC, 0x0},
	{"ALC_1_REF_SIZE_Y", 0, 14, RWC, 0x0},
	{"ALC_1_GAP_AUTO_SET", 0, 1, RWC, 0x0},
	{"ALC_1_CRC_SEED", 0, 8, RW, 0x00000000},
	{"ALC_1_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"POST_GAMMA_ON", 0, 1, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_00", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_00", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_01", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_01", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_02", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_02", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_03", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_03", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_04", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_04", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_05", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_05", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_06", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_06", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_07", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_07", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_08", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_08", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_09", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_09", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_10", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_10", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_11", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_11", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_12", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_12", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_13", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_13", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_14", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_14", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_15", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_15", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_16", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_16", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_17", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_17", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_18", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_18", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_19", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_19", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_20", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_20", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_21", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_21", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_22", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_22", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_23", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_23", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_24", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_24", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_25", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_25", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_26", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_26", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_27", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_27", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_28", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_28", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_29", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_29", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_30", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_30", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_X_31", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_LUT_Y_31", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_00", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_00", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_01", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_01", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_02", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_02", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_03", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_03", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_04", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_04", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_05", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_05", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_06", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_06", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_07", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_07", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_08", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_08", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_09", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_09", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_10", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_10", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_11", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_11", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_12", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_12", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_13", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_13", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_14", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_14", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_15", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_15", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_16", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_16", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_17", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_17", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_18", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_18", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_19", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_19", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_20", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_20", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_21", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_21", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_22", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_22", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_23", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_23", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_24", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_24", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_25", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_25", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_26", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_26", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_27", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_27", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_28", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_28", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_29", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_29", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_30", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_30", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_X_31", 0, 10, RWC, 0x00000000},
	{"POST_GAMMA_SUB_LUT_Y_31", 16, 10, RWC, 0x00000000},
	{"POST_GAMMA_REG_INTERFACE_VER", 0, 16, RO, 0x00000000},
	{"POST_GAMMA_BLOCK_ID_CODE", 0, 32, RO, 0x00000000},
	{"POST_GAMMA_CRC_SEED", 0, 8, RW, 0x00000000},
	{"POST_GAMMA_CRC_RESULT", 8, 8, RO, 0x00000000},
	{"PDSTAT_SAT_ON", 0, 1, RWC, 0x00000000},
	{"PDSTAT_SAT_LV0", 0, 10, RWC, 0x00000000},
	{"PDSTAT_SAT_LV1", 0, 10, RWC, 0x00000000},
	{"PDSTAT_SAT_LV2", 0, 10, RWC, 0x00000000},
	{"PDSTAT_SAT_SRC", 0, 2, RWC, 0x00000000},
	{"PDSTAT_SAT_LV0_SUB", 0, 10, RWC, 0x00000000},
	{"PDSTAT_SAT_LV1_SUB", 0, 10, RWC, 0x00000000},
	{"PDSTAT_SAT_LV2_SUB", 0, 10, RWC, 0x00000000},
	{"PDSTAT_SAT_SRC_SUB", 0, 2, RWC, 0x00000000},
	{"PDSTAT_SAT_CNT_SHIFT", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_H_B2_EN", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_G0", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_K01", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_K02", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_FTYPE0", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_G1", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_K11", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_K12", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_C11", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_C12", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_G2", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_K21", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_K22", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_C21", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_C22", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_BY0", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_BY1", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I0_BY2", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_G0", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_K01", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_K02", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_FTYPE0", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_G1", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_K11", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_K12", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_C11", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_C12", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_G2", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_K21", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_K22", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_C21", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_C22", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_BY0", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_BY1", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I1_BY2", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_G0", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_K01", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_K02", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_FTYPE0", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_G1", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_K11", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_K12", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_C11", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_C12", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_G2", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_K21", 0, 10, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_K22", 0, 9, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_C21", 0, 5, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_C22", 0, 2, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_BY0", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_BY1", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_I2_BY2", 0, 1, RWC, 0x00000000},
	{"PDSTAT_PRE_H_ACCM_V_NUM", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_H_ACCM_V_SHIFT", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_H_BIN_H_B0_NUM", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_H_BIN_H_B1_NUM", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_H_BIN_H_B2_NUM", 0, 3, RWC, 0x00000000},
	{"PDSTAT_PRE_H_BIN_FIRST", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_ON", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_PHASE_RANGE", 0, 3, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_I0_CORING", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_I1_CORING", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_I2_CORING", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_COR_TYPE_B0", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_COR_TYPE_B1", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_COR_TYPE_B2", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_CORING_TH_B0", 0, 14, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_CORING_TH_B1", 0, 14, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_CORING_TH_B2", 0, 14, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_CORING_TY", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B0", 0, 4, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B1", 0, 4, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_SIGNAL_SUM_SHIFT_B2", 0, 4, RWC, 0x00000000},
	{"PDSTAT_IN_SIZE_X", 0, 12, RWC, 0x00000000},
	{"PDSTAT_IN_SIZE_Y", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_SROI", 0, 3, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S0SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S0SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S0EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S0EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S1SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S1SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S1EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S1EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S2SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S2SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S2EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S2EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S3SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S3SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S3EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_S3EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWM_CX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWM_CY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWM_SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWM_SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWM_EX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWM_EY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_ON", 0, 1, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_SX", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_SY", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_SIZE_X", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_SIZE_Y", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_GAP_X", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_GAP_Y", 0, 12, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_NO_X", 0, 5, RWC, 0x00000000},
	{"PDSTAT_ROI_MAIN_MWS_NO_Y", 0, 4, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_INVALID_EXCEPT_ON", 0, 1, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_INVALID_LOW_TH", 0, 10, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_INVALID_HIGH_TH", 0, 10, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_INVALID_LEFT_PIX", 0, 6, RWC, 0x00000000},
	{"PDSTAT_XCOR_H_INVALID_RIGHT_PIX", 0, 4, RWC, 0x00000000},
	{"PDSTAT_H_WDR_SPLIT_ON", 0, 1, RWC, 0x00000000},
	{"PDSTAT_FRAME_NO", 0, 32, RWC, 0x00000000},
	{"PDSTAT_DUMP_ON", 0, 1, RWC, 0x00000000},
	{"WDMA_STAT_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_STAT_COMP_SBWC_EN", 0, 2, RWC, 0x00000000},
	{"WDMA_STAT_DATA_FORMAT_BAYER", 0, 5, RWC, 0x00000000},
	{"WDMA_STAT_MONO_MODE", 0, 1, RWC, 0x00000000},
	{"WDMA_STAT_AUTO_FLUSH_EN", 0, 1, RWC, 0x00000000},
	{"WDMA_STAT_WIDTH", 0, 19, RWC, 0x00000020},
	{"WDMA_STAT_HEIGHT", 0, 14, RWC, 0x00000020},
	{"WDMA_STAT_IMG_STRIDE_1P", 0, 17, RWC, 0x00000020},
	{"WDMA_STAT_MAX_MO", 0, 9, RWC, 0x00000100},
	{"WDMA_STAT_LINEGAP", 0, 16, RWC, 0x00000001},
	{"WDMA_STAT_MAX_BL", 0, 5, RWC, 0x00000010},
	{"WDMA_STAT_BUSINFO", 0, 10, RWC, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO0", 0, 32, RWC, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO1", 0, 32, RWC, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO2", 0, 32, RWC, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO3", 0, 32, RWC, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO4", 0, 32, RWC, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO5", 0, 32, RWC, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO6", 0, 32, RWC, 0x00000000},
	{"WDMA_STAT_IMG_BASE_ADDR_1P_FRO7", 0, 32, RWC, 0x00000000},
	{"WDMA_STAT_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"WDMA_STAT_MON_STATUS0", 0, 32, RO, 0x00000000},
	{"WDMA_STAT_MON_STATUS1", 0, 32, RO, 0x00000000},
	{"WDMA_STAT_MON_STATUS2", 0, 32, RO, 0x00000000},
	{"WDMA_STAT_MON_STATUS3", 0, 32, RO, 0x00000000},
	{"RDMA_BAYER_EN", 0, 1, RWC, 0x00000000},
	{"RDMA_BAYER_COMP_SBWC_EN", 0, 2, RWC, 0x00000000},
	{"RDMA_BAYER_COMP_SBWC_64B_ALIGN", 3, 1, RWC, 0x00000000},
	{"RDMA_BAYER_COMP_ERROR_MODE", 0, 2, RWC, 0x00000000},
	{"RDMA_BAYER_COMP_ERROR_VALUE", 0, 16, RWC, 0x00000000},
	{"RDMA_BAYER_DATA_FORMAT_BAYER", 0, 5, RWC, 0x00000000},
	{"RDMA_BAYER_DATA_FORMAT_MSBALIGN", 21, 1, RWC, 0x00000000},
	{"RDMA_BAYER_MONO_MODE", 0, 1, RWC, 0x00000000},
	{"RDMA_BAYER_LOSSY_BYTE32NUM", 0, 4, RWC, 0x00000000},
	{"RDMA_BAYER_WIDTH", 0, 19, RWC, 0x00000020},
	{"RDMA_BAYER_HEIGHT", 0, 14, RWC, 0x00000020},
	{"RDMA_BAYER_IMG_STRIDE_1P", 0, 17, RWC, 0x00000020},
	{"RDMA_BAYER_HEADER_STRIDE_1P", 0, 9, RWC, 0x00000010},
	{"RDMA_BAYER_VOTF_EN", 0, 3, RWC, 0x00000000},
	{"RDMA_BAYER_MAX_MO", 0, 9, RWC, 0x00000100},
	{"RDMA_BAYER_LINEGAP", 0, 16, RWC, 0x00000001},
	{"RDMA_BAYER_MAX_BL", 0, 5, RWC, 0x00000010},
	{"RDMA_BAYER_BUSINFO", 0, 10, RWC, 0x00000000},
	{"RDMA_BAYER_IMG_BASE_ADDR_1P_FRO0", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_IMG_BASE_ADDR_1P_FRO1", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_IMG_BASE_ADDR_1P_FRO2", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_IMG_BASE_ADDR_1P_FRO3", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_IMG_BASE_ADDR_1P_FRO4", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_IMG_BASE_ADDR_1P_FRO5", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_IMG_BASE_ADDR_1P_FRO6", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_IMG_BASE_ADDR_1P_FRO7", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO0", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO1", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO2", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO3", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO4", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO5", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO6", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_HEADER_BASE_ADDR_1P_FRO7", 0, 32, RWC, 0x00000000},
	{"RDMA_BAYER_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"RDMA_BAYER_HEADER_CRC_1P", 0, 32, RO, 0xffffffff},
	{"RDMA_BAYER_MON_STATUS0", 0, 32, RO, 0x00000000},
	{"RDMA_BAYER_MON_STATUS1", 0, 32, RO, 0x00000000},
	{"RDMA_BAYER_MON_STATUS2", 0, 32, RO, 0x00000000},
	{"RDMA_BAYER_MON_STATUS3", 0, 32, RO, 0x00000000},
	{"RDMA_BAYER_BW_LIMIT_EN", 0, 1, RWC, 0x00000000},
	{"RDMA_BAYER_BW_LIMIT_FREQ_NUM_CYCLES", 16, 12, RWC, 0x00000000},
	{"RDMA_BAYER_BW_LIMIT_SLOT_BW", 0, 16, RWC, 0x00000000},
	{"RDMA_BAYER_BW_LIMIT_AVG_BW", 16, 16, RWC, 0x00000000},
	{"RDMA_BAYER_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RWC, 0x00000000},
	{"RDMA_BAYER_BW_LIMIT_COMPENSATION_BW", 16, 16, RWC, 0x00000000},
	{"RDMA_AF_EN", 0, 1, RWC, 0x00000000},
	{"RDMA_AF_COMP_SBWC_EN", 0, 2, RWC, 0x00000000},
	{"RDMA_AF_DATA_FORMAT_AF", 0, 5, RWC, 0x00000000},
	{"RDMA_AF_DATA_FORMAT_MSBALIGN", 21, 1, RWC, 0x00000000},
	{"RDMA_AF_MONO_MODE", 0, 1, RWC, 0x00000000},
	{"RDMA_AF_WIDTH", 0, 19, RWC, 0x00000020},
	{"RDMA_AF_HEIGHT", 0, 14, RWC, 0x00000020},
	{"RDMA_AF_IMG_STRIDE_1P", 0, 17, RWC, 0x00000020},
	{"RDMA_AF_HEADER_STRIDE_1P", 0, 9, RWC, 0x00000010},
	{"RDMA_AF_VOTF_EN", 0, 3, RWC, 0x00000000},
	{"RDMA_AF_MAX_MO", 0, 9, RWC, 0x00000100},
	{"RDMA_AF_LINEGAP", 0, 16, RWC, 0x00000001},
	{"RDMA_AF_MAX_BL", 0, 5, RWC, 0x00000010},
	{"RDMA_AF_BUSINFO", 0, 10, RWC, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO0", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO1", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO2", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO3", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO4", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO5", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO6", 0, 32, RWC, 0x00000000},
	{"RDMA_AF_IMG_BASE_ADDR_1P_FRO7", 0, 32, RWC, 0x00000000},
	{"RDMA_STAT_IMG_CRC_1P", 0, 32, RO, 0xffffffff},
	{"RDMA_AF_MON_STATUS0", 0, 32, RO, 0x00000000},
	{"RDMA_AF_MON_STATUS1", 0, 32, RO, 0x00000000},
	{"RDMA_AF_MON_STATUS2", 0, 32, RO, 0x00000000},
	{"RDMA_AF_MON_STATUS3", 0, 32, RO, 0x00000000},
	{"RDMA_AF_BW_LIMIT_EN", 0, 1, RWC, 0x00000000},
	{"RDMA_AF_BW_LIMIT_FREQ_NUM_CYCLES", 16, 12, RWC, 0x00000000},
	{"RDMA_AF_BW_LIMIT_SLOT_BW", 0, 16, RWC, 0x00000000},
	{"RDMA_AF_BW_LIMIT_AVG_BW", 16, 16, RWC, 0x00000000},
	{"RDMA_AF_BW_LIMIT_COMPENSATION_PERIOD", 0, 12, RWC, 0x00000000},
	{"RDMA_AF_BW_LIMIT_COMPENSATION_BW", 16, 16, RWC, 0x00000000},
	{"I_SDC_APB_00", 0, 32, RWC, 0x00094301},
	{"I_SDC_APB_01", 0, 32, RWC, 0x01400140},
	{"I_SDC_APB_02", 0, 32, RWC, 0x000000c8},
	{"I_SDC_APB_03", 0, 32, RWC, 0x01400140},
	{"I_SDC_APB_04", 0, 32, RWC, 0x028001e0},
	{"I_SDC_APB_05", 0, 32, RWC, 0x07080902},
	{"I_SDC_APB_06", 0, 32, RWC, 0x0000000c},
	{"I_SDC_APB_07", 0, 32, RWC, 0x03c00002},
	{"I_SDC_APB_08", 0, 32, RWC, 0x00000180},
	{"I_SDC_APB_09", 0, 32, RWC, 0x000000e0},
	{"I_SDC_APB_10", 0, 32, RWC, 0x00000080},
	{"I_SDC_APB_11", 0, 32, RWC, 0x76654444},
	{"I_SDC_APB_12", 0, 32, RWC, 0x44445667},
	{"I_SDC_APB_13", 0, 32, RWC, 0x65544433},
	{"I_SDC_APB_14", 0, 32, RWC, 0x33444556},
	{"I_SDC_APB_15", 0, 32, RWC, 0x65443333},
	{"I_SDC_APB_16", 0, 32, RWC, 0x33334456},
	{"I_SDC_APB_17", 0, 32, RWC, 0x54443332},
	{"I_SDC_APB_18", 0, 32, RWC, 0x23334445},
	{"I_SDC_APB_19", 0, 32, RWC, 0x54433311},
	{"I_SDC_APB_20", 0, 32, RWC, 0x11333445},
	{"I_SDC_APB_21", 0, 32, RWC, 0x54433210},
	{"I_SDC_APB_22", 0, 32, RWC, 0x01233445},
	{"I_SDC_APB_23", 0, 32, RWC, 0x54433210},
	{"I_SDC_APB_24", 0, 32, RWC, 0x01233445},
	{"I_SDC_APB_25", 0, 32, RWC, 0x54433311},
	{"I_SDC_APB_26", 0, 32, RWC, 0x11333445},
	{"I_SDC_APB_27", 0, 32, RWC, 0x54443332},
	{"I_SDC_APB_28", 0, 32, RWC, 0x23334445},
	{"I_SDC_APB_29", 0, 32, RWC, 0x65443333},
	{"I_SDC_APB_30", 0, 32, RWC, 0x33334456},
	{"I_SDC_APB_31", 0, 32, RWC, 0x65544433},
	{"I_SDC_APB_32", 0, 32, RWC, 0x33444556},
	{"I_SDC_APB_33", 0, 32, RWC, 0x76654444},
	{"I_SDC_APB_34", 0, 32, RWC, 0x44445667},
	{"I_SDC_APB_35", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_36", 0, 32, RWC, 0x00000400},
	{"I_SDC_APB_37", 0, 32, RWC, 0x8fffffff},
	{"I_SDC_APB_38", 0, 32, RWC, 0xffffffff},
	{"I_SDC_APB_39", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_40", 0, 32, RWC, 0x00000801},
	{"I_SDC_APB_41", 0, 32, RWC, 0x0fffffff},
	{"I_SDC_APB_42", 0, 32, RWC, 0xffffffff},
	{"I_SDC_APB_43", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_44", 0, 32, RWC, 0x00000802},
	{"I_SDC_APB_45", 0, 32, RWC, 0x0fffffff},
	{"I_SDC_APB_46", 0, 32, RWC, 0xffffffff},
	{"I_SDC_APB_47", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_48", 0, 32, RWC, 0x00001002},
	{"I_SDC_APB_49", 0, 32, RWC, 0x0fffffff},
	{"I_SDC_APB_50", 0, 32, RWC, 0xffffffff},
	{"I_SDC_APB_51", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_52", 0, 32, RWC, 0x00002004},
	{"I_SDC_APB_53", 0, 32, RWC, 0x0fffffff},
	{"I_SDC_APB_54", 0, 32, RWC, 0xffffffff},
	{"I_SDC_APB_55", 0, 32, RWC, 0x000000ff},
	{"I_SDC_APB_56", 0, 32, RWC, 0x000000ff},
	{"I_SDC_APB_57", 0, 32, RWC, 0x000000ff},
	{"I_SDC_APB_58", 0, 32, RWC, 0x000000ff},
	{"I_SDC_APB_59", 0, 32, RWC, 0x000000ff},
	{"I_SDC_APB_60", 0, 32, RWC, 0x000101e0},
	{"I_SDC_APB_61", 0, 32, RWC, 0x00000028},
	{"I_SDC_APB_62", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_63", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_64", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_65", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_66", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_67", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_68", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_69", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_70", 0, 32, RWC, 0x00000000},
	{"O_SDC_APB_71", 0, 32, RO, 0x00000000},
	{"O_SDC_APB_72", 0, 32, RO, 0x00000000},
	{"O_SDC_APB_73", 0, 32, RO, 0x00000000},
	{"I_SDC_APB_74", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_75", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_76", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_77", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_78", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_79", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_80", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_81", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_82", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_83", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_84", 0, 32, RWC, 0x00000000},
	{"I_SDC_APB_85", 0, 32, RWC, 0x00000000},
	{"COREX_ENABLE", 0, 1, RW, 0x00000000},
	{"COREX_RESET", 0, 1, XWTC, 0x00000000},
	{"COREX_FAST_MODE", 0, 1, RW, 0x00000000},
	{"COREX_UPDATE_TYPE_0", 0, 2, RW, 0x00000001},
	{"COREX_UPDATE_TYPE_1", 0, 2, RW, 0x00000001},
	{"COREX_UPDATE_MODE_0", 0, 1, RW, 0x00000000},
	{"COREX_UPDATE_MODE_1", 0, 1, RW, 0x00000000},
	{"COREX_START_0", 0, 1, XWTC, 0x00000000},
	{"COREX_START_1", 0, 1, XWTC, 0x00000000},
	{"COREX_COPY_FROM_IP_0", 0, 1, XWTC, 0x00000000},
	{"COREX_COPY_FROM_IP_1", 0, 1, XWTC, 0x00000000},
	{"COREX_BUSY_0", 0, 1, RO, 0x00000000},
	{"COREX_IP_SET_0", 1, 1, RO, 0x00000000},
	{"COREX_BUSY_1", 0, 1, RO, 0x00000000},
	{"COREX_IP_SET_1", 1, 1, RO, 0x00000000},
	{"COREX_PRE_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_CONFIG_EN", 0, 1, RW, 0x00000000},
	{"COREX_POST_CONFIG_EN", 1, 1, RW, 0x00000000},
	{"COREX_TYPE_WRITE", 0, 32, WO, 0x00000000},
	{"COREX_TYPE_WRITE_TRIGGER", 0, 1, XWTC, 0x00000000},
	{"COREX_TYPE_READ", 0, 32, RO, 0x00000000},
	{"COREX_TYPE_READ_OFFSET", 0, 8, RW, 0x00000000},
	{"COREX_INTERRUPT_VECTOR_MASKED", 0, 9, RO, 0x00000000},
	{"COREX_INTERRUPT_VECTOR", 0, 9, RO, 0x00000000},
	{"COREX_INTERRUPT_VECTOR_CLEAR", 0, 9, WO, 0x00000000},
	{"COREX_INTERRUPT_MASK", 0, 9, RW, 0x00000000},
	{"COREX_REG_INTERFACE_VER", 0, 16, RO, 0x0000bfbc},
};

const struct is_pdp_reg pdp_global_init_table[] =  {
	/* {0x00000001, 0x0084}, */
	/* {0x00000001, 0x00d8}, */
	/* {0x00000001, 0x00dc}, */
	/* {0x40300003, 0x0108}, */ /* CONTINT */
	/* {0xffffffff, 0x0100}, */ /* CONTINT */
	{0x00000000, 0x1650},
	{0x00000000, 0x1654},
	{0x0028226b, 0x1658},
	{0x0021e209, 0x1658},
	{0x001df1cd, 0x1658},
	{0x001aa19f, 0x1658},
	{0x0018617c, 0x1658},
	{0x00173165, 0x1658},
	{0x0016e161, 0x1658},
	{0x0017b169, 0x1658},
	{0x00198181, 0x1658},
	{0x001c11a9, 0x1658},
	{0x001f91e8, 0x1658},
	{0x00246233, 0x1658},
	{0x002b62a3, 0x1658},
	{0x00232220, 0x1658},
	{0x001e81d7, 0x1658},
	{0x001a819b, 0x1658},
	{0x0017116c, 0x1658},
	{0x0015014a, 0x1658},
	{0x00140135, 0x1658},
	{0x0013c131, 0x1658},
	{0x00147139, 0x1658},
	{0x0016314d, 0x1658},
	{0x0018d172, 0x1658},
	{0x001c21ad, 0x1658},
	{0x002101fb, 0x1658},
	{0x00268251, 0x1658},
	{0x002091f4, 0x1658},
	{0x001bb1b0, 0x1658},
	{0x0017b171, 0x1658},
	{0x00148143, 0x1658},
	{0x0012a122, 0x1658},
	{0x0011910e, 0x1658},
	{0x0011310b, 0x1658},
	{0x0011d113, 0x1658},
	{0x00137128, 0x1658},
	{0x0016014a, 0x1658},
	{0x0019817f, 0x1658},
	{0x001e31ca, 0x1658},
	{0x00234226, 0x1658},
	{0x001eb1d7, 0x1658},
	{0x0019d192, 0x1658},
	{0x0015c154, 0x1658},
	{0x0012f125, 0x1658},
	{0x0010e105, 0x1658},
	{0x000f90f0, 0x1658},
	{0x000f30ec, 0x1658},
	{0x000ff0f5, 0x1658},
	{0x0011810e, 0x1658},
	{0x0013f133, 0x1658},
	{0x00179162, 0x1658},
	{0x001c41a8, 0x1658},
	{0x00214205, 0x1658},
	{0x001d91c6, 0x1658},
	{0x0018a181, 0x1658},
	{0x0014c142, 0x1658},
	{0x0011f114, 0x1658},
	{0x000fb0f2, 0x1658},
	{0x000e30da, 0x1658},
	{0x000dc0d6, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001070fc, 0x1658},
	{0x0012c125, 0x1658},
	{0x00166152, 0x1658},
	{0x001b2194, 0x1658},
	{0x002001f0, 0x1658},
	{0x001d31c1, 0x1658},
	{0x0018517b, 0x1658},
	{0x0014613d, 0x1658},
	{0x0011910e, 0x1658},
	{0x000f40ec, 0x1658},
	{0x000dd0d3, 0x1658},
	{0x000d50cf, 0x1658},
	{0x000e00dc, 0x1658},
	{0x001010f6, 0x1658},
	{0x00126121, 0x1658},
	{0x0016014f, 0x1658},
	{0x001ac190, 0x1658},
	{0x001f91ea, 0x1658},
	{0x001da1c7, 0x1658},
	{0x0018a182, 0x1658},
	{0x0014b144, 0x1658},
	{0x0011e114, 0x1658},
	{0x000fa0f2, 0x1658},
	{0x000e20db, 0x1658},
	{0x000dc0d7, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001080fc, 0x1658},
	{0x0012d126, 0x1658},
	{0x00166156, 0x1658},
	{0x001b2198, 0x1658},
	{0x002001f4, 0x1658},
	{0x001ed1d9, 0x1658},
	{0x0019d194, 0x1658},
	{0x0015b155, 0x1658},
	{0x0012e126, 0x1658},
	{0x0010d106, 0x1658},
	{0x000f70f1, 0x1658},
	{0x000f20ec, 0x1658},
	{0x000ff0f6, 0x1658},
	{0x0011910f, 0x1658},
	{0x00140135, 0x1658},
	{0x00179167, 0x1658},
	{0x001c11ae, 0x1658},
	{0x00214208, 0x1658},
	{0x0020d1f8, 0x1658},
	{0x001bb1b3, 0x1658},
	{0x0017a171, 0x1658},
	{0x00148143, 0x1658},
	{0x00129123, 0x1658},
	{0x00117110, 0x1658},
	{0x0011210d, 0x1658},
	{0x0011d117, 0x1658},
	{0x0013712d, 0x1658},
	{0x0016014f, 0x1658},
	{0x00198186, 0x1658},
	{0x001e01d4, 0x1658},
	{0x0023322c, 0x1658},
	{0x0023a22a, 0x1658},
	{0x001ea1de, 0x1658},
	{0x001a819d, 0x1658},
	{0x0017216d, 0x1658},
	{0x0015114c, 0x1658},
	{0x00140139, 0x1658},
	{0x0013b136, 0x1658},
	{0x0014613e, 0x1658},
	{0x00161154, 0x1658},
	{0x0018c179, 0x1658},
	{0x001c21b6, 0x1658},
	{0x0020f207, 0x1658},
	{0x0026525b, 0x1658},
	{0x0027e274, 0x1658},
	{0x0021a20e, 0x1658},
	{0x001d61ce, 0x1658},
	{0x001a219c, 0x1658},
	{0x0017f179, 0x1658},
	{0x0016c166, 0x1658},
	{0x00168162, 0x1658},
	{0x0017316a, 0x1658},
	{0x00190182, 0x1658},
	{0x001ba1ab, 0x1658},
	{0x001f41eb, 0x1658},
	{0x0024023a, 0x1658},
	{0x002a92a3, 0x1658},
	{0x00000000, 0x1650},
	{0x00000100, 0x1654},
	{0x00c88c15, 0x1658},
	{0x00a94a2b, 0x1658},
	{0x009598ff, 0x1658},
	{0x00852819, 0x1658},
	{0x0079c76a, 0x1658},
	{0x0073f6f7, 0x1658},
	{0x007266e5, 0x1658},
	{0x0076770d, 0x1658},
	{0x007f6783, 0x1658},
	{0x008c584d, 0x1658},
	{0x009db988, 0x1658},
	{0x00b5eaff, 0x1658},
	{0x00d8cd2d, 0x1658},
	{0x00afaa9e, 0x1658},
	{0x00988933, 0x1658},
	{0x00846805, 0x1658},
	{0x0073571c, 0x1658},
	{0x0068e670, 0x1658},
	{0x00640609, 0x1658},
	{0x0062a5f5, 0x1658},
	{0x0066361b, 0x1658},
	{0x006ef67f, 0x1658},
	{0x007bf738, 0x1658},
	{0x008ca861, 0x1658},
	{0x00a4e9e7, 0x1658},
	{0x00c06b93, 0x1658},
	{0x00a2b9c2, 0x1658},
	{0x008a786e, 0x1658},
	{0x00765733, 0x1658},
	{0x0066664f, 0x1658},
	{0x005d25aa, 0x1658},
	{0x0057b546, 0x1658},
	{0x0055f535, 0x1658},
	{0x0058f55d, 0x1658},
	{0x006135c8, 0x1658},
	{0x006de672, 0x1658},
	{0x007f877b, 0x1658},
	{0x0096d8f2, 0x1658},
	{0x00b04abc, 0x1658},
	{0x00995931, 0x1658},
	{0x008117da, 0x1658},
	{0x006ca6a2, 0x1658},
	{0x005e95b9, 0x1658},
	{0x00544519, 0x1658},
	{0x004dd4ae, 0x1658},
	{0x004bf49a, 0x1658},
	{0x004fb4c9, 0x1658},
	{0x00578544, 0x1658},
	{0x0063b5fd, 0x1658},
	{0x0075d6e8, 0x1658},
	{0x008d2846, 0x1658},
	{0x00a62a17, 0x1658},
	{0x0093b8dc, 0x1658},
	{0x007b2785, 0x1658},
	{0x0067a64a, 0x1658},
	{0x00599562, 0x1658},
	{0x004e54ba, 0x1658},
	{0x0046f442, 0x1658},
	{0x0044a42e, 0x1658},
	{0x0048b468, 0x1658},
	{0x005214ec, 0x1658},
	{0x005da5b9, 0x1658},
	{0x006fe69a, 0x1658},
	{0x008787e4, 0x1658},
	{0x009fe9b0, 0x1658},
	{0x0091d8c3, 0x1658},
	{0x00797767, 0x1658},
	{0x0065e631, 0x1658},
	{0x0057b546, 0x1658},
	{0x004c449c, 0x1658},
	{0x0045141d, 0x1658},
	{0x0042740b, 0x1658},
	{0x0046044c, 0x1658},
	{0x005054cc, 0x1658},
	{0x005be5a3, 0x1658},
	{0x006e0689, 0x1658},
	{0x0085c7ce, 0x1658},
	{0x009db992, 0x1658},
	{0x009408e3, 0x1658},
	{0x007b278a, 0x1658},
	{0x00675652, 0x1658},
	{0x00596564, 0x1658},
	{0x004e24ba, 0x1658},
	{0x0046a447, 0x1658},
	{0x0044c431, 0x1658},
	{0x0048b468, 0x1658},
	{0x005264ec, 0x1658},
	{0x005e15be, 0x1658},
	{0x006fe6ac, 0x1658},
	{0x008787f8, 0x1658},
	{0x009fe9c2, 0x1658},
	{0x009a193b, 0x1658},
	{0x008117e2, 0x1658},
	{0x006c56a9, 0x1658},
	{0x005e45bc, 0x1658},
	{0x0053f51c, 0x1658},
	{0x004d34b3, 0x1658},
	{0x004b849c, 0x1658},
	{0x004f94ce, 0x1658},
	{0x0057b549, 0x1658},
	{0x0063e609, 0x1658},
	{0x0075d703, 0x1658},
	{0x008c3866, 0x1658},
	{0x00a62a28, 0x1658},
	{0x00a3f9d6, 0x1658},
	{0x008a587d, 0x1658},
	{0x00760735, 0x1658},
	{0x0066664f, 0x1658},
	{0x005cd5ad, 0x1658},
	{0x00571550, 0x1658},
	{0x0055a541, 0x1658},
	{0x00591571, 0x1658},
	{0x006115df, 0x1658},
	{0x006e068b, 0x1658},
	{0x007f679e, 0x1658},
	{0x0095e922, 0x1658},
	{0x00afdadc, 0x1658},
	{0x00b22ad2, 0x1658},
	{0x00992956, 0x1658},
	{0x00846811, 0x1658},
	{0x00738721, 0x1658},
	{0x0069367c, 0x1658},
	{0x0064061d, 0x1658},
	{0x0062760e, 0x1658},
	{0x0065e636, 0x1658},
	{0x006e56a2, 0x1658},
	{0x007bc75d, 0x1658},
	{0x008ca88c, 0x1658},
	{0x00a49a21, 0x1658},
	{0x00bf7bc7, 0x1658},
	{0x00c74c42, 0x1658},
	{0x00a82a46, 0x1658},
	{0x0092e904, 0x1658},
	{0x0082880c, 0x1658},
	{0x0077b75d, 0x1658},
	{0x0071c6fc, 0x1658},
	{0x007066e8, 0x1658},
	{0x0073f712, 0x1658},
	{0x007ce788, 0x1658},
	{0x008a2855, 0x1658},
	{0x009c4997, 0x1658},
	{0x00b3eb20, 0x1658},
	{0x00d4dd2f, 0x1658},
	{0x00000001, 0x1650},
	{0x00000000, 0x1654},
	{0x0028226b, 0x1658},
	{0x0021e209, 0x1658},
	{0x001df1cd, 0x1658},
	{0x001aa19f, 0x1658},
	{0x0018617c, 0x1658},
	{0x00173165, 0x1658},
	{0x0016e161, 0x1658},
	{0x0017b169, 0x1658},
	{0x00198181, 0x1658},
	{0x001c11a9, 0x1658},
	{0x001f91e8, 0x1658},
	{0x00246233, 0x1658},
	{0x002b62a3, 0x1658},
	{0x00232220, 0x1658},
	{0x001e81d7, 0x1658},
	{0x001a819b, 0x1658},
	{0x0017116c, 0x1658},
	{0x0015014a, 0x1658},
	{0x00140135, 0x1658},
	{0x0013c131, 0x1658},
	{0x00147139, 0x1658},
	{0x0016314d, 0x1658},
	{0x0018d172, 0x1658},
	{0x001c21ad, 0x1658},
	{0x002101fb, 0x1658},
	{0x00268251, 0x1658},
	{0x002091f4, 0x1658},
	{0x001bb1b0, 0x1658},
	{0x0017b171, 0x1658},
	{0x00148143, 0x1658},
	{0x0012a122, 0x1658},
	{0x0011910e, 0x1658},
	{0x0011310b, 0x1658},
	{0x0011d113, 0x1658},
	{0x00137128, 0x1658},
	{0x0016014a, 0x1658},
	{0x0019817f, 0x1658},
	{0x001e31ca, 0x1658},
	{0x00234226, 0x1658},
	{0x001eb1d7, 0x1658},
	{0x0019d192, 0x1658},
	{0x0015c154, 0x1658},
	{0x0012f125, 0x1658},
	{0x0010e105, 0x1658},
	{0x000f90f0, 0x1658},
	{0x000f30ec, 0x1658},
	{0x000ff0f5, 0x1658},
	{0x0011810e, 0x1658},
	{0x0013f133, 0x1658},
	{0x00179162, 0x1658},
	{0x001c41a8, 0x1658},
	{0x00214205, 0x1658},
	{0x001d91c6, 0x1658},
	{0x0018a181, 0x1658},
	{0x0014c142, 0x1658},
	{0x0011f114, 0x1658},
	{0x000fb0f2, 0x1658},
	{0x000e30da, 0x1658},
	{0x000dc0d6, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001070fc, 0x1658},
	{0x0012c125, 0x1658},
	{0x00166152, 0x1658},
	{0x001b2194, 0x1658},
	{0x002001f0, 0x1658},
	{0x001d31c1, 0x1658},
	{0x0018517b, 0x1658},
	{0x0014613d, 0x1658},
	{0x0011910e, 0x1658},
	{0x000f40ec, 0x1658},
	{0x000dd0d3, 0x1658},
	{0x000d50cf, 0x1658},
	{0x000e00dc, 0x1658},
	{0x001010f6, 0x1658},
	{0x00126121, 0x1658},
	{0x0016014f, 0x1658},
	{0x001ac190, 0x1658},
	{0x001f91ea, 0x1658},
	{0x001da1c7, 0x1658},
	{0x0018a182, 0x1658},
	{0x0014b144, 0x1658},
	{0x0011e114, 0x1658},
	{0x000fa0f2, 0x1658},
	{0x000e20db, 0x1658},
	{0x000dc0d7, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001080fc, 0x1658},
	{0x0012d126, 0x1658},
	{0x00166156, 0x1658},
	{0x001b2198, 0x1658},
	{0x002001f4, 0x1658},
	{0x001ed1d9, 0x1658},
	{0x0019d194, 0x1658},
	{0x0015b155, 0x1658},
	{0x0012e126, 0x1658},
	{0x0010d106, 0x1658},
	{0x000f70f1, 0x1658},
	{0x000f20ec, 0x1658},
	{0x000ff0f6, 0x1658},
	{0x0011910f, 0x1658},
	{0x00140135, 0x1658},
	{0x00179167, 0x1658},
	{0x001c11ae, 0x1658},
	{0x00214208, 0x1658},
	{0x0020d1f8, 0x1658},
	{0x001bb1b3, 0x1658},
	{0x0017a171, 0x1658},
	{0x00148143, 0x1658},
	{0x00129123, 0x1658},
	{0x00117110, 0x1658},
	{0x0011210d, 0x1658},
	{0x0011d117, 0x1658},
	{0x0013712d, 0x1658},
	{0x0016014f, 0x1658},
	{0x00198186, 0x1658},
	{0x001e01d4, 0x1658},
	{0x0023322c, 0x1658},
	{0x0023a22a, 0x1658},
	{0x001ea1de, 0x1658},
	{0x001a819d, 0x1658},
	{0x0017216d, 0x1658},
	{0x0015114c, 0x1658},
	{0x00140139, 0x1658},
	{0x0013b136, 0x1658},
	{0x0014613e, 0x1658},
	{0x00161154, 0x1658},
	{0x0018c179, 0x1658},
	{0x001c21b6, 0x1658},
	{0x0020f207, 0x1658},
	{0x0026525b, 0x1658},
	{0x0027e274, 0x1658},
	{0x0021a20e, 0x1658},
	{0x001d61ce, 0x1658},
	{0x001a219c, 0x1658},
	{0x0017f179, 0x1658},
	{0x0016c166, 0x1658},
	{0x00168162, 0x1658},
	{0x0017316a, 0x1658},
	{0x00190182, 0x1658},
	{0x001ba1ab, 0x1658},
	{0x001f41eb, 0x1658},
	{0x0024023a, 0x1658},
	{0x002a92a3, 0x1658},
	{0x00000001, 0x1650},
	{0x00000100, 0x1654},
	{0x00c88c15, 0x1658},
	{0x00a94a2b, 0x1658},
	{0x009598ff, 0x1658},
	{0x00852819, 0x1658},
	{0x0079c76a, 0x1658},
	{0x0073f6f7, 0x1658},
	{0x007266e5, 0x1658},
	{0x0076770d, 0x1658},
	{0x007f6783, 0x1658},
	{0x008c584d, 0x1658},
	{0x009db988, 0x1658},
	{0x00b5eaff, 0x1658},
	{0x00d8cd2d, 0x1658},
	{0x00afaa9e, 0x1658},
	{0x00988933, 0x1658},
	{0x00846805, 0x1658},
	{0x0073571c, 0x1658},
	{0x0068e670, 0x1658},
	{0x00640609, 0x1658},
	{0x0062a5f5, 0x1658},
	{0x0066361b, 0x1658},
	{0x006ef67f, 0x1658},
	{0x007bf738, 0x1658},
	{0x008ca861, 0x1658},
	{0x00a4e9e7, 0x1658},
	{0x00c06b93, 0x1658},
	{0x00a2b9c2, 0x1658},
	{0x008a786e, 0x1658},
	{0x00765733, 0x1658},
	{0x0066664f, 0x1658},
	{0x005d25aa, 0x1658},
	{0x0057b546, 0x1658},
	{0x0055f535, 0x1658},
	{0x0058f55d, 0x1658},
	{0x006135c8, 0x1658},
	{0x006de672, 0x1658},
	{0x007f877b, 0x1658},
	{0x0096d8f2, 0x1658},
	{0x00b04abc, 0x1658},
	{0x00995931, 0x1658},
	{0x008117da, 0x1658},
	{0x006ca6a2, 0x1658},
	{0x005e95b9, 0x1658},
	{0x00544519, 0x1658},
	{0x004dd4ae, 0x1658},
	{0x004bf49a, 0x1658},
	{0x004fb4c9, 0x1658},
	{0x00578544, 0x1658},
	{0x0063b5fd, 0x1658},
	{0x0075d6e8, 0x1658},
	{0x008d2846, 0x1658},
	{0x00a62a17, 0x1658},
	{0x0093b8dc, 0x1658},
	{0x007b2785, 0x1658},
	{0x0067a64a, 0x1658},
	{0x00599562, 0x1658},
	{0x004e54ba, 0x1658},
	{0x0046f442, 0x1658},
	{0x0044a42e, 0x1658},
	{0x0048b468, 0x1658},
	{0x005214ec, 0x1658},
	{0x005da5b9, 0x1658},
	{0x006fe69a, 0x1658},
	{0x008787e4, 0x1658},
	{0x009fe9b0, 0x1658},
	{0x0091d8c3, 0x1658},
	{0x00797767, 0x1658},
	{0x0065e631, 0x1658},
	{0x0057b546, 0x1658},
	{0x004c449c, 0x1658},
	{0x0045141d, 0x1658},
	{0x0042740b, 0x1658},
	{0x0046044c, 0x1658},
	{0x005054cc, 0x1658},
	{0x005be5a3, 0x1658},
	{0x006e0689, 0x1658},
	{0x0085c7ce, 0x1658},
	{0x009db992, 0x1658},
	{0x009408e3, 0x1658},
	{0x007b278a, 0x1658},
	{0x00675652, 0x1658},
	{0x00596564, 0x1658},
	{0x004e24ba, 0x1658},
	{0x0046a447, 0x1658},
	{0x0044c431, 0x1658},
	{0x0048b468, 0x1658},
	{0x005264ec, 0x1658},
	{0x005e15be, 0x1658},
	{0x006fe6ac, 0x1658},
	{0x008787f8, 0x1658},
	{0x009fe9c2, 0x1658},
	{0x009a193b, 0x1658},
	{0x008117e2, 0x1658},
	{0x006c56a9, 0x1658},
	{0x005e45bc, 0x1658},
	{0x0053f51c, 0x1658},
	{0x004d34b3, 0x1658},
	{0x004b849c, 0x1658},
	{0x004f94ce, 0x1658},
	{0x0057b549, 0x1658},
	{0x0063e609, 0x1658},
	{0x0075d703, 0x1658},
	{0x008c3866, 0x1658},
	{0x00a62a28, 0x1658},
	{0x00a3f9d6, 0x1658},
	{0x008a587d, 0x1658},
	{0x00760735, 0x1658},
	{0x0066664f, 0x1658},
	{0x005cd5ad, 0x1658},
	{0x00571550, 0x1658},
	{0x0055a541, 0x1658},
	{0x00591571, 0x1658},
	{0x006115df, 0x1658},
	{0x006e068b, 0x1658},
	{0x007f679e, 0x1658},
	{0x0095e922, 0x1658},
	{0x00afdadc, 0x1658},
	{0x00b22ad2, 0x1658},
	{0x00992956, 0x1658},
	{0x00846811, 0x1658},
	{0x00738721, 0x1658},
	{0x0069367c, 0x1658},
	{0x0064061d, 0x1658},
	{0x0062760e, 0x1658},
	{0x0065e636, 0x1658},
	{0x006e56a2, 0x1658},
	{0x007bc75d, 0x1658},
	{0x008ca88c, 0x1658},
	{0x00a49a21, 0x1658},
	{0x00bf7bc7, 0x1658},
	{0x00c74c42, 0x1658},
	{0x00a82a46, 0x1658},
	{0x0092e904, 0x1658},
	{0x0082880c, 0x1658},
	{0x0077b75d, 0x1658},
	{0x0071c6fc, 0x1658},
	{0x007066e8, 0x1658},
	{0x0073f712, 0x1658},
	{0x007ce788, 0x1658},
	{0x008a2855, 0x1658},
	{0x009c4997, 0x1658},
	{0x00b3eb20, 0x1658},
	{0x00d4dd2f, 0x1658},
	{0x00000002, 0x1650},
	{0x00000000, 0x1654},
	{0x0028226b, 0x1658},
	{0x0021e209, 0x1658},
	{0x001df1cd, 0x1658},
	{0x001aa19f, 0x1658},
	{0x0018617c, 0x1658},
	{0x00173165, 0x1658},
	{0x0016e161, 0x1658},
	{0x0017b169, 0x1658},
	{0x00198181, 0x1658},
	{0x001c11a9, 0x1658},
	{0x001f91e8, 0x1658},
	{0x00246233, 0x1658},
	{0x002b62a3, 0x1658},
	{0x00232220, 0x1658},
	{0x001e81d7, 0x1658},
	{0x001a819b, 0x1658},
	{0x0017116c, 0x1658},
	{0x0015014a, 0x1658},
	{0x00140135, 0x1658},
	{0x0013c131, 0x1658},
	{0x00147139, 0x1658},
	{0x0016314d, 0x1658},
	{0x0018d172, 0x1658},
	{0x001c21ad, 0x1658},
	{0x002101fb, 0x1658},
	{0x00268251, 0x1658},
	{0x002091f4, 0x1658},
	{0x001bb1b0, 0x1658},
	{0x0017b171, 0x1658},
	{0x00148143, 0x1658},
	{0x0012a122, 0x1658},
	{0x0011910e, 0x1658},
	{0x0011310b, 0x1658},
	{0x0011d113, 0x1658},
	{0x00137128, 0x1658},
	{0x0016014a, 0x1658},
	{0x0019817f, 0x1658},
	{0x001e31ca, 0x1658},
	{0x00234226, 0x1658},
	{0x001eb1d7, 0x1658},
	{0x0019d192, 0x1658},
	{0x0015c154, 0x1658},
	{0x0012f125, 0x1658},
	{0x0010e105, 0x1658},
	{0x000f90f0, 0x1658},
	{0x000f30ec, 0x1658},
	{0x000ff0f5, 0x1658},
	{0x0011810e, 0x1658},
	{0x0013f133, 0x1658},
	{0x00179162, 0x1658},
	{0x001c41a8, 0x1658},
	{0x00214205, 0x1658},
	{0x001d91c6, 0x1658},
	{0x0018a181, 0x1658},
	{0x0014c142, 0x1658},
	{0x0011f114, 0x1658},
	{0x000fb0f2, 0x1658},
	{0x000e30da, 0x1658},
	{0x000dc0d6, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001070fc, 0x1658},
	{0x0012c125, 0x1658},
	{0x00166152, 0x1658},
	{0x001b2194, 0x1658},
	{0x002001f0, 0x1658},
	{0x001d31c1, 0x1658},
	{0x0018517b, 0x1658},
	{0x0014613d, 0x1658},
	{0x0011910e, 0x1658},
	{0x000f40ec, 0x1658},
	{0x000dd0d3, 0x1658},
	{0x000d50cf, 0x1658},
	{0x000e00dc, 0x1658},
	{0x001010f6, 0x1658},
	{0x00126121, 0x1658},
	{0x0016014f, 0x1658},
	{0x001ac190, 0x1658},
	{0x001f91ea, 0x1658},
	{0x001da1c7, 0x1658},
	{0x0018a182, 0x1658},
	{0x0014b144, 0x1658},
	{0x0011e114, 0x1658},
	{0x000fa0f2, 0x1658},
	{0x000e20db, 0x1658},
	{0x000dc0d7, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001080fc, 0x1658},
	{0x0012d126, 0x1658},
	{0x00166156, 0x1658},
	{0x001b2198, 0x1658},
	{0x002001f4, 0x1658},
	{0x001ed1d9, 0x1658},
	{0x0019d194, 0x1658},
	{0x0015b155, 0x1658},
	{0x0012e126, 0x1658},
	{0x0010d106, 0x1658},
	{0x000f70f1, 0x1658},
	{0x000f20ec, 0x1658},
	{0x000ff0f6, 0x1658},
	{0x0011910f, 0x1658},
	{0x00140135, 0x1658},
	{0x00179167, 0x1658},
	{0x001c11ae, 0x1658},
	{0x00214208, 0x1658},
	{0x0020d1f8, 0x1658},
	{0x001bb1b3, 0x1658},
	{0x0017a171, 0x1658},
	{0x00148143, 0x1658},
	{0x00129123, 0x1658},
	{0x00117110, 0x1658},
	{0x0011210d, 0x1658},
	{0x0011d117, 0x1658},
	{0x0013712d, 0x1658},
	{0x0016014f, 0x1658},
	{0x00198186, 0x1658},
	{0x001e01d4, 0x1658},
	{0x0023322c, 0x1658},
	{0x0023a22a, 0x1658},
	{0x001ea1de, 0x1658},
	{0x001a819d, 0x1658},
	{0x0017216d, 0x1658},
	{0x0015114c, 0x1658},
	{0x00140139, 0x1658},
	{0x0013b136, 0x1658},
	{0x0014613e, 0x1658},
	{0x00161154, 0x1658},
	{0x0018c179, 0x1658},
	{0x001c21b6, 0x1658},
	{0x0020f207, 0x1658},
	{0x0026525b, 0x1658},
	{0x0027e274, 0x1658},
	{0x0021a20e, 0x1658},
	{0x001d61ce, 0x1658},
	{0x001a219c, 0x1658},
	{0x0017f179, 0x1658},
	{0x0016c166, 0x1658},
	{0x00168162, 0x1658},
	{0x0017316a, 0x1658},
	{0x00190182, 0x1658},
	{0x001ba1ab, 0x1658},
	{0x001f41eb, 0x1658},
	{0x0024023a, 0x1658},
	{0x002a92a3, 0x1658},
	{0x00000002, 0x1650},
	{0x00000100, 0x1654},
	{0x00c88c15, 0x1658},
	{0x00a94a2b, 0x1658},
	{0x009598ff, 0x1658},
	{0x00852819, 0x1658},
	{0x0079c76a, 0x1658},
	{0x0073f6f7, 0x1658},
	{0x007266e5, 0x1658},
	{0x0076770d, 0x1658},
	{0x007f6783, 0x1658},
	{0x008c584d, 0x1658},
	{0x009db988, 0x1658},
	{0x00b5eaff, 0x1658},
	{0x00d8cd2d, 0x1658},
	{0x00afaa9e, 0x1658},
	{0x00988933, 0x1658},
	{0x00846805, 0x1658},
	{0x0073571c, 0x1658},
	{0x0068e670, 0x1658},
	{0x00640609, 0x1658},
	{0x0062a5f5, 0x1658},
	{0x0066361b, 0x1658},
	{0x006ef67f, 0x1658},
	{0x007bf738, 0x1658},
	{0x008ca861, 0x1658},
	{0x00a4e9e7, 0x1658},
	{0x00c06b93, 0x1658},
	{0x00a2b9c2, 0x1658},
	{0x008a786e, 0x1658},
	{0x00765733, 0x1658},
	{0x0066664f, 0x1658},
	{0x005d25aa, 0x1658},
	{0x0057b546, 0x1658},
	{0x0055f535, 0x1658},
	{0x0058f55d, 0x1658},
	{0x006135c8, 0x1658},
	{0x006de672, 0x1658},
	{0x007f877b, 0x1658},
	{0x0096d8f2, 0x1658},
	{0x00b04abc, 0x1658},
	{0x00995931, 0x1658},
	{0x008117da, 0x1658},
	{0x006ca6a2, 0x1658},
	{0x005e95b9, 0x1658},
	{0x00544519, 0x1658},
	{0x004dd4ae, 0x1658},
	{0x004bf49a, 0x1658},
	{0x004fb4c9, 0x1658},
	{0x00578544, 0x1658},
	{0x0063b5fd, 0x1658},
	{0x0075d6e8, 0x1658},
	{0x008d2846, 0x1658},
	{0x00a62a17, 0x1658},
	{0x0093b8dc, 0x1658},
	{0x007b2785, 0x1658},
	{0x0067a64a, 0x1658},
	{0x00599562, 0x1658},
	{0x004e54ba, 0x1658},
	{0x0046f442, 0x1658},
	{0x0044a42e, 0x1658},
	{0x0048b468, 0x1658},
	{0x005214ec, 0x1658},
	{0x005da5b9, 0x1658},
	{0x006fe69a, 0x1658},
	{0x008787e4, 0x1658},
	{0x009fe9b0, 0x1658},
	{0x0091d8c3, 0x1658},
	{0x00797767, 0x1658},
	{0x0065e631, 0x1658},
	{0x0057b546, 0x1658},
	{0x004c449c, 0x1658},
	{0x0045141d, 0x1658},
	{0x0042740b, 0x1658},
	{0x0046044c, 0x1658},
	{0x005054cc, 0x1658},
	{0x005be5a3, 0x1658},
	{0x006e0689, 0x1658},
	{0x0085c7ce, 0x1658},
	{0x009db992, 0x1658},
	{0x009408e3, 0x1658},
	{0x007b278a, 0x1658},
	{0x00675652, 0x1658},
	{0x00596564, 0x1658},
	{0x004e24ba, 0x1658},
	{0x0046a447, 0x1658},
	{0x0044c431, 0x1658},
	{0x0048b468, 0x1658},
	{0x005264ec, 0x1658},
	{0x005e15be, 0x1658},
	{0x006fe6ac, 0x1658},
	{0x008787f8, 0x1658},
	{0x009fe9c2, 0x1658},
	{0x009a193b, 0x1658},
	{0x008117e2, 0x1658},
	{0x006c56a9, 0x1658},
	{0x005e45bc, 0x1658},
	{0x0053f51c, 0x1658},
	{0x004d34b3, 0x1658},
	{0x004b849c, 0x1658},
	{0x004f94ce, 0x1658},
	{0x0057b549, 0x1658},
	{0x0063e609, 0x1658},
	{0x0075d703, 0x1658},
	{0x008c3866, 0x1658},
	{0x00a62a28, 0x1658},
	{0x00a3f9d6, 0x1658},
	{0x008a587d, 0x1658},
	{0x00760735, 0x1658},
	{0x0066664f, 0x1658},
	{0x005cd5ad, 0x1658},
	{0x00571550, 0x1658},
	{0x0055a541, 0x1658},
	{0x00591571, 0x1658},
	{0x006115df, 0x1658},
	{0x006e068b, 0x1658},
	{0x007f679e, 0x1658},
	{0x0095e922, 0x1658},
	{0x00afdadc, 0x1658},
	{0x00b22ad2, 0x1658},
	{0x00992956, 0x1658},
	{0x00846811, 0x1658},
	{0x00738721, 0x1658},
	{0x0069367c, 0x1658},
	{0x0064061d, 0x1658},
	{0x0062760e, 0x1658},
	{0x0065e636, 0x1658},
	{0x006e56a2, 0x1658},
	{0x007bc75d, 0x1658},
	{0x008ca88c, 0x1658},
	{0x00a49a21, 0x1658},
	{0x00bf7bc7, 0x1658},
	{0x00c74c42, 0x1658},
	{0x00a82a46, 0x1658},
	{0x0092e904, 0x1658},
	{0x0082880c, 0x1658},
	{0x0077b75d, 0x1658},
	{0x0071c6fc, 0x1658},
	{0x007066e8, 0x1658},
	{0x0073f712, 0x1658},
	{0x007ce788, 0x1658},
	{0x008a2855, 0x1658},
	{0x009c4997, 0x1658},
	{0x00b3eb20, 0x1658},
	{0x00d4dd2f, 0x1658},
	{0x00000003, 0x1650},
	{0x00000000, 0x1654},
	{0x0028226b, 0x1658},
	{0x0021e209, 0x1658},
	{0x001df1cd, 0x1658},
	{0x001aa19f, 0x1658},
	{0x0018617c, 0x1658},
	{0x00173165, 0x1658},
	{0x0016e161, 0x1658},
	{0x0017b169, 0x1658},
	{0x00198181, 0x1658},
	{0x001c11a9, 0x1658},
	{0x001f91e8, 0x1658},
	{0x00246233, 0x1658},
	{0x002b62a3, 0x1658},
	{0x00232220, 0x1658},
	{0x001e81d7, 0x1658},
	{0x001a819b, 0x1658},
	{0x0017116c, 0x1658},
	{0x0015014a, 0x1658},
	{0x00140135, 0x1658},
	{0x0013c131, 0x1658},
	{0x00147139, 0x1658},
	{0x0016314d, 0x1658},
	{0x0018d172, 0x1658},
	{0x001c21ad, 0x1658},
	{0x002101fb, 0x1658},
	{0x00268251, 0x1658},
	{0x002091f4, 0x1658},
	{0x001bb1b0, 0x1658},
	{0x0017b171, 0x1658},
	{0x00148143, 0x1658},
	{0x0012a122, 0x1658},
	{0x0011910e, 0x1658},
	{0x0011310b, 0x1658},
	{0x0011d113, 0x1658},
	{0x00137128, 0x1658},
	{0x0016014a, 0x1658},
	{0x0019817f, 0x1658},
	{0x001e31ca, 0x1658},
	{0x00234226, 0x1658},
	{0x001eb1d7, 0x1658},
	{0x0019d192, 0x1658},
	{0x0015c154, 0x1658},
	{0x0012f125, 0x1658},
	{0x0010e105, 0x1658},
	{0x000f90f0, 0x1658},
	{0x000f30ec, 0x1658},
	{0x000ff0f5, 0x1658},
	{0x0011810e, 0x1658},
	{0x0013f133, 0x1658},
	{0x00179162, 0x1658},
	{0x001c41a8, 0x1658},
	{0x00214205, 0x1658},
	{0x001d91c6, 0x1658},
	{0x0018a181, 0x1658},
	{0x0014c142, 0x1658},
	{0x0011f114, 0x1658},
	{0x000fb0f2, 0x1658},
	{0x000e30da, 0x1658},
	{0x000dc0d6, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001070fc, 0x1658},
	{0x0012c125, 0x1658},
	{0x00166152, 0x1658},
	{0x001b2194, 0x1658},
	{0x002001f0, 0x1658},
	{0x001d31c1, 0x1658},
	{0x0018517b, 0x1658},
	{0x0014613d, 0x1658},
	{0x0011910e, 0x1658},
	{0x000f40ec, 0x1658},
	{0x000dd0d3, 0x1658},
	{0x000d50cf, 0x1658},
	{0x000e00dc, 0x1658},
	{0x001010f6, 0x1658},
	{0x00126121, 0x1658},
	{0x0016014f, 0x1658},
	{0x001ac190, 0x1658},
	{0x001f91ea, 0x1658},
	{0x001da1c7, 0x1658},
	{0x0018a182, 0x1658},
	{0x0014b144, 0x1658},
	{0x0011e114, 0x1658},
	{0x000fa0f2, 0x1658},
	{0x000e20db, 0x1658},
	{0x000dc0d7, 0x1658},
	{0x000e90e2, 0x1658},
	{0x001080fc, 0x1658},
	{0x0012d126, 0x1658},
	{0x00166156, 0x1658},
	{0x001b2198, 0x1658},
	{0x002001f4, 0x1658},
	{0x001ed1d9, 0x1658},
	{0x0019d194, 0x1658},
	{0x0015b155, 0x1658},
	{0x0012e126, 0x1658},
	{0x0010d106, 0x1658},
	{0x000f70f1, 0x1658},
	{0x000f20ec, 0x1658},
	{0x000ff0f6, 0x1658},
	{0x0011910f, 0x1658},
	{0x00140135, 0x1658},
	{0x00179167, 0x1658},
	{0x001c11ae, 0x1658},
	{0x00214208, 0x1658},
	{0x0020d1f8, 0x1658},
	{0x001bb1b3, 0x1658},
	{0x0017a171, 0x1658},
	{0x00148143, 0x1658},
	{0x00129123, 0x1658},
	{0x00117110, 0x1658},
	{0x0011210d, 0x1658},
	{0x0011d117, 0x1658},
	{0x0013712d, 0x1658},
	{0x0016014f, 0x1658},
	{0x00198186, 0x1658},
	{0x001e01d4, 0x1658},
	{0x0023322c, 0x1658},
	{0x0023a22a, 0x1658},
	{0x001ea1de, 0x1658},
	{0x001a819d, 0x1658},
	{0x0017216d, 0x1658},
	{0x0015114c, 0x1658},
	{0x00140139, 0x1658},
	{0x0013b136, 0x1658},
	{0x0014613e, 0x1658},
	{0x00161154, 0x1658},
	{0x0018c179, 0x1658},
	{0x001c21b6, 0x1658},
	{0x0020f207, 0x1658},
	{0x0026525b, 0x1658},
	{0x0027e274, 0x1658},
	{0x0021a20e, 0x1658},
	{0x001d61ce, 0x1658},
	{0x001a219c, 0x1658},
	{0x0017f179, 0x1658},
	{0x0016c166, 0x1658},
	{0x00168162, 0x1658},
	{0x0017316a, 0x1658},
	{0x00190182, 0x1658},
	{0x001ba1ab, 0x1658},
	{0x001f41eb, 0x1658},
	{0x0024023a, 0x1658},
	{0x002a92a3, 0x1658},
	{0x00000003, 0x1650},
	{0x00000100, 0x1654},
	{0x00c88c15, 0x1658},
	{0x00a94a2b, 0x1658},
	{0x009598ff, 0x1658},
	{0x00852819, 0x1658},
	{0x0079c76a, 0x1658},
	{0x0073f6f7, 0x1658},
	{0x007266e5, 0x1658},
	{0x0076770d, 0x1658},
	{0x007f6783, 0x1658},
	{0x008c584d, 0x1658},
	{0x009db988, 0x1658},
	{0x00b5eaff, 0x1658},
	{0x00d8cd2d, 0x1658},
	{0x00afaa9e, 0x1658},
	{0x00988933, 0x1658},
	{0x00846805, 0x1658},
	{0x0073571c, 0x1658},
	{0x0068e670, 0x1658},
	{0x00640609, 0x1658},
	{0x0062a5f5, 0x1658},
	{0x0066361b, 0x1658},
	{0x006ef67f, 0x1658},
	{0x007bf738, 0x1658},
	{0x008ca861, 0x1658},
	{0x00a4e9e7, 0x1658},
	{0x00c06b93, 0x1658},
	{0x00a2b9c2, 0x1658},
	{0x008a786e, 0x1658},
	{0x00765733, 0x1658},
	{0x0066664f, 0x1658},
	{0x005d25aa, 0x1658},
	{0x0057b546, 0x1658},
	{0x0055f535, 0x1658},
	{0x0058f55d, 0x1658},
	{0x006135c8, 0x1658},
	{0x006de672, 0x1658},
	{0x007f877b, 0x1658},
	{0x0096d8f2, 0x1658},
	{0x00b04abc, 0x1658},
	{0x00995931, 0x1658},
	{0x008117da, 0x1658},
	{0x006ca6a2, 0x1658},
	{0x005e95b9, 0x1658},
	{0x00544519, 0x1658},
	{0x004dd4ae, 0x1658},
	{0x004bf49a, 0x1658},
	{0x004fb4c9, 0x1658},
	{0x00578544, 0x1658},
	{0x0063b5fd, 0x1658},
	{0x0075d6e8, 0x1658},
	{0x008d2846, 0x1658},
	{0x00a62a17, 0x1658},
	{0x0093b8dc, 0x1658},
	{0x007b2785, 0x1658},
	{0x0067a64a, 0x1658},
	{0x00599562, 0x1658},
	{0x004e54ba, 0x1658},
	{0x0046f442, 0x1658},
	{0x0044a42e, 0x1658},
	{0x0048b468, 0x1658},
	{0x005214ec, 0x1658},
	{0x005da5b9, 0x1658},
	{0x006fe69a, 0x1658},
	{0x008787e4, 0x1658},
	{0x009fe9b0, 0x1658},
	{0x0091d8c3, 0x1658},
	{0x00797767, 0x1658},
	{0x0065e631, 0x1658},
	{0x0057b546, 0x1658},
	{0x004c449c, 0x1658},
	{0x0045141d, 0x1658},
	{0x0042740b, 0x1658},
	{0x0046044c, 0x1658},
	{0x005054cc, 0x1658},
	{0x005be5a3, 0x1658},
	{0x006e0689, 0x1658},
	{0x0085c7ce, 0x1658},
	{0x009db992, 0x1658},
	{0x009408e3, 0x1658},
	{0x007b278a, 0x1658},
	{0x00675652, 0x1658},
	{0x00596564, 0x1658},
	{0x004e24ba, 0x1658},
	{0x0046a447, 0x1658},
	{0x0044c431, 0x1658},
	{0x0048b468, 0x1658},
	{0x005264ec, 0x1658},
	{0x005e15be, 0x1658},
	{0x006fe6ac, 0x1658},
	{0x008787f8, 0x1658},
	{0x009fe9c2, 0x1658},
	{0x009a193b, 0x1658},
	{0x008117e2, 0x1658},
	{0x006c56a9, 0x1658},
	{0x005e45bc, 0x1658},
	{0x0053f51c, 0x1658},
	{0x004d34b3, 0x1658},
	{0x004b849c, 0x1658},
	{0x004f94ce, 0x1658},
	{0x0057b549, 0x1658},
	{0x0063e609, 0x1658},
	{0x0075d703, 0x1658},
	{0x008c3866, 0x1658},
	{0x00a62a28, 0x1658},
	{0x00a3f9d6, 0x1658},
	{0x008a587d, 0x1658},
	{0x00760735, 0x1658},
	{0x0066664f, 0x1658},
	{0x005cd5ad, 0x1658},
	{0x00571550, 0x1658},
	{0x0055a541, 0x1658},
	{0x00591571, 0x1658},
	{0x006115df, 0x1658},
	{0x006e068b, 0x1658},
	{0x007f679e, 0x1658},
	{0x0095e922, 0x1658},
	{0x00afdadc, 0x1658},
	{0x00b22ad2, 0x1658},
	{0x00992956, 0x1658},
	{0x00846811, 0x1658},
	{0x00738721, 0x1658},
	{0x0069367c, 0x1658},
	{0x0064061d, 0x1658},
	{0x0062760e, 0x1658},
	{0x0065e636, 0x1658},
	{0x006e56a2, 0x1658},
	{0x007bc75d, 0x1658},
	{0x008ca88c, 0x1658},
	{0x00a49a21, 0x1658},
	{0x00bf7bc7, 0x1658},
	{0x00c74c42, 0x1658},
	{0x00a82a46, 0x1658},
	{0x0092e904, 0x1658},
	{0x0082880c, 0x1658},
	{0x0077b75d, 0x1658},
	{0x0071c6fc, 0x1658},
	{0x007066e8, 0x1658},
	{0x0073f712, 0x1658},
	{0x007ce788, 0x1658},
	{0x008a2855, 0x1658},
	{0x009c4997, 0x1658},
	{0x00b3eb20, 0x1658},
	{0x00d4dd2f, 0x1658},
	{0x00000000, 0x16d0},
	{0x00000000, 0x16d4},
	{0x00a12fff, 0x16d8},
	{0x008bbfff, 0x16d8},
	{0x007e7e65, 0x16d8},
	{0x00749d28, 0x16d8},
	{0x006c2c4e, 0x16d8},
	{0x00693c08, 0x16d8},
	{0x0067cbca, 0x16d8},
	{0x0069ac1c, 0x16d8},
	{0x006eac71, 0x16d8},
	{0x0076fd6b, 0x16d8},
	{0x00825ec2, 0x16d8},
	{0x00927fff, 0x16d8},
	{0x00a30fff, 0x16d8},
	{0x0082ad05, 0x16d8},
	{0x0070db59, 0x16d8},
	{0x0064da23, 0x16d8},
	{0x005c694c, 0x16d8},
	{0x0056e8c3, 0x16d8},
	{0x0053f873, 0x16d8},
	{0x00535861, 0x16d8},
	{0x0054b887, 0x16d8},
	{0x0058a8eb, 0x16d8},
	{0x005f0990, 0x16d8},
	{0x00689a85, 0x16d8},
	{0x00762bde, 0x16d8},
	{0x00823d32, 0x16d8},
	{0x006e59e0, 0x16d8},
	{0x005ff893, 0x16d8},
	{0x0055a7a8, 0x16d8},
	{0x004e7703, 0x16d8},
	{0x0049f69a, 0x16d8},
	{0x00477661, 0x16d8},
	{0x0046d654, 0x16d8},
	{0x00481670, 0x16d8},
	{0x004b36b8, 0x16d8},
	{0x0050a735, 0x16d8},
	{0x0058f7f1, 0x16d8},
	{0x006488f7, 0x16d8},
	{0x006e09f9, 0x16d8},
	{0x0064a7f8, 0x16d8},
	{0x005716e5, 0x16d8},
	{0x004db627, 0x16d8},
	{0x004725a3, 0x16d8},
	{0x0042e54e, 0x16d8},
	{0x0040b521, 0x16d8},
	{0x00401514, 0x16d8},
	{0x0041552b, 0x16d8},
	{0x00442567, 0x16d8},
	{0x004925cb, 0x16d8},
	{0x00508661, 0x16d8},
	{0x005af735, 0x16d8},
	{0x0064d80a, 0x16d8},
	{0x0060c6ca, 0x16d8},
	{0x005415e6, 0x16d8},
	{0x004b0546, 0x16d8},
	{0x0044c4d6, 0x16d8},
	{0x0040b48d, 0x16d8},
	{0x003e8465, 0x16d8},
	{0x003de45b, 0x16d8},
	{0x003f046f, 0x16d8},
	{0x0041f4a1, 0x16d8},
	{0x0046a4f6, 0x16d8},
	{0x004dd578, 0x16d8},
	{0x0058062f, 0x16d8},
	{0x006166de, 0x16d8},
	{0x00636639, 0x16d8},
	{0x00569564, 0x16d8},
	{0x004d64d1, 0x16d8},
	{0x0046d46a, 0x16d8},
	{0x00429427, 0x16d8},
	{0x00406404, 0x16d8},
	{0x003fc3fa, 0x16d8},
	{0x0041040b, 0x16d8},
	{0x0043d43b, 0x16d8},
	{0x0048d488, 0x16d8},
	{0x005034fe, 0x16d8},
	{0x005aa5a5, 0x16d8},
	{0x00636639, 0x16d8},
	{0x006c75ff, 0x16d8},
	{0x005f3541, 0x16d8},
	{0x0054e4b0, 0x16d8},
	{0x004dd44c, 0x16d8},
	{0x0049540b, 0x16d8},
	{0x0046d3e8, 0x16d8},
	{0x004633e1, 0x16d8},
	{0x004773f0, 0x16d8},
	{0x004a941f, 0x16d8},
	{0x0050046a, 0x16d8},
	{0x005824dd, 0x16d8},
	{0x00639580, 0x16d8},
	{0x006d1604, 0x16d8},
	{0x0080563e, 0x16d8},
	{0x006f4576, 0x16d8},
	{0x006364e0, 0x16d8},
	{0x005b4477, 0x16d8},
	{0x0055d433, 0x16d8},
	{0x0052d40e, 0x16d8},
	{0x00523406, 0x16d8},
	{0x0053a418, 0x16d8},
	{0x00576447, 0x16d8},
	{0x005dc497, 0x16d8},
	{0x0067250d, 0x16d8},
	{0x007495b4, 0x16d8},
	{0x0080f652, 0x16d8},
	{0x00a0a6fe, 0x16d8},
	{0x008af609, 0x16d8},
	{0x007c1564, 0x16d8},
	{0x0071c4f1, 0x16d8},
	{0x006b34a6, 0x16d8},
	{0x0067747e, 0x16d8},
	{0x00668474, 0x16d8},
	{0x00686488, 0x16d8},
	{0x006d14bd, 0x16d8},
	{0x00751514, 0x16d8},
	{0x0080c599, 0x16d8},
	{0x00918652, 0x16d8},
	{0x009ef701, 0x16d8},
	{0x00d28841, 0x16d8},
	{0x00b8e721, 0x16d8},
	{0x00a5065e, 0x16d8},
	{0x009775d7, 0x16d8},
	{0x008e857d, 0x16d8},
	{0x0089d54e, 0x16d8},
	{0x00889541, 0x16d8},
	{0x008af55a, 0x16d8},
	{0x00913599, 0x16d8},
	{0x009ba5ff, 0x16d8},
	{0x00ab469a, 0x16d8},
	{0x00c17776, 0x16d8},
	{0x00d6b83c, 0x16d8},
	{0x00fffa62, 0x16d8},
	{0x00fff8eb, 0x16d8},
	{0x00e7e80a, 0x16d8},
	{0x00d6173a, 0x16d8},
	{0x00c476ea, 0x16d8},
	{0x00c176a7, 0x16d8},
	{0x00c066a2, 0x16d8},
	{0x00bf96bd, 0x16d8},
	{0x00c9e6f4, 0x16d8},
	{0x00da7788, 0x16d8},
	{0x00eea84b, 0x16d8},
	{0x00fff93d, 0x16d8},
	{0x00fffa6c, 0x16d8},
	{0x00000000, 0x16d0},
	{0x00000100, 0x16d4},
	{0x002043bc, 0x16d8},
	{0x001bf343, 0x16d8},
	{0x001952e1, 0x16d8},
	{0x001752a2, 0x16d8},
	{0x0015a276, 0x16d8},
	{0x00151268, 0x16d8},
	{0x0014c25c, 0x16d8},
	{0x0015226c, 0x16d8},
	{0x0016227d, 0x16d8},
	{0x0017d2af, 0x16d8},
	{0x001a12f4, 0x16d8},
	{0x001d534d, 0x16d8},
	{0x0020a3b5, 0x16d8},
	{0x001a229b, 0x16d8},
	{0x00169245, 0x16d8},
	{0x00143207, 0x16d8},
	{0x001281dc, 0x16d8},
	{0x001161c1, 0x16d8},
	{0x0010d1b1, 0x16d8},
	{0x0010b1ad, 0x16d8},
	{0x0010f1b5, 0x16d8},
	{0x0011c1c9, 0x16d8},
	{0x001301ea, 0x16d8},
	{0x0014f21b, 0x16d8},
	{0x0017a260, 0x16d8},
	{0x001a12a4, 0x16d8},
	{0x001611fa, 0x16d8},
	{0x001331b7, 0x16d8},
	{0x00112188, 0x16d8},
	{0x000fb167, 0x16d8},
	{0x000ed152, 0x16d8},
	{0x000e5147, 0x16d8},
	{0x000e3144, 0x16d8},
	{0x000e714a, 0x16d8},
	{0x000f1158, 0x16d8},
	{0x00102171, 0x16d8},
	{0x0011d197, 0x16d8},
	{0x001421cb, 0x16d8},
	{0x001601ff, 0x16d8},
	{0x00142198, 0x16d8},
	{0x00117161, 0x16d8},
	{0x000f913b, 0x16d8},
	{0x000e4121, 0x16d8},
	{0x000d6110, 0x16d8},
	{0x000cf107, 0x16d8},
	{0x000cd104, 0x16d8},
	{0x000d1109, 0x16d8},
	{0x000da115, 0x16d8},
	{0x000ea129, 0x16d8},
	{0x00102147, 0x16d8},
	{0x00123171, 0x16d8},
	{0x0014319c, 0x16d8},
	{0x0013615c, 0x16d8},
	{0x0010d12e, 0x16d8},
	{0x000f010e, 0x16d8},
	{0x000dc0f8, 0x16d8},
	{0x000cf0e9, 0x16d8},
	{0x000c80e1, 0x16d8},
	{0x000c60df, 0x16d8},
	{0x000ca0e3, 0x16d8},
	{0x000d30ed, 0x16d8},
	{0x000e20fe, 0x16d8},
	{0x000f9118, 0x16d8},
	{0x0011a13d, 0x16d8},
	{0x00138160, 0x16d8},
	{0x0013e13f, 0x16d8},
	{0x00115114, 0x16d8},
	{0x000f80f7, 0x16d8},
	{0x000e30e2, 0x16d8},
	{0x000d50d5, 0x16d8},
	{0x000ce0ce, 0x16d8},
	{0x000cc0cc, 0x16d8},
	{0x000d00cf, 0x16d8},
	{0x000d90d9, 0x16d8},
	{0x000e90e8, 0x16d8},
	{0x00101100, 0x16d8},
	{0x00122121, 0x16d8},
	{0x0013e13f, 0x16d8},
	{0x0015b133, 0x16d8},
	{0x0013110d, 0x16d8},
	{0x001100f0, 0x16d8},
	{0x000f90dc, 0x16d8},
	{0x000eb0cf, 0x16d8},
	{0x000e30c8, 0x16d8},
	{0x000e10c7, 0x16d8},
	{0x000e50ca, 0x16d8},
	{0x000ef0d3, 0x16d8},
	{0x001000e2, 0x16d8},
	{0x0011a0f9, 0x16d8},
	{0x0013f11a, 0x16d8},
	{0x0015d134, 0x16d8},
	{0x0019b140, 0x16d8},
	{0x00164118, 0x16d8},
	{0x0013e0fa, 0x16d8},
	{0x001240e5, 0x16d8},
	{0x001130d7, 0x16d8},
	{0x001090d0, 0x16d8},
	{0x001070ce, 0x16d8},
	{0x0010c0d2, 0x16d8},
	{0x001180db, 0x16d8},
	{0x0012c0eb, 0x16d8},
	{0x0014a103, 0x16d8},
	{0x00175124, 0x16d8},
	{0x0019d144, 0x16d8},
	{0x00202166, 0x16d8},
	{0x001bd135, 0x16d8},
	{0x0018d114, 0x16d8},
	{0x0016c0fd, 0x16d8},
	{0x001570ee, 0x16d8},
	{0x0014b0e6, 0x16d8},
	{0x001480e4, 0x16d8},
	{0x0014e0e8, 0x16d8},
	{0x0015d0f3, 0x16d8},
	{0x00177104, 0x16d8},
	{0x0019c11f, 0x16d8},
	{0x001d2144, 0x16d8},
	{0x001fd167, 0x16d8},
	{0x002a21a7, 0x16d8},
	{0x0025016d, 0x16d8},
	{0x00210146, 0x16d8},
	{0x001e512b, 0x16d8},
	{0x001c8119, 0x16d8},
	{0x001b9110, 0x16d8},
	{0x001b510d, 0x16d8},
	{0x001bd112, 0x16d8},
	{0x001d111f, 0x16d8},
	{0x001f2133, 0x16d8},
	{0x00224152, 0x16d8},
	{0x0026b17e, 0x16d8},
	{0x002af1a6, 0x16d8},
	{0x003bd214, 0x16d8},
	{0x003451c9, 0x16d8},
	{0x002e619c, 0x16d8},
	{0x002ad172, 0x16d8},
	{0x00275162, 0x16d8},
	{0x0026b155, 0x16d8},
	{0x00268154, 0x16d8},
	{0x00265159, 0x16d8},
	{0x00286164, 0x16d8},
	{0x002bb182, 0x16d8},
	{0x002fc1a9, 0x16d8},
	{0x003521d9, 0x16d8},
	{0x003bb216, 0x16d8},
	{0x00000001, 0x16d0},
	{0x00000000, 0x16d4},
	{0x0028226b, 0x16d8},
	{0x0021e209, 0x16d8},
	{0x001df1cd, 0x16d8},
	{0x001aa19f, 0x16d8},
	{0x0018617c, 0x16d8},
	{0x00173165, 0x16d8},
	{0x0016e161, 0x16d8},
	{0x0017b169, 0x16d8},
	{0x00198181, 0x16d8},
	{0x001c11a9, 0x16d8},
	{0x001f91e8, 0x16d8},
	{0x00246233, 0x16d8},
	{0x002b62a3, 0x16d8},
	{0x00232220, 0x16d8},
	{0x001e81d7, 0x16d8},
	{0x001a819b, 0x16d8},
	{0x0017116c, 0x16d8},
	{0x0015014a, 0x16d8},
	{0x00140135, 0x16d8},
	{0x0013c131, 0x16d8},
	{0x00147139, 0x16d8},
	{0x0016314d, 0x16d8},
	{0x0018d172, 0x16d8},
	{0x001c21ad, 0x16d8},
	{0x002101fb, 0x16d8},
	{0x00268251, 0x16d8},
	{0x002091f4, 0x16d8},
	{0x001bb1b0, 0x16d8},
	{0x0017b171, 0x16d8},
	{0x00148143, 0x16d8},
	{0x0012a122, 0x16d8},
	{0x0011910e, 0x16d8},
	{0x0011310b, 0x16d8},
	{0x0011d113, 0x16d8},
	{0x00137128, 0x16d8},
	{0x0016014a, 0x16d8},
	{0x0019817f, 0x16d8},
	{0x001e31ca, 0x16d8},
	{0x00234226, 0x16d8},
	{0x001eb1d7, 0x16d8},
	{0x0019d192, 0x16d8},
	{0x0015c154, 0x16d8},
	{0x0012f125, 0x16d8},
	{0x0010e105, 0x16d8},
	{0x000f90f0, 0x16d8},
	{0x000f30ec, 0x16d8},
	{0x000ff0f5, 0x16d8},
	{0x0011810e, 0x16d8},
	{0x0013f133, 0x16d8},
	{0x00179162, 0x16d8},
	{0x001c41a8, 0x16d8},
	{0x00214205, 0x16d8},
	{0x001d91c6, 0x16d8},
	{0x0018a181, 0x16d8},
	{0x0014c142, 0x16d8},
	{0x0011f114, 0x16d8},
	{0x000fb0f2, 0x16d8},
	{0x000e30da, 0x16d8},
	{0x000dc0d6, 0x16d8},
	{0x000e90e2, 0x16d8},
	{0x001070fc, 0x16d8},
	{0x0012c125, 0x16d8},
	{0x00166152, 0x16d8},
	{0x001b2194, 0x16d8},
	{0x002001f0, 0x16d8},
	{0x001d31c1, 0x16d8},
	{0x0018517b, 0x16d8},
	{0x0014613d, 0x16d8},
	{0x0011910e, 0x16d8},
	{0x000f40ec, 0x16d8},
	{0x000dd0d3, 0x16d8},
	{0x000d50cf, 0x16d8},
	{0x000e00dc, 0x16d8},
	{0x001010f6, 0x16d8},
	{0x00126121, 0x16d8},
	{0x0016014f, 0x16d8},
	{0x001ac190, 0x16d8},
	{0x001f91ea, 0x16d8},
	{0x001da1c7, 0x16d8},
	{0x0018a182, 0x16d8},
	{0x0014b144, 0x16d8},
	{0x0011e114, 0x16d8},
	{0x000fa0f2, 0x16d8},
	{0x000e20db, 0x16d8},
	{0x000dc0d7, 0x16d8},
	{0x000e90e2, 0x16d8},
	{0x001080fc, 0x16d8},
	{0x0012d126, 0x16d8},
	{0x00166156, 0x16d8},
	{0x001b2198, 0x16d8},
	{0x002001f4, 0x16d8},
	{0x001ed1d9, 0x16d8},
	{0x0019d194, 0x16d8},
	{0x0015b155, 0x16d8},
	{0x0012e126, 0x16d8},
	{0x0010d106, 0x16d8},
	{0x000f70f1, 0x16d8},
	{0x000f20ec, 0x16d8},
	{0x000ff0f6, 0x16d8},
	{0x0011910f, 0x16d8},
	{0x00140135, 0x16d8},
	{0x00179167, 0x16d8},
	{0x001c11ae, 0x16d8},
	{0x00214208, 0x16d8},
	{0x0020d1f8, 0x16d8},
	{0x001bb1b3, 0x16d8},
	{0x0017a171, 0x16d8},
	{0x00148143, 0x16d8},
	{0x00129123, 0x16d8},
	{0x00117110, 0x16d8},
	{0x0011210d, 0x16d8},
	{0x0011d117, 0x16d8},
	{0x0013712d, 0x16d8},
	{0x0016014f, 0x16d8},
	{0x00198186, 0x16d8},
	{0x001e01d4, 0x16d8},
	{0x0023322c, 0x16d8},
	{0x0023a22a, 0x16d8},
	{0x001ea1de, 0x16d8},
	{0x001a819d, 0x16d8},
	{0x0017216d, 0x16d8},
	{0x0015114c, 0x16d8},
	{0x00140139, 0x16d8},
	{0x0013b136, 0x16d8},
	{0x0014613e, 0x16d8},
	{0x00161154, 0x16d8},
	{0x0018c179, 0x16d8},
	{0x001c21b6, 0x16d8},
	{0x0020f207, 0x16d8},
	{0x0026525b, 0x16d8},
	{0x0027e274, 0x16d8},
	{0x0021a20e, 0x16d8},
	{0x001d61ce, 0x16d8},
	{0x001a219c, 0x16d8},
	{0x0017f179, 0x16d8},
	{0x0016c166, 0x16d8},
	{0x00168162, 0x16d8},
	{0x0017316a, 0x16d8},
	{0x00190182, 0x16d8},
	{0x001ba1ab, 0x16d8},
	{0x001f41eb, 0x16d8},
	{0x0024023a, 0x16d8},
	{0x002a92a3, 0x16d8},
	{0x00000001, 0x16d0},
	{0x00000100, 0x16d4},
	{0x00c88c15, 0x16d8},
	{0x00a94a2b, 0x16d8},
	{0x009598ff, 0x16d8},
	{0x00852819, 0x16d8},
	{0x0079c76a, 0x16d8},
	{0x0073f6f7, 0x16d8},
	{0x007266e5, 0x16d8},
	{0x0076770d, 0x16d8},
	{0x007f6783, 0x16d8},
	{0x008c584d, 0x16d8},
	{0x009db988, 0x16d8},
	{0x00b5eaff, 0x16d8},
	{0x00d8cd2d, 0x16d8},
	{0x00afaa9e, 0x16d8},
	{0x00988933, 0x16d8},
	{0x00846805, 0x16d8},
	{0x0073571c, 0x16d8},
	{0x0068e670, 0x16d8},
	{0x00640609, 0x16d8},
	{0x0062a5f5, 0x16d8},
	{0x0066361b, 0x16d8},
	{0x006ef67f, 0x16d8},
	{0x007bf738, 0x16d8},
	{0x008ca861, 0x16d8},
	{0x00a4e9e7, 0x16d8},
	{0x00c06b93, 0x16d8},
	{0x00a2b9c2, 0x16d8},
	{0x008a786e, 0x16d8},
	{0x00765733, 0x16d8},
	{0x0066664f, 0x16d8},
	{0x005d25aa, 0x16d8},
	{0x0057b546, 0x16d8},
	{0x0055f535, 0x16d8},
	{0x0058f55d, 0x16d8},
	{0x006135c8, 0x16d8},
	{0x006de672, 0x16d8},
	{0x007f877b, 0x16d8},
	{0x0096d8f2, 0x16d8},
	{0x00b04abc, 0x16d8},
	{0x00995931, 0x16d8},
	{0x008117da, 0x16d8},
	{0x006ca6a2, 0x16d8},
	{0x005e95b9, 0x16d8},
	{0x00544519, 0x16d8},
	{0x004dd4ae, 0x16d8},
	{0x004bf49a, 0x16d8},
	{0x004fb4c9, 0x16d8},
	{0x00578544, 0x16d8},
	{0x0063b5fd, 0x16d8},
	{0x0075d6e8, 0x16d8},
	{0x008d2846, 0x16d8},
	{0x00a62a17, 0x16d8},
	{0x0093b8dc, 0x16d8},
	{0x007b2785, 0x16d8},
	{0x0067a64a, 0x16d8},
	{0x00599562, 0x16d8},
	{0x004e54ba, 0x16d8},
	{0x0046f442, 0x16d8},
	{0x0044a42e, 0x16d8},
	{0x0048b468, 0x16d8},
	{0x005214ec, 0x16d8},
	{0x005da5b9, 0x16d8},
	{0x006fe69a, 0x16d8},
	{0x008787e4, 0x16d8},
	{0x009fe9b0, 0x16d8},
	{0x0091d8c3, 0x16d8},
	{0x00797767, 0x16d8},
	{0x0065e631, 0x16d8},
	{0x0057b546, 0x16d8},
	{0x004c449c, 0x16d8},
	{0x0045141d, 0x16d8},
	{0x0042740b, 0x16d8},
	{0x0046044c, 0x16d8},
	{0x005054cc, 0x16d8},
	{0x005be5a3, 0x16d8},
	{0x006e0689, 0x16d8},
	{0x0085c7ce, 0x16d8},
	{0x009db992, 0x16d8},
	{0x009408e3, 0x16d8},
	{0x007b278a, 0x16d8},
	{0x00675652, 0x16d8},
	{0x00596564, 0x16d8},
	{0x004e24ba, 0x16d8},
	{0x0046a447, 0x16d8},
	{0x0044c431, 0x16d8},
	{0x0048b468, 0x16d8},
	{0x005264ec, 0x16d8},
	{0x005e15be, 0x16d8},
	{0x006fe6ac, 0x16d8},
	{0x008787f8, 0x16d8},
	{0x009fe9c2, 0x16d8},
	{0x009a193b, 0x16d8},
	{0x008117e2, 0x16d8},
	{0x006c56a9, 0x16d8},
	{0x005e45bc, 0x16d8},
	{0x0053f51c, 0x16d8},
	{0x004d34b3, 0x16d8},
	{0x004b849c, 0x16d8},
	{0x004f94ce, 0x16d8},
	{0x0057b549, 0x16d8},
	{0x0063e609, 0x16d8},
	{0x0075d703, 0x16d8},
	{0x008c3866, 0x16d8},
	{0x00a62a28, 0x16d8},
	{0x00a3f9d6, 0x16d8},
	{0x008a587d, 0x16d8},
	{0x00760735, 0x16d8},
	{0x0066664f, 0x16d8},
	{0x005cd5ad, 0x16d8},
	{0x00571550, 0x16d8},
	{0x0055a541, 0x16d8},
	{0x00591571, 0x16d8},
	{0x006115df, 0x16d8},
	{0x006e068b, 0x16d8},
	{0x007f679e, 0x16d8},
	{0x0095e922, 0x16d8},
	{0x00afdadc, 0x16d8},
	{0x00b22ad2, 0x16d8},
	{0x00992956, 0x16d8},
	{0x00846811, 0x16d8},
	{0x00738721, 0x16d8},
	{0x0069367c, 0x16d8},
	{0x0064061d, 0x16d8},
	{0x0062760e, 0x16d8},
	{0x0065e636, 0x16d8},
	{0x006e56a2, 0x16d8},
	{0x007bc75d, 0x16d8},
	{0x008ca88c, 0x16d8},
	{0x00a49a21, 0x16d8},
	{0x00bf7bc7, 0x16d8},
	{0x00c74c42, 0x16d8},
	{0x00a82a46, 0x16d8},
	{0x0092e904, 0x16d8},
	{0x0082880c, 0x16d8},
	{0x0077b75d, 0x16d8},
	{0x0071c6fc, 0x16d8},
	{0x007066e8, 0x16d8},
	{0x0073f712, 0x16d8},
	{0x007ce788, 0x16d8},
	{0x008a2855, 0x16d8},
	{0x009c4997, 0x16d8},
	{0x00b3eb20, 0x16d8},
	{0x00d4dd2f, 0x16d8},
	{0x00000002, 0x16d0},
	{0x00000000, 0x16d4},
	{0x0028226b, 0x16d8},
	{0x0021e209, 0x16d8},
	{0x001df1cd, 0x16d8},
	{0x001aa19f, 0x16d8},
	{0x0018617c, 0x16d8},
	{0x00173165, 0x16d8},
	{0x0016e161, 0x16d8},
	{0x0017b169, 0x16d8},
	{0x00198181, 0x16d8},
	{0x001c11a9, 0x16d8},
	{0x001f91e8, 0x16d8},
	{0x00246233, 0x16d8},
	{0x002b62a3, 0x16d8},
	{0x00232220, 0x16d8},
	{0x001e81d7, 0x16d8},
	{0x001a819b, 0x16d8},
	{0x0017116c, 0x16d8},
	{0x0015014a, 0x16d8},
	{0x00140135, 0x16d8},
	{0x0013c131, 0x16d8},
	{0x00147139, 0x16d8},
	{0x0016314d, 0x16d8},
	{0x0018d172, 0x16d8},
	{0x001c21ad, 0x16d8},
	{0x002101fb, 0x16d8},
	{0x00268251, 0x16d8},
	{0x002091f4, 0x16d8},
	{0x001bb1b0, 0x16d8},
	{0x0017b171, 0x16d8},
	{0x00148143, 0x16d8},
	{0x0012a122, 0x16d8},
	{0x0011910e, 0x16d8},
	{0x0011310b, 0x16d8},
	{0x0011d113, 0x16d8},
	{0x00137128, 0x16d8},
	{0x0016014a, 0x16d8},
	{0x0019817f, 0x16d8},
	{0x001e31ca, 0x16d8},
	{0x00234226, 0x16d8},
	{0x001eb1d7, 0x16d8},
	{0x0019d192, 0x16d8},
	{0x0015c154, 0x16d8},
	{0x0012f125, 0x16d8},
	{0x0010e105, 0x16d8},
	{0x000f90f0, 0x16d8},
	{0x000f30ec, 0x16d8},
	{0x000ff0f5, 0x16d8},
	{0x0011810e, 0x16d8},
	{0x0013f133, 0x16d8},
	{0x00179162, 0x16d8},
	{0x001c41a8, 0x16d8},
	{0x00214205, 0x16d8},
	{0x001d91c6, 0x16d8},
	{0x0018a181, 0x16d8},
	{0x0014c142, 0x16d8},
	{0x0011f114, 0x16d8},
	{0x000fb0f2, 0x16d8},
	{0x000e30da, 0x16d8},
	{0x000dc0d6, 0x16d8},
	{0x000e90e2, 0x16d8},
	{0x001070fc, 0x16d8},
	{0x0012c125, 0x16d8},
	{0x00166152, 0x16d8},
	{0x001b2194, 0x16d8},
	{0x002001f0, 0x16d8},
	{0x001d31c1, 0x16d8},
	{0x0018517b, 0x16d8},
	{0x0014613d, 0x16d8},
	{0x0011910e, 0x16d8},
	{0x000f40ec, 0x16d8},
	{0x000dd0d3, 0x16d8},
	{0x000d50cf, 0x16d8},
	{0x000e00dc, 0x16d8},
	{0x001010f6, 0x16d8},
	{0x00126121, 0x16d8},
	{0x0016014f, 0x16d8},
	{0x001ac190, 0x16d8},
	{0x001f91ea, 0x16d8},
	{0x001da1c7, 0x16d8},
	{0x0018a182, 0x16d8},
	{0x0014b144, 0x16d8},
	{0x0011e114, 0x16d8},
	{0x000fa0f2, 0x16d8},
	{0x000e20db, 0x16d8},
	{0x000dc0d7, 0x16d8},
	{0x000e90e2, 0x16d8},
	{0x001080fc, 0x16d8},
	{0x0012d126, 0x16d8},
	{0x00166156, 0x16d8},
	{0x001b2198, 0x16d8},
	{0x002001f4, 0x16d8},
	{0x001ed1d9, 0x16d8},
	{0x0019d194, 0x16d8},
	{0x0015b155, 0x16d8},
	{0x0012e126, 0x16d8},
	{0x0010d106, 0x16d8},
	{0x000f70f1, 0x16d8},
	{0x000f20ec, 0x16d8},
	{0x000ff0f6, 0x16d8},
	{0x0011910f, 0x16d8},
	{0x00140135, 0x16d8},
	{0x00179167, 0x16d8},
	{0x001c11ae, 0x16d8},
	{0x00214208, 0x16d8},
	{0x0020d1f8, 0x16d8},
	{0x001bb1b3, 0x16d8},
	{0x0017a171, 0x16d8},
	{0x00148143, 0x16d8},
	{0x00129123, 0x16d8},
	{0x00117110, 0x16d8},
	{0x0011210d, 0x16d8},
	{0x0011d117, 0x16d8},
	{0x0013712d, 0x16d8},
	{0x0016014f, 0x16d8},
	{0x00198186, 0x16d8},
	{0x001e01d4, 0x16d8},
	{0x0023322c, 0x16d8},
	{0x0023a22a, 0x16d8},
	{0x001ea1de, 0x16d8},
	{0x001a819d, 0x16d8},
	{0x0017216d, 0x16d8},
	{0x0015114c, 0x16d8},
	{0x00140139, 0x16d8},
	{0x0013b136, 0x16d8},
	{0x0014613e, 0x16d8},
	{0x00161154, 0x16d8},
	{0x0018c179, 0x16d8},
	{0x001c21b6, 0x16d8},
	{0x0020f207, 0x16d8},
	{0x0026525b, 0x16d8},
	{0x0027e274, 0x16d8},
	{0x0021a20e, 0x16d8},
	{0x001d61ce, 0x16d8},
	{0x001a219c, 0x16d8},
	{0x0017f179, 0x16d8},
	{0x0016c166, 0x16d8},
	{0x00168162, 0x16d8},
	{0x0017316a, 0x16d8},
	{0x00190182, 0x16d8},
	{0x001ba1ab, 0x16d8},
	{0x001f41eb, 0x16d8},
	{0x0024023a, 0x16d8},
	{0x002a92a3, 0x16d8},
	{0x00000002, 0x16d0},
	{0x00000100, 0x16d4},
	{0x00c88c15, 0x16d8},
	{0x00a94a2b, 0x16d8},
	{0x009598ff, 0x16d8},
	{0x00852819, 0x16d8},
	{0x0079c76a, 0x16d8},
	{0x0073f6f7, 0x16d8},
	{0x007266e5, 0x16d8},
	{0x0076770d, 0x16d8},
	{0x007f6783, 0x16d8},
	{0x008c584d, 0x16d8},
	{0x009db988, 0x16d8},
	{0x00b5eaff, 0x16d8},
	{0x00d8cd2d, 0x16d8},
	{0x00afaa9e, 0x16d8},
	{0x00988933, 0x16d8},
	{0x00846805, 0x16d8},
	{0x0073571c, 0x16d8},
	{0x0068e670, 0x16d8},
	{0x00640609, 0x16d8},
	{0x0062a5f5, 0x16d8},
	{0x0066361b, 0x16d8},
	{0x006ef67f, 0x16d8},
	{0x007bf738, 0x16d8},
	{0x008ca861, 0x16d8},
	{0x00a4e9e7, 0x16d8},
	{0x00c06b93, 0x16d8},
	{0x00a2b9c2, 0x16d8},
	{0x008a786e, 0x16d8},
	{0x00765733, 0x16d8},
	{0x0066664f, 0x16d8},
	{0x005d25aa, 0x16d8},
	{0x0057b546, 0x16d8},
	{0x0055f535, 0x16d8},
	{0x0058f55d, 0x16d8},
	{0x006135c8, 0x16d8},
	{0x006de672, 0x16d8},
	{0x007f877b, 0x16d8},
	{0x0096d8f2, 0x16d8},
	{0x00b04abc, 0x16d8},
	{0x00995931, 0x16d8},
	{0x008117da, 0x16d8},
	{0x006ca6a2, 0x16d8},
	{0x005e95b9, 0x16d8},
	{0x00544519, 0x16d8},
	{0x004dd4ae, 0x16d8},
	{0x004bf49a, 0x16d8},
	{0x004fb4c9, 0x16d8},
	{0x00578544, 0x16d8},
	{0x0063b5fd, 0x16d8},
	{0x0075d6e8, 0x16d8},
	{0x008d2846, 0x16d8},
	{0x00a62a17, 0x16d8},
	{0x0093b8dc, 0x16d8},
	{0x007b2785, 0x16d8},
	{0x0067a64a, 0x16d8},
	{0x00599562, 0x16d8},
	{0x004e54ba, 0x16d8},
	{0x0046f442, 0x16d8},
	{0x0044a42e, 0x16d8},
	{0x0048b468, 0x16d8},
	{0x005214ec, 0x16d8},
	{0x005da5b9, 0x16d8},
	{0x006fe69a, 0x16d8},
	{0x008787e4, 0x16d8},
	{0x009fe9b0, 0x16d8},
	{0x0091d8c3, 0x16d8},
	{0x00797767, 0x16d8},
	{0x0065e631, 0x16d8},
	{0x0057b546, 0x16d8},
	{0x004c449c, 0x16d8},
	{0x0045141d, 0x16d8},
	{0x0042740b, 0x16d8},
	{0x0046044c, 0x16d8},
	{0x005054cc, 0x16d8},
	{0x005be5a3, 0x16d8},
	{0x006e0689, 0x16d8},
	{0x0085c7ce, 0x16d8},
	{0x009db992, 0x16d8},
	{0x009408e3, 0x16d8},
	{0x007b278a, 0x16d8},
	{0x00675652, 0x16d8},
	{0x00596564, 0x16d8},
	{0x004e24ba, 0x16d8},
	{0x0046a447, 0x16d8},
	{0x0044c431, 0x16d8},
	{0x0048b468, 0x16d8},
	{0x005264ec, 0x16d8},
	{0x005e15be, 0x16d8},
	{0x006fe6ac, 0x16d8},
	{0x008787f8, 0x16d8},
	{0x009fe9c2, 0x16d8},
	{0x009a193b, 0x16d8},
	{0x008117e2, 0x16d8},
	{0x006c56a9, 0x16d8},
	{0x005e45bc, 0x16d8},
	{0x0053f51c, 0x16d8},
	{0x004d34b3, 0x16d8},
	{0x004b849c, 0x16d8},
	{0x004f94ce, 0x16d8},
	{0x0057b549, 0x16d8},
	{0x0063e609, 0x16d8},
	{0x0075d703, 0x16d8},
	{0x008c3866, 0x16d8},
	{0x00a62a28, 0x16d8},
	{0x00a3f9d6, 0x16d8},
	{0x008a587d, 0x16d8},
	{0x00760735, 0x16d8},
	{0x0066664f, 0x16d8},
	{0x005cd5ad, 0x16d8},
	{0x00571550, 0x16d8},
	{0x0055a541, 0x16d8},
	{0x00591571, 0x16d8},
	{0x006115df, 0x16d8},
	{0x006e068b, 0x16d8},
	{0x007f679e, 0x16d8},
	{0x0095e922, 0x16d8},
	{0x00afdadc, 0x16d8},
	{0x00b22ad2, 0x16d8},
	{0x00992956, 0x16d8},
	{0x00846811, 0x16d8},
	{0x00738721, 0x16d8},
	{0x0069367c, 0x16d8},
	{0x0064061d, 0x16d8},
	{0x0062760e, 0x16d8},
	{0x0065e636, 0x16d8},
	{0x006e56a2, 0x16d8},
	{0x007bc75d, 0x16d8},
	{0x008ca88c, 0x16d8},
	{0x00a49a21, 0x16d8},
	{0x00bf7bc7, 0x16d8},
	{0x00c74c42, 0x16d8},
	{0x00a82a46, 0x16d8},
	{0x0092e904, 0x16d8},
	{0x0082880c, 0x16d8},
	{0x0077b75d, 0x16d8},
	{0x0071c6fc, 0x16d8},
	{0x007066e8, 0x16d8},
	{0x0073f712, 0x16d8},
	{0x007ce788, 0x16d8},
	{0x008a2855, 0x16d8},
	{0x009c4997, 0x16d8},
	{0x00b3eb20, 0x16d8},
	{0x00d4dd2f, 0x16d8},
	{0x00000003, 0x16d0},
	{0x00000000, 0x16d4},
	{0x0028226b, 0x16d8},
	{0x0021e209, 0x16d8},
	{0x001df1cd, 0x16d8},
	{0x001aa19f, 0x16d8},
	{0x0018617c, 0x16d8},
	{0x00173165, 0x16d8},
	{0x0016e161, 0x16d8},
	{0x0017b169, 0x16d8},
	{0x00198181, 0x16d8},
	{0x001c11a9, 0x16d8},
	{0x001f91e8, 0x16d8},
	{0x00246233, 0x16d8},
	{0x002b62a3, 0x16d8},
	{0x00232220, 0x16d8},
	{0x001e81d7, 0x16d8},
	{0x001a819b, 0x16d8},
	{0x0017116c, 0x16d8},
	{0x0015014a, 0x16d8},
	{0x00140135, 0x16d8},
	{0x0013c131, 0x16d8},
	{0x00147139, 0x16d8},
	{0x0016314d, 0x16d8},
	{0x0018d172, 0x16d8},
	{0x001c21ad, 0x16d8},
	{0x002101fb, 0x16d8},
	{0x00268251, 0x16d8},
	{0x002091f4, 0x16d8},
	{0x001bb1b0, 0x16d8},
	{0x0017b171, 0x16d8},
	{0x00148143, 0x16d8},
	{0x0012a122, 0x16d8},
	{0x0011910e, 0x16d8},
	{0x0011310b, 0x16d8},
	{0x0011d113, 0x16d8},
	{0x00137128, 0x16d8},
	{0x0016014a, 0x16d8},
	{0x0019817f, 0x16d8},
	{0x001e31ca, 0x16d8},
	{0x00234226, 0x16d8},
	{0x001eb1d7, 0x16d8},
	{0x0019d192, 0x16d8},
	{0x0015c154, 0x16d8},
	{0x0012f125, 0x16d8},
	{0x0010e105, 0x16d8},
	{0x000f90f0, 0x16d8},
	{0x000f30ec, 0x16d8},
	{0x000ff0f5, 0x16d8},
	{0x0011810e, 0x16d8},
	{0x0013f133, 0x16d8},
	{0x00179162, 0x16d8},
	{0x001c41a8, 0x16d8},
	{0x00214205, 0x16d8},
	{0x001d91c6, 0x16d8},
	{0x0018a181, 0x16d8},
	{0x0014c142, 0x16d8},
	{0x0011f114, 0x16d8},
	{0x000fb0f2, 0x16d8},
	{0x000e30da, 0x16d8},
	{0x000dc0d6, 0x16d8},
	{0x000e90e2, 0x16d8},
	{0x001070fc, 0x16d8},
	{0x0012c125, 0x16d8},
	{0x00166152, 0x16d8},
	{0x001b2194, 0x16d8},
	{0x002001f0, 0x16d8},
	{0x001d31c1, 0x16d8},
	{0x0018517b, 0x16d8},
	{0x0014613d, 0x16d8},
	{0x0011910e, 0x16d8},
	{0x000f40ec, 0x16d8},
	{0x000dd0d3, 0x16d8},
	{0x000d50cf, 0x16d8},
	{0x000e00dc, 0x16d8},
	{0x001010f6, 0x16d8},
	{0x00126121, 0x16d8},
	{0x0016014f, 0x16d8},
	{0x001ac190, 0x16d8},
	{0x001f91ea, 0x16d8},
	{0x001da1c7, 0x16d8},
	{0x0018a182, 0x16d8},
	{0x0014b144, 0x16d8},
	{0x0011e114, 0x16d8},
	{0x000fa0f2, 0x16d8},
	{0x000e20db, 0x16d8},
	{0x000dc0d7, 0x16d8},
	{0x000e90e2, 0x16d8},
	{0x001080fc, 0x16d8},
	{0x0012d126, 0x16d8},
	{0x00166156, 0x16d8},
	{0x001b2198, 0x16d8},
	{0x002001f4, 0x16d8},
	{0x001ed1d9, 0x16d8},
	{0x0019d194, 0x16d8},
	{0x0015b155, 0x16d8},
	{0x0012e126, 0x16d8},
	{0x0010d106, 0x16d8},
	{0x000f70f1, 0x16d8},
	{0x000f20ec, 0x16d8},
	{0x000ff0f6, 0x16d8},
	{0x0011910f, 0x16d8},
	{0x00140135, 0x16d8},
	{0x00179167, 0x16d8},
	{0x001c11ae, 0x16d8},
	{0x00214208, 0x16d8},
	{0x0020d1f8, 0x16d8},
	{0x001bb1b3, 0x16d8},
	{0x0017a171, 0x16d8},
	{0x00148143, 0x16d8},
	{0x00129123, 0x16d8},
	{0x00117110, 0x16d8},
	{0x0011210d, 0x16d8},
	{0x0011d117, 0x16d8},
	{0x0013712d, 0x16d8},
	{0x0016014f, 0x16d8},
	{0x00198186, 0x16d8},
	{0x001e01d4, 0x16d8},
	{0x0023322c, 0x16d8},
	{0x0023a22a, 0x16d8},
	{0x001ea1de, 0x16d8},
	{0x001a819d, 0x16d8},
	{0x0017216d, 0x16d8},
	{0x0015114c, 0x16d8},
	{0x00140139, 0x16d8},
	{0x0013b136, 0x16d8},
	{0x0014613e, 0x16d8},
	{0x00161154, 0x16d8},
	{0x0018c179, 0x16d8},
	{0x001c21b6, 0x16d8},
	{0x0020f207, 0x16d8},
	{0x0026525b, 0x16d8},
	{0x0027e274, 0x16d8},
	{0x0021a20e, 0x16d8},
	{0x001d61ce, 0x16d8},
	{0x001a219c, 0x16d8},
	{0x0017f179, 0x16d8},
	{0x0016c166, 0x16d8},
	{0x00168162, 0x16d8},
	{0x0017316a, 0x16d8},
	{0x00190182, 0x16d8},
	{0x001ba1ab, 0x16d8},
	{0x001f41eb, 0x16d8},
	{0x0024023a, 0x16d8},
	{0x002a92a3, 0x16d8},
	{0x00000003, 0x16d0},
	{0x00000100, 0x16d4},
	{0x00c88c15, 0x16d8},
	{0x00a94a2b, 0x16d8},
	{0x009598ff, 0x16d8},
	{0x00852819, 0x16d8},
	{0x0079c76a, 0x16d8},
	{0x0073f6f7, 0x16d8},
	{0x007266e5, 0x16d8},
	{0x0076770d, 0x16d8},
	{0x007f6783, 0x16d8},
	{0x008c584d, 0x16d8},
	{0x009db988, 0x16d8},
	{0x00b5eaff, 0x16d8},
	{0x00d8cd2d, 0x16d8},
	{0x00afaa9e, 0x16d8},
	{0x00988933, 0x16d8},
	{0x00846805, 0x16d8},
	{0x0073571c, 0x16d8},
	{0x0068e670, 0x16d8},
	{0x00640609, 0x16d8},
	{0x0062a5f5, 0x16d8},
	{0x0066361b, 0x16d8},
	{0x006ef67f, 0x16d8},
	{0x007bf738, 0x16d8},
	{0x008ca861, 0x16d8},
	{0x00a4e9e7, 0x16d8},
	{0x00c06b93, 0x16d8},
	{0x00a2b9c2, 0x16d8},
	{0x008a786e, 0x16d8},
	{0x00765733, 0x16d8},
	{0x0066664f, 0x16d8},
	{0x005d25aa, 0x16d8},
	{0x0057b546, 0x16d8},
	{0x0055f535, 0x16d8},
	{0x0058f55d, 0x16d8},
	{0x006135c8, 0x16d8},
	{0x006de672, 0x16d8},
	{0x007f877b, 0x16d8},
	{0x0096d8f2, 0x16d8},
	{0x00b04abc, 0x16d8},
	{0x00995931, 0x16d8},
	{0x008117da, 0x16d8},
	{0x006ca6a2, 0x16d8},
	{0x005e95b9, 0x16d8},
	{0x00544519, 0x16d8},
	{0x004dd4ae, 0x16d8},
	{0x004bf49a, 0x16d8},
	{0x004fb4c9, 0x16d8},
	{0x00578544, 0x16d8},
	{0x0063b5fd, 0x16d8},
	{0x0075d6e8, 0x16d8},
	{0x008d2846, 0x16d8},
	{0x00a62a17, 0x16d8},
	{0x0093b8dc, 0x16d8},
	{0x007b2785, 0x16d8},
	{0x0067a64a, 0x16d8},
	{0x00599562, 0x16d8},
	{0x004e54ba, 0x16d8},
	{0x0046f442, 0x16d8},
	{0x0044a42e, 0x16d8},
	{0x0048b468, 0x16d8},
	{0x005214ec, 0x16d8},
	{0x005da5b9, 0x16d8},
	{0x006fe69a, 0x16d8},
	{0x008787e4, 0x16d8},
	{0x009fe9b0, 0x16d8},
	{0x0091d8c3, 0x16d8},
	{0x00797767, 0x16d8},
	{0x0065e631, 0x16d8},
	{0x0057b546, 0x16d8},
	{0x004c449c, 0x16d8},
	{0x0045141d, 0x16d8},
	{0x0042740b, 0x16d8},
	{0x0046044c, 0x16d8},
	{0x005054cc, 0x16d8},
	{0x005be5a3, 0x16d8},
	{0x006e0689, 0x16d8},
	{0x0085c7ce, 0x16d8},
	{0x009db992, 0x16d8},
	{0x009408e3, 0x16d8},
	{0x007b278a, 0x16d8},
	{0x00675652, 0x16d8},
	{0x00596564, 0x16d8},
	{0x004e24ba, 0x16d8},
	{0x0046a447, 0x16d8},
	{0x0044c431, 0x16d8},
	{0x0048b468, 0x16d8},
	{0x005264ec, 0x16d8},
	{0x005e15be, 0x16d8},
	{0x006fe6ac, 0x16d8},
	{0x008787f8, 0x16d8},
	{0x009fe9c2, 0x16d8},
	{0x009a193b, 0x16d8},
	{0x008117e2, 0x16d8},
	{0x006c56a9, 0x16d8},
	{0x005e45bc, 0x16d8},
	{0x0053f51c, 0x16d8},
	{0x004d34b3, 0x16d8},
	{0x004b849c, 0x16d8},
	{0x004f94ce, 0x16d8},
	{0x0057b549, 0x16d8},
	{0x0063e609, 0x16d8},
	{0x0075d703, 0x16d8},
	{0x008c3866, 0x16d8},
	{0x00a62a28, 0x16d8},
	{0x00a3f9d6, 0x16d8},
	{0x008a587d, 0x16d8},
	{0x00760735, 0x16d8},
	{0x0066664f, 0x16d8},
	{0x005cd5ad, 0x16d8},
	{0x00571550, 0x16d8},
	{0x0055a541, 0x16d8},
	{0x00591571, 0x16d8},
	{0x006115df, 0x16d8},
	{0x006e068b, 0x16d8},
	{0x007f679e, 0x16d8},
	{0x0095e922, 0x16d8},
	{0x00afdadc, 0x16d8},
	{0x00b22ad2, 0x16d8},
	{0x00992956, 0x16d8},
	{0x00846811, 0x16d8},
	{0x00738721, 0x16d8},
	{0x0069367c, 0x16d8},
	{0x0064061d, 0x16d8},
	{0x0062760e, 0x16d8},
	{0x0065e636, 0x16d8},
	{0x006e56a2, 0x16d8},
	{0x007bc75d, 0x16d8},
	{0x008ca88c, 0x16d8},
	{0x00a49a21, 0x16d8},
	{0x00bf7bc7, 0x16d8},
	{0x00c74c42, 0x16d8},
	{0x00a82a46, 0x16d8},
	{0x0092e904, 0x16d8},
	{0x0082880c, 0x16d8},
	{0x0077b75d, 0x16d8},
	{0x0071c6fc, 0x16d8},
	{0x007066e8, 0x16d8},
	{0x0073f712, 0x16d8},
	{0x007ce788, 0x16d8},
	{0x008a2855, 0x16d8},
	{0x009c4997, 0x16d8},
	{0x00b3eb20, 0x16d8},
	{0x00d4dd2f, 0x16d8},
	{0x00000000, 0x1980},
	{0x00079080, 0x1984},
	{0x00031082, 0x1984},
	{0x00079080, 0x1984},
	{0x00021082, 0x1984},
	{0x00079080, 0x1984},
	{0x00081082, 0x1984},
	{0x00079080, 0x1984},
	{0x00081042, 0x1984},
	{0x00070064, 0x1984},
	{0x00068070, 0x1984},
	{0x00010064, 0x1984},
	{0x00068070, 0x1984},
	{0x00050064, 0x1984},
	{0x00098070, 0x1984},
	{0x00053064, 0x1984},
	{0x00068078, 0x1984},
	{0x00060064, 0x1984},
	{0x00068079, 0x1984},
	{0x00040071, 0x1984},
	{0x00060062, 0x1984},
	{0x00043050, 0x1984},
	{0x00060071, 0x1984},
	{0x00090091, 0x1984},
	{0x00079080, 0x1984},
	{0x00081082, 0x1984},
	{0x00079080, 0x1984},
	{0x00081082, 0x1984},
	{0x00079086, 0x1984},
	{0x00081082, 0x1984},
	{0x00079087, 0x1984},
	{0x00021082, 0x1984},
	{0x00079010, 0x1984},
	{0x00000000, 0x1984},
	{0x00000081, 0x1984},
	/* {0x0000000a, 0x0040}, */
	/* {0x00000000, 0x00e0}, */
	/* {0x00000000, 0x0068}, */
	/* {0x00000000, 0x00dc}, */
	/* {0x00000000, 0x0400}, */
	/* {0x00000000, 0x0404}, */
	/* {0x00000001, 0x0408}, */
	/* {0x00000000, 0x040c}, */
	/* {0x0000002b, 0x0410}, */
	/* {0x00000020, 0x0414}, */
	/* {0x00000020, 0x0418}, */
	/* {0x00000000, 0x041c}, */
	/* {0x00000000, 0x0820}, */ /* LIC */
	/* {0x00000000, 0x0824}, */ /* LIC */
	/* {0x00000000, 0x0828}, */ /* LIC */
	/* {0x00000000, 0x082c}, */ /* LIC */
	/* {0x00000000, 0x0830}, */ /* LIC */
	{0x00000000, 0x083c},
	{0x00000004, 0x0840},
	{0x00000008, 0x0844},
	{0x0000000c, 0x0848},
	{0x00000010, 0x084c},
	{0x00000014, 0x0850},
	{0x00000018, 0x0854},
	{0x0000001c, 0x0858},
	{0x00000020, 0x085c},
	{0x00000024, 0x0860},
	{0x00000028, 0x0864},
	{0x0000002c, 0x0868},
	{0x00000030, 0x086c},
	{0x00000034, 0x0870},
	{0x00010038, 0x0874},
	{0x0003003c, 0x0878},
	{0x00030040, 0x087c},
	{0x00040044, 0x0880},
	{0x00040048, 0x0884},
	{0x0004004c, 0x0888},
	{0x000e0050, 0x088c},
	{0x00100054, 0x0890},
	{0x00340058, 0x0894},
	{0x0046005c, 0x0898},
	{0x02a30060, 0x089c},
	{0x02ee0064, 0x08a0},
	{0x032f0068, 0x08a4},
	{0x03e0006c, 0x08a8},
	{0x03f60070, 0x08ac},
	{0x03fa0074, 0x08b0},
	{0x03fe0078, 0x08b4},
	{0x03fe007c, 0x08b8},
	{0x03ff0080, 0x08bc},
	{0x00000001, 0x0a00},
	{0x00040004, 0x0a04},
	/* {0x01380034, 0x0a08}, */ /* AFIDENT_0_ACTIVE_SIZE */
	{0x003f0533, 0x0a0c},
	{0x00000404, 0x0a10},
	{0x04041010, 0x0a14},
	{0x04060407, 0x0a18},
	{0x08060807, 0x0a1c},
	{0x080a080b, 0x0a20},
	{0x040a040b, 0x0a24},
	{0x04070406, 0x0a28},
	{0x08070806, 0x0a2c},
	{0x080b080a, 0x0a30},
	{0x040b040a, 0x0a34},
	{0x03211230, 0x0a38},
	{0x21033012, 0x0a3c},
	{0x00000f0f, 0x0a40},
	{0x00000001, 0x0a50},
	{0x00040004, 0x0a54},
	/* {0x01380034, 0x0a58}, */ /* AFIDENT_1_ACTIVE_SIZE */
	{0x00000000, 0x0a5c},
	{0x00000404, 0x0a60},
	{0x04041010, 0x0a64},
	{0x04060407, 0x0a68},
	{0x08060807, 0x0a6c},
	{0x080a080b, 0x0a70},
	{0x040a040b, 0x0a74},
	{0x04070406, 0x0a78},
	{0x08070806, 0x0a7c},
	{0x080b080a, 0x0a80},
	{0x040b040a, 0x0a84},
	{0x03211230, 0x0a88},
	{0x21033012, 0x0a8c},
	{0x00000f0f, 0x0a90},
	{0x00000000, 0x0e00},
	{0x00000003, 0x0e04},
	{0x000003ff, 0x0e08},
	{0x000003ff, 0x0e0c},
	{0x000003ff, 0x0e10},
	{0x000003ff, 0x0e14},
	{0x00000003, 0x0e18},
	{0x00000001, 0x0e1c},
	{0x00000001, 0x0e20},
	{0x00000fff, 0x0e24},
	{0x000007ff, 0x0e28},
	{0x000007ff, 0x0e2c},
	{0x000003ff, 0x0e30},
	{0x000003ff, 0x0e34},
	{0x00000259, 0x0e38},
	{0x00000132, 0x0e3c},
	{0x00000075, 0x0e40},
	{0x0000000b, 0x0e44},
	{0x00000259, 0x0e48},
	{0x00000132, 0x0e4c},
	{0x00000075, 0x0e50},
	{0x00000000, 0x0e60},
	{0x00000001, 0x0f00},
	{0x00000000, 0x0f04},
	{0x00000001, 0x0f08},
	{0x00000000, 0x0f0c},
	{0x00000140, 0x0f10},
	{0x00000000, 0x0f14},
	{0x00000042, 0x0f18},
	{0x00000159, 0x0f1c},
	{0x0000001d, 0x0f20},
	{0x00000011, 0x0f24},
	{0x00000000, 0x0f28},
	{0x00000000, 0x0f2c},
	{0x0000003c, 0x0f30},
	{0x00000000, 0x1000},
	{0x00000000, 0x1004},
	{0x013f003b, 0x1008},
	{0x00000000, 0x100c},
	{0x00000000, 0x1010},
	{0x00000000, 0x1014},
	{0x013f003b, 0x1018},
	{0x00000001, 0x1100},
	{0x00000001, 0x1104},
	{0x00000004, 0x1110},
	{0x00000002, 0x1114},
	{0x00000047, 0x1118},
	{0x0000000d, 0x111c},
	{0x00000004, 0x1120},
	{0x00000002, 0x1124},
	{0x00000047, 0x1128},
	{0x0000000d, 0x112c},
	{0x00000000, 0x1200},
	{0x00440004, 0x1204},
	{0x00040000, 0x1208},
	{0x00480008, 0x120c},
	{0x00040000, 0x1210},
	{0x004c000c, 0x1214},
	{0x00040000, 0x1218},
	{0x00500010, 0x121c},
	{0x000e0000, 0x1220},
	{0x00540014, 0x1224},
	{0x00100000, 0x1228},
	{0x00580018, 0x122c},
	{0x00340000, 0x1230},
	{0x005c001c, 0x1234},
	{0x00460000, 0x1238},
	{0x00600020, 0x123c},
	{0x02a30000, 0x1240},
	{0x00640024, 0x1244},
	{0x02ee0000, 0x1248},
	{0x00680028, 0x124c},
	{0x032f0000, 0x1250},
	{0x006c002c, 0x1254},
	{0x03e00000, 0x1258},
	{0x00700030, 0x125c},
	{0x03f60000, 0x1260},
	{0x00740034, 0x1264},
	{0x03fa0000, 0x1268},
	{0x00780038, 0x126c},
	{0x03fe0001, 0x1270},
	{0x007c003c, 0x1274},
	{0x03fe0003, 0x1278},
	{0x00800040, 0x127c},
	{0x03ff0003, 0x1280},
	{0x00000000, 0x1400},
	{0x00000000, 0x1404},
	{0x010b0248, 0x1410},
	{0x043006a4, 0x1414},
	{0x00040032, 0x1418},
	{0x010c0022, 0x141c},
	{0x010b0248, 0x1420},
	{0x043006a4, 0x1424},
	{0x00040032, 0x1428},
	{0x010c0022, 0x142c},
	{0x00000000, 0x1430},
	{0x00000000, 0x1434},
	{0x00000000, 0x1438},
	{0x00000000, 0x143c},
	{0x00040002, 0x1440},
	{0x00000011, 0x1444},
	{0x00000002, 0x1448},
	{0x00000000, 0x144c},
	{0x00000000, 0x1450},
	{0x00000000, 0x1454},
	{0x00000000, 0x1458},
	{0x00000000, 0x145c},
	{0x00040002, 0x1480},
	{0x00000011, 0x1484},
	{0x00000002, 0x1488},
	{0x00000000, 0x148c},
	{0x00000000, 0x1490},
	{0x00000000, 0x1494},
	{0x00000000, 0x1498},
	{0x00000000, 0x149c},
	{0x00000000, 0x14fc},
	{0x00000000, 0x1504},
	{0x00000000, 0x1518},
	{0x00000000, 0x151c},
	{0x00000000, 0x1520},
	{0x00000000, 0x1584},
	{0x00000000, 0x1598},
	{0x00000000, 0x159c},
	{0x00000000, 0x1600},
	{0x00000000, 0x1604},
	{0x00000000, 0x1608},
	{0x00000000, 0x160c},
	{0x0000002a, 0x1610},
	{0x00000026, 0x1614},
	{0x00000618, 0x1618},
	{0x000006bc, 0x161c},
	{0x00000029, 0x1620},
	{0x00000023, 0x1624},
	{0x0000063e, 0x1628},
	{0x00000750, 0x162c},
	{0x00000001, 0x1630},
	{0x00000300, 0x1634},
	{0x00000100, 0x1638},
	{0x00000009, 0x1640},
	{0x00000000, 0x1644},
	{0x00000000, 0x165c},
	{0x00000000, 0x1660},
	{0x00000000, 0x167c},
	{0x00000000, 0x1680},
	{0x00000000, 0x1684},
	{0x00000000, 0x1688},
	{0x00000000, 0x168c},
	{0x0000002a, 0x1690},
	{0x00000026, 0x1694},
	{0x00000618, 0x1698},
	{0x000006bc, 0x169c},
	{0x00000029, 0x16a0},
	{0x00000023, 0x16a4},
	{0x0000063e, 0x16a8},
	{0x00000750, 0x16ac},
	{0x00000001, 0x16b0},
	{0x00000300, 0x16b4},
	{0x00000100, 0x16b8},
	{0x00000009, 0x16c0},
	{0x00000000, 0x16c4},
	{0x00000000, 0x16dc},
	{0x00000000, 0x16e0},
	{0x00000000, 0x16fc},
	{0x00000000, 0x1700},
	{0x00000004, 0x1704},
	{0x00000008, 0x1708},
	{0x0000000c, 0x170c},
	{0x00000010, 0x1710},
	{0x00000014, 0x1714},
	{0x00000018, 0x1718},
	{0x0000001c, 0x171c},
	{0x00000020, 0x1720},
	{0x00000024, 0x1724},
	{0x00000028, 0x1728},
	{0x0000002c, 0x172c},
	{0x00000030, 0x1730},
	{0x00000034, 0x1734},
	{0x00010038, 0x1738},
	{0x0003003c, 0x173c},
	{0x00030040, 0x1740},
	{0x00040044, 0x1744},
	{0x00040048, 0x1748},
	{0x0004004c, 0x174c},
	{0x000e0050, 0x1750},
	{0x00100054, 0x1754},
	{0x00340058, 0x1758},
	{0x0046005c, 0x175c},
	{0x02a30060, 0x1760},
	{0x02ee0064, 0x1764},
	{0x032f0068, 0x1768},
	{0x03e0006c, 0x176c},
	{0x03f60070, 0x1770},
	{0x03fa0074, 0x1774},
	{0x03fe0078, 0x1778},
	{0x03fe007c, 0x177c},
	{0x03ff0080, 0x1780},
	{0x00000004, 0x1804},
	{0x00000008, 0x1808},
	{0x0000000c, 0x180c},
	{0x00000010, 0x1810},
	{0x00000014, 0x1814},
	{0x00000018, 0x1818},
	{0x0000001c, 0x181c},
	{0x00000020, 0x1820},
	{0x00000024, 0x1824},
	{0x00000028, 0x1828},
	{0x0000002c, 0x182c},
	{0x00000030, 0x1830},
	{0x00000034, 0x1834},
	{0x00010038, 0x1838},
	{0x0003003c, 0x183c},
	{0x00030040, 0x1840},
	{0x00040044, 0x1844},
	{0x00040048, 0x1848},
	{0x0004004c, 0x184c},
	{0x000e0050, 0x1850},
	{0x00100054, 0x1854},
	{0x00340058, 0x1858},
	{0x0046005c, 0x185c},
	{0x02a30060, 0x1860},
	{0x02ee0064, 0x1864},
	{0x032f0068, 0x1868},
	{0x03e0006c, 0x186c},
	{0x03f60070, 0x1870},
	{0x03fa0074, 0x1874},
	{0x03fe0078, 0x1878},
	{0x03fe007c, 0x187c},
	{0x03ff0080, 0x1880},
	{0x00000000, 0x1900},
	{0x00000001, 0x1904},
	{0x00000001, 0x1908},
	{0x00000002, 0x190c},
	{0x00000002, 0x1910},
	{0x00000000, 0x1914},
	{0x00000000, 0x1918},
	{0x00000001, 0x191c},
	{0x00000000, 0x1920},
	{0x00000000, 0x1924},
	{0x00000001, 0x1928},
	{0x0000008f, 0x192c},
	{0x00000000, 0x1930},
	{0x00000042, 0x1934},
	{0x00000185, 0x1938},
	{0x00000001, 0x193c},
	{0x00000000, 0x1940},
	{0x00000005, 0x1944},
	{0x00000006, 0x1948},
	{0x00000006, 0x194c},
	{0x0000000c, 0x1950},
	{0x00000026, 0x1954},
	{0x00000026, 0x1958},
	{0x00000014, 0x195c},
	{0x00000012, 0x1960},
	{0x0000002a, 0x1964},
	{0x00000009, 0x1968},
	{0x00000044, 0x196c},
	{0x0000000c, 0x1970},
	{0x00000030, 0x1974},
	{0x00000001, 0x1978},
	{0x00000000, 0x197c},
	{0x00000000, 0x1990},
	{0x00000000, 0x1994},
	{0x00000000, 0x1998},
	{0x00000001, 0x1c00},
	{0x0000022b, 0x1c04},
	{0x000000dd, 0x1c08},
	{0x00000110, 0x1c0c},
	{0x00000002, 0x1c10},
	{0x0000022b, 0x1c14},
	{0x000000dd, 0x1c18},
	{0x00000110, 0x1c1c},
	{0x00000002, 0x1c20},
	{0x00000001, 0x1c30},
	{0x00000123, 0x1c34},
	{0x00000178, 0x1c38},
	{0x00000015, 0x1c3c},
	{0x00000002, 0x1c40},
	{0x00000175, 0x1c44},
	{0x000001d3, 0x1c48},
	{0x00000072, 0x1c4c},
	{0x0000001a, 0x1c50},
	{0x00000001, 0x1c54},
	{0x00000015, 0x1c58},
	{0x000000b7, 0x1c5c},
	{0x00000055, 0x1c60},
	{0x00000015, 0x1c64},
	{0x00000002, 0x1c68},
	{0x00000000, 0x1c6c},
	{0x00000000, 0x1c70},
	{0x00000001, 0x1c74},
	{0x00000042, 0x1c78},
	{0x00000007, 0x1c7c},
	{0x0000000b, 0x1c80},
	{0x00000002, 0x1c84},
	{0x000001d0, 0x1c88},
	{0x0000031d, 0x1c8c},
	{0x00000124, 0x1c90},
	{0x00000000, 0x1c94},
	{0x00000003, 0x1c98},
	{0x00000192, 0x1c9c},
	{0x00000345, 0x1ca0},
	{0x00000134, 0x1ca4},
	{0x00000019, 0x1ca8},
	{0x00000000, 0x1cac},
	{0x00000000, 0x1cb0},
	{0x00000001, 0x1cb4},
	{0x00000000, 0x1cb8},
	{0x0000002a, 0x1cbc},
	{0x000000fb, 0x1cc0},
	{0x00000016, 0x1cc4},
	{0x00000000, 0x1cc8},
	{0x000000fe, 0x1ccc},
	{0x0000010a, 0x1cd0},
	{0x0000018e, 0x1cd4},
	{0x00000000, 0x1cd8},
	{0x00000002, 0x1cdc},
	{0x00000183, 0x1ce0},
	{0x0000034c, 0x1ce4},
	{0x00000046, 0x1ce8},
	{0x00000007, 0x1cec},
	{0x00000000, 0x1cf0},
	{0x00000001, 0x1cf4},
	{0x00000001, 0x1cf8},
	{0x00000001, 0x1cfc},
	{0x00000000, 0x1d00},
	{0x00000000, 0x1d04},
	{0x00000000, 0x1d08},
	{0x00000000, 0x1d0c},
	{0x00000000, 0x1d10},
	{0x00000000, 0x1d14},
	{0x00000000, 0x1d18},
	{0x00000000, 0x1d1c},
	{0x00000000, 0x1d20},
	{0x00000000, 0x1d24},
	{0x00000000, 0x1d28},
	{0x00000180, 0x1d2c},
	{0x000178e4, 0x1d30},
	{0x00000057, 0x1d34},
	{0x00000130, 0x1d38},
	{0x00000019, 0x1d3c},
	{0x00000001, 0x1d40},
	{0x00000001, 0x1d44},
	{0x00000050, 0x1d48},
	{0x00012c0a, 0x1d4c},
	{0x00000159, 0x1d50},
	{0x000000e0, 0x1d54},
	{0x0000001d, 0x1d58},
	{0x00000001, 0x1d5c},
	{0x00000001, 0x1d60},
	{0x00000027, 0x1d64},
	{0x0001fef5, 0x1d68},
	{0x000002c3, 0x1d6c},
	{0x00000130, 0x1d70},
	{0x00000009, 0x1d74},
	{0x00000000, 0x1d78},
	{0x00000000, 0x1d7c},
	{0x00000002, 0x1d80},
	{0x0000000c, 0x1d84},
	{0x00000003, 0x1d88},
	{0x00000003, 0x1d8c},
	{0x00000004, 0x1d90},
	{0x00000003, 0x1d94},
	{0x00000003, 0x1d98},
	{0x0000000f, 0x1d9c},
	{0x00000005, 0x1da0},
	{0x00000001, 0x1da4},
	{0x00000001, 0x1da8},
	{0x00000001, 0x1dac},
	{0x00000001, 0x1db0},
	{0x00000001, 0x1db4},
	{0x00000000, 0x1db8},
	{0x00000000, 0x1dbc},
	{0x00000000, 0x1dc0},
	{0x00000001, 0x1dc4},
	{0x00001bb8, 0x1dc8},
	{0x00001ed6, 0x1dcc},
	{0x000020e2, 0x1dd0},
	{0x00000000, 0x1dd4},
	{0x00000000, 0x1de0},
	{0x00000007, 0x1de4},
	{0x00000004, 0x1de8},
	{0x00000001, 0x1dec},
	{0x00000001, 0x1df0},
	{0x00000000, 0x1df4},
	{0x00000001, 0x1df8},
	{0x00000000, 0x1dfc},
	{0x00000001, 0x1e00},
	{0x00000000, 0x1e04},
	{0x00000001, 0x1e08},
	{0x00001a67, 0x1e0c},
	{0x000026e7, 0x1e10},
	{0x000039b2, 0x1e14},
	{0x00000000, 0x1e18},
	{0x00000004, 0x1e24},
	{0x00000003, 0x1e28},
	{0x00000004, 0x1e2c},
	{0x00000004, 0x1e30},
	{0x00000002, 0x1e34},
	{0x00000047, 0x1e38},
	{0x0000000d, 0x1e3c},
	{0x00000004, 0x1e40},
	{0x00000002, 0x1e44},
	{0x00000047, 0x1e48},
	{0x0000000d, 0x1e4c},
	{0x00000000, 0x1e50},
	{0x00000026, 0x1e54},
	{0x00000000, 0x1e58},
	{0x00000039, 0x1e5c},
	{0x00000009, 0x1e60},
	{0x00000016, 0x1e64},
	{0x00000008, 0x1e68},
	{0x00000037, 0x1e6c},
	{0x00000009, 0x1e70},
	{0x0000000a, 0x1e74},
	{0x00000002, 0x1e78},
	{0x00000043, 0x1e7c},
	{0x00000007, 0x1e80},
	{0x00000028, 0x1e84},
	{0x00000004, 0x1e88},
	{0x0000003d, 0x1e8c},
	{0x00000009, 0x1e90},
	{0x00000000, 0x1e94},
	{0x00000026, 0x1e98},
	{0x00000000, 0x1e9c},
	{0x00000039, 0x1ea0},
	{0x00000009, 0x1ea4},
	{0x00000016, 0x1ea8},
	{0x00000008, 0x1eac},
	{0x00000037, 0x1eb0},
	{0x00000009, 0x1eb4},
	{0x0000000a, 0x1eb8},
	{0x00000002, 0x1ebc},
	{0x00000043, 0x1ec0},
	{0x00000007, 0x1ec4},
	{0x00000028, 0x1ec8},
	{0x00000004, 0x1ecc},
	{0x0000003d, 0x1ed0},
	{0x00000009, 0x1ed4},
	{0x00000016, 0x1ed8},
	{0x00000002, 0x1edc},
	{0x0000000a, 0x1ee0},
	{0x00000004, 0x1ee4},
	{0x00000037, 0x1ee8},
	{0x0000000d, 0x1eec},
	{0x00000016, 0x1ef0},
	{0x00000002, 0x1ef4},
	{0x0000000a, 0x1ef8},
	{0x00000004, 0x1efc},
	{0x00000037, 0x1f00},
	{0x0000000d, 0x1f04},
	{0x00000001, 0x1f08},
	{0x00000016, 0x1f0c},
	{0x00000002, 0x1f10},
	{0x0000000e, 0x1f14},
	{0x00000002, 0x1f18},
	{0x000001f4, 0x1f1c},
	{0x00000000, 0x1f20},
	{0x00000001, 0x1f24},
	{0x00000004, 0x1f28},
	{0x00000001, 0x1f2c},
	{0x00000016, 0x1f30},
	{0x00000002, 0x1f34},
	{0x0000000e, 0x1f38},
	{0x00000002, 0x1f40},
	{0x000001f4, 0x1f44},
	{0x00000000, 0x1f48},
	{0x00000001, 0x1f4c},
	{0x00000004, 0x1f50},
	{0x00000000, 0x1f54},
	{0x00000000, 0x1f60},
	{0x00000000, 0x1f64},
	/* {0x00000001, 0x0820}, */ /* LIC */
	/* {0x00f00140, 0x0824}, */ /* LIC */
	/* {0x003c0140, 0x0828}, */ /* LIC */
	/* {0x0000100b, 0x082c}, */ /* LIC */
	/* {0x00000001, 0x2000}, */
	/* {0x00000002, 0x2104}, */
	/* {0x00000140, 0x2108}, */
	/* {0x0000003c, 0x210c}, */
	/* {0x00000190, 0x2110}, */
	/* {0xc0000000, 0x2114}, */
	/* {0x00000001, 0x2100}, */ /* MPD_IMG_ENABLE */
	/* {0x00000000, 0x2404}, */ /* DMA_PDSTAT_0 */
	/* {0x00000200, 0x2408}, */ /* DMA_PDSTAT_0 */
	/* {0x00000007, 0x240c}, */ /* DMA_PDSTAT_0 */
	/* {0x00000200, 0x2410}, */ /* DMA_PDSTAT_0 */
	/* {0xc000bb80, 0x2414}, */ /* DMA_PDSTAT_0 */
	/* {0x00000001, 0x2400}, */ /* DMA_PDSTAT_0_ENABLE */
	/* {0x00000000, 0x2200}, */ /* DMA_DEPTH_IMG_ENABLE */
	/* {0x00000000, 0x2300}, */
	/* {0x00000001, 0x0900}, */ /* CINFIFO OUTPUT */
	/* {0x00f00140, 0x0904}, */ /* CINFIFO OUTPUT */
	/* {0x00000001, 0x4014}, */ /* COREX */
	/* {0x00000001, 0x4018}, */ /* COREX */
	/* {0x00000002, 0x0800}, */ /* LIC_OPERATION_MODE: single */
	/* {0x00000001, 0x0804}, */ /* LIC */
	/* {0x00000b4e, 0x0810}, */ /* LIC */
	/* {0x00000000, 0x0814}, */ /* LIC */
	/* {0x00000001, 0x0084}, */
	/* {0x00000001, 0x0110}, */ /* CONTINT */
	/* {0x00000002, 0x0110}, */ /* CONTINT */
};

#define SDC_WIDTH_HD	(1280)
#define SDC_WIDTH_FHD	(2016)

/*
 * SDC_COMP_WIDTH for PDP v3.1
 *  : ALIGN(Sensor out width * bitsperpixel / 8 * compression rate, 16) / 2
 *  e.g)
 * 	FHD sensor out width: RAW10 2016px
 *	SDC compression rate: 70%
 *
 *	SDC_COMP_WDITH = ALIGN(2016 * 10 / 8 * 0.7, 16) / 2 = 888
 */
#define SDC_COMP_WIDTH_FHD_50	(632)
#define SDC_COMP_WIDTH_FHD_70	(888)

const struct is_pdp_reg pdp_sdc_setfile_hd[] =  {
	{0x00094301, 0xac00},
	{0x01400140, 0xac04},
	{0x000000c8, 0xac08},
	{0x00c800c8, 0xac0c},
#if defined(SDC_HEADER_GEN)
	{0x050002d2, 0xac10},
#else
	{0x050002d0, 0xac10},
#endif
	{0x05060702, 0xac14},
	{0x0000000c, 0xac18},
#if defined(SDC_HEADER_GEN)
	{0x0b480004, 0xac1c},
#else
	{0x0b400004, 0xac1c},
#endif
	{0x000001c0, 0xac20},
	{0x000000a0, 0xac24},
	{0x000000c0, 0xac28},
	{0x32210000, 0xac2c},
	{0x00001223, 0xac30},
	{0x32210000, 0xac34},
	{0x00001223, 0xac38},
	{0x21000000, 0xac3c},
	{0x00000012, 0xac40},
	{0x21000000, 0xac44},
	{0x00000012, 0xac48},
	{0x10000000, 0xac4c},
	{0x00000001, 0xac50},
	{0x10000000, 0xac54},
	{0x00000001, 0xac58},
	{0x10000000, 0xac5c},
	{0x00000001, 0xac60},
	{0x10000000, 0xac64},
	{0x00000001, 0xac68},
	{0x21000000, 0xac6c},
	{0x00000012, 0xac70},
	{0x21000000, 0xac74},
	{0x00000012, 0xac78},
	{0x32210000, 0xac7c},
	{0x00001223, 0xac80},
	{0x32210000, 0xac84},
	{0x00001223, 0xac88},
	{0x00000000, 0xac8c},
	{0x00000000, 0xac90},
	{0x00000014, 0xac94},
	{0x048fffff, 0xac98},
	{0x00000000, 0xac9c},
	{0x00000000, 0xaca0},
	{0x00000018, 0xaca4},
	{0x050fffff, 0xaca8},
	{0x00000000, 0xacac},
	{0x00000000, 0xacb0},
	{0x00000018, 0xacb4},
	{0x060fffff, 0xacb8},
	{0x00000000, 0xacbc},
	{0x00000000, 0xacc0},
	{0x00000020, 0xacc4},
	{0x060fffff, 0xacc8},
	{0x00000000, 0xaccc},
	{0x00000000, 0xacd0},
	{0x00000030, 0xacd4},
	{0x080fffff, 0xacd8},
	{0x0000000f, 0xacdc},
	{0x0000000f, 0xace0},
	{0x0000000f, 0xace4},
	{0x00000000, 0xace8},
	{0x00000000, 0xacec},
	{0x00120028, 0xacf0},
	{0x0000003c, 0xacf4},
	{0x00030000, 0xacf8}, /* timeout value for HW hang detecting */
	{0x00030000, 0xacfc}, /* timeout value for HW hang detecting */
	{0x00030000, 0xad00}, /* timeout value for HW hang detecting */
	{0x00030000, 0xad04}, /* timeout value for HW hang detecting */
	{0x00000000, 0xad08},
	{0x00000000, 0xad0c},
	{0x000000ff, 0xad10}, /* PAD(dummy data) generating in HW hang case */
	{0x00000000, 0xad14},
	{0x00000000, 0xad18},
};

const struct is_pdp_reg pdp_sdc_setfile_fhd[] =  {
	{0x00094301, 0xac00},
	{0x01f801f8, 0xac04},
	{0x000000c8, 0xac08},
	{0x013b013b, 0xac0c},
#if defined(SDC_HEADER_GEN)
	{0x07e00470, 0xac10},
#else
	{0x07e0046e, 0xac10},
#endif
	{0x05060702, 0xac14},
	{0x0000000c, 0xac18},
#if defined(SDC_HEADER_GEN)
	{0x11c00004, 0xac1c},
#else
	{0x11b80004, 0xac1c},
#endif
	{0x000001c0, 0xac20},
	{0x000000a0, 0xac24},
	{0x000000c0, 0xac28},
	{0x32210000, 0xac2c},
	{0x00001223, 0xac30},
	{0x32210000, 0xac34},
	{0x00001223, 0xac38},
	{0x21000000, 0xac3c},
	{0x00000012, 0xac40},
	{0x21000000, 0xac44},
	{0x00000012, 0xac48},
	{0x10000000, 0xac4c},
	{0x00000001, 0xac50},
	{0x10000000, 0xac54},
	{0x00000001, 0xac58},
	{0x10000000, 0xac5c},
	{0x00000001, 0xac60},
	{0x10000000, 0xac64},
	{0x00000001, 0xac68},
	{0x21000000, 0xac6c},
	{0x00000012, 0xac70},
	{0x21000000, 0xac74},
	{0x00000012, 0xac78},
	{0x32210000, 0xac7c},
	{0x00001223, 0xac80},
	{0x32210000, 0xac84},
	{0x00001223, 0xac88},
	{0x00000000, 0xac8c},
	{0x00000000, 0xac90},
	{0x00000014, 0xac94},
	{0x048fffff, 0xac98},
	{0x00000000, 0xac9c},
	{0x00000000, 0xaca0},
	{0x00000018, 0xaca4},
	{0x050fffff, 0xaca8},
	{0x00000000, 0xacac},
	{0x00000000, 0xacb0},
	{0x00000018, 0xacb4},
	{0x060fffff, 0xacb8},
	{0x00000000, 0xacbc},
	{0x00000000, 0xacc0},
	{0x00000020, 0xacc4},
	{0x060fffff, 0xacc8},
	{0x00000000, 0xaccc},
	{0x00000000, 0xacd0},
	{0x00000030, 0xacd4},
	{0x080fffff, 0xacd8},
	{0x0000000f, 0xacdc},
	{0x0000000f, 0xace0},
	{0x0000000f, 0xace4},
	{0x00000000, 0xace8},
	{0x00000000, 0xacec},
	{0x00120040, 0xacf0},
	{0x0000005f, 0xacf4},
	{0x00000000, 0xacf8}, /* timeout value for HW hang detecting */
	{0x00000000, 0xacfc}, /* timeout value for HW hang detecting */
	{0x00000000, 0xad00}, /* timeout value for HW hang detecting */
	{0x00000000, 0xad04}, /* timeout value for HW hang detecting */
	{0x00000000, 0xad08},
	{0x00000000, 0xad0c},
	{0x000000ff, 0xad10}, /* PAD(dummy data) generating in HW hang case */
	{0x00000000, 0xad14},
	{0x00000000, 0xad18},
};

const struct is_pdp_reg pdp_sdc_setfile_fhd_70[] =  {
	{0x00094301, 0xac00},
	{0x01f801f8, 0xac04},
	{0x00000000, 0xac08},
	{0x01b901b9, 0xac0c},
#if defined(SDC_HEADER_GEN)
	{0x07e00470, 0xac10},
#else
	{0x07e0046e, 0xac10},
#endif
	{0x05060702, 0xac14},
	{0x0000000c, 0xac18},
#if defined(SDC_HEADER_GEN)
	{0x11c00004, 0xac1c},
#else
	{0x11b80004, 0xac1c},
#endif
	{0x000001c0, 0xac20},
	{0x000000a0, 0xac24},
	{0x000000c0, 0xac28},
	{0x33333333, 0xac2c},
	{0x33333333, 0xac30},
	{0x33333333, 0xac34},
	{0x33333333, 0xac38},
	{0x33333333, 0xac3c},
	{0x33333333, 0xac40},
	{0x33333333, 0xac44},
	{0x33333333, 0xac48},
	{0x33333333, 0xac4c},
	{0x33333333, 0xac50},
	{0x33333333, 0xac54},
	{0x33333333, 0xac58},
	{0x33333333, 0xac5c},
	{0x33333333, 0xac60},
	{0x33333333, 0xac64},
	{0x33333333, 0xac68},
	{0x33333333, 0xac6c},
	{0x33333333, 0xac70},
	{0x33333333, 0xac74},
	{0x33333333, 0xac78},
	{0x33333333, 0xac7c},
	{0x33333333, 0xac80},
	{0x33333333, 0xac84},
	{0x33333333, 0xac88},
	{0x00000000, 0xac8c},
	{0x00000000, 0xac90},
	{0x00000018, 0xac94},
	{0x00000000, 0xac98},
	{0x00000000, 0xac9c},
	{0x00000000, 0xaca0},
	{0x0000001c, 0xaca4},
	{0x00000000, 0xaca8},
	{0x00000000, 0xacac},
	{0x00000000, 0xacb0},
	{0x0000001c, 0xacb4},
	{0x00000000, 0xacb8},
	{0x00000000, 0xacbc},
	{0x00000000, 0xacc0},
	{0x0000001c, 0xacc4},
	{0x00000000, 0xacc8},
	{0x00000000, 0xaccc},
	{0x00000000, 0xacd0},
	{0x0000001c, 0xacd4},
	{0x00000000, 0xacd8},
	{0x0000000f, 0xacdc},
	{0x0000000f, 0xace0},
	{0x0000000f, 0xace4},
	{0x0000000f, 0xace8},
	{0x0000000f, 0xacec},
	{0x00120040, 0xacf0},
	{0x0000005f, 0xacf4},
	{0x00000000, 0xacf8}, /* timeout value for HW hang detecting */
	{0x00000000, 0xacfc}, /* timeout value for HW hang detecting */
	{0x00000000, 0xad00}, /* timeout value for HW hang detecting */
	{0x00000000, 0xad04}, /* timeout value for HW hang detecting */
	{0x00000000, 0xad08},
	{0x00000000, 0xad0c},
	{0x000000ff, 0xad10}, /* PAD(dummy data) generating in HW hang case */
	{0x00000000, 0xad14},
	{0x00000000, 0xad18},
};

#endif
