/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  reg [21:0] celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  reg [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [6:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [19:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_15z;
  wire [18:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_3z[1] ? in_data[106] : celloutsig_1_0z;
  assign celloutsig_0_10z = !(celloutsig_0_7z[6] ? celloutsig_0_7z[6] : celloutsig_0_8z[0]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z[1] | celloutsig_0_0z) & (in_data[12] | celloutsig_0_3z));
  assign celloutsig_0_11z = ~((celloutsig_0_9z[7] | celloutsig_0_8z[3]) & (celloutsig_0_8z[3] | celloutsig_0_7z[8]));
  assign celloutsig_1_5z = celloutsig_1_2z | ~(celloutsig_1_4z);
  assign celloutsig_0_0z = in_data[57] ^ in_data[51];
  assign celloutsig_1_2z = in_data[180] ^ celloutsig_1_1z[4];
  assign celloutsig_0_14z = celloutsig_0_4z ^ celloutsig_0_13z;
  assign celloutsig_1_3z = { in_data[108:106], celloutsig_1_2z } + { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_5z = { in_data[8:6], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z } + { celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_9z[9:0], celloutsig_0_2z, celloutsig_0_10z } + { celloutsig_0_15z[15:3], celloutsig_0_14z };
  assign celloutsig_0_22z = { celloutsig_0_17z[7:2], celloutsig_0_21z } + celloutsig_0_15z[7:1];
  assign celloutsig_0_44z = { celloutsig_0_15z[12:7], celloutsig_0_11z } / { 1'h1, celloutsig_0_22z[5:1], celloutsig_0_20z };
  assign celloutsig_0_7z = { celloutsig_0_5z[19:12], celloutsig_0_6z } / { 1'h1, in_data[33:30], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z } / { 1'h1, in_data[20:5] };
  assign celloutsig_1_0z = in_data[137:132] == in_data[165:160];
  assign celloutsig_0_43z = { celloutsig_0_29z[3:0], celloutsig_0_13z, celloutsig_0_25z } >= { celloutsig_0_7z[7], celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_13z };
  assign celloutsig_0_21z = in_data[89:83] > { celloutsig_0_9z[9:4], celloutsig_0_11z };
  assign celloutsig_1_8z = in_data[140:134] && in_data[190:184];
  assign celloutsig_0_13z = celloutsig_0_8z[0] & ~(celloutsig_0_9z[0]);
  assign celloutsig_0_25z = celloutsig_0_17z[8] & ~(celloutsig_0_17z[18]);
  assign celloutsig_1_9z = { in_data[188], celloutsig_1_7z[2:1], celloutsig_1_7z[1] } % { 1'h1, celloutsig_1_3z[2:0] };
  assign celloutsig_1_11z = celloutsig_1_3z[3:1] * { in_data[186:185], celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_1z[1], celloutsig_1_3z, celloutsig_1_0z } * { in_data[120], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_1z[3] ? celloutsig_0_5z[5:2] : { celloutsig_0_5z[9], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_9z = - { celloutsig_0_1z[8:0], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_16z = - celloutsig_0_5z[19:5];
  assign celloutsig_0_28z = - in_data[57:54];
  assign celloutsig_1_12z = ~ celloutsig_1_3z[2:0];
  assign celloutsig_1_18z = ~ celloutsig_1_16z[12:10];
  assign celloutsig_0_26z = ~ celloutsig_0_2z;
  assign celloutsig_0_3z = | in_data[35:33];
  assign celloutsig_1_19z = | { celloutsig_1_9z[2:0], celloutsig_1_8z };
  assign celloutsig_0_6z = | celloutsig_0_1z[7:2];
  assign celloutsig_1_16z = { in_data[120:111], celloutsig_1_11z, celloutsig_1_15z } - { celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_2z = celloutsig_0_1z[8:6] - { in_data[73], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[152:148] ~^ in_data[136:132];
  assign celloutsig_0_29z = { celloutsig_0_17z[10:9], celloutsig_0_28z } ~^ in_data[8:3];
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 10'h000;
    else if (!celloutsig_1_19z) celloutsig_0_1z = { in_data[83:78], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_17z = 22'h000000;
    else if (celloutsig_1_19z) celloutsig_0_17z = { celloutsig_0_16z[12:2], celloutsig_0_9z };
  assign celloutsig_0_20z = ~((celloutsig_0_17z[20] & celloutsig_0_5z[3]) | (celloutsig_0_18z[7] & celloutsig_0_13z));
  assign celloutsig_1_7z[2:1] = ~ { celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_7z[0] = celloutsig_1_7z[1];
  assign { out_data[130:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
