{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656597834127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656597834127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 22:03:54 2022 " "Processing started: Thu Jun 30 22:03:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656597834127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656597834127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX7000CPU-GEN2-5-ALC -c ALC " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX7000CPU-GEN2-5-ALC -c ALC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656597834127 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1656597834378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl-files/ualu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file hdl-files/ualu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uALU-uALU_arch " "Found design unit 1: uALU-uALU_arch" {  } { { "HDL-Files/uALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/uALU.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656597834651 ""} { "Info" "ISGN_ENTITY_NAME" "1 uALU " "Found entity 1: uALU" {  } { { "HDL-Files/uALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/uALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656597834651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656597834651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl-files/alu.verilog 6 6 " "Found 6 design units, including 6 entities, in source file hdl-files/alu.verilog" { { "Info" "ISGN_ENTITY_NAME" "1 Circuit74181b " "Found entity 1: Circuit74181b" {  } { { "HDL-Files/ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALU.verilog" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656597834653 ""} { "Info" "ISGN_ENTITY_NAME" "2 TopLevel74181b " "Found entity 2: TopLevel74181b" {  } { { "HDL-Files/ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALU.verilog" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656597834653 ""} { "Info" "ISGN_ENTITY_NAME" "3 Emodule " "Found entity 3: Emodule" {  } { { "HDL-Files/ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALU.verilog" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656597834653 ""} { "Info" "ISGN_ENTITY_NAME" "4 Dmodule " "Found entity 4: Dmodule" {  } { { "HDL-Files/ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALU.verilog" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656597834653 ""} { "Info" "ISGN_ENTITY_NAME" "5 CLAmodule " "Found entity 5: CLAmodule" {  } { { "HDL-Files/ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALU.verilog" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656597834653 ""} { "Info" "ISGN_ENTITY_NAME" "6 Summodule " "Found entity 6: Summodule" {  } { { "HDL-Files/ALU.verilog" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALU.verilog" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656597834653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656597834653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl-files/logic.vhdl 4 2 " "Found 4 design units, including 2 entities, in source file hdl-files/logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexHex_Bus_Driver-HexHex_Bus_Driver_beh " "Found design unit 1: HexHex_Bus_Driver-HexHex_Bus_Driver_beh" {  } { { "HDL-Files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/logic.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656597834655 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 D_flip_flop-DFF_arch " "Found design unit 2: D_flip_flop-DFF_arch" {  } { { "HDL-Files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/logic.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656597834655 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexHex_Bus_Driver " "Found entity 1: HexHex_Bus_Driver" {  } { { "HDL-Files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/logic.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656597834655 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_flip_flop " "Found entity 2: D_flip_flop" {  } { { "HDL-Files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/logic.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656597834655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656597834655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl-files/alc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file hdl-files/alc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALC-Hardware " "Found design unit 1: ALC-Hardware" {  } { { "HDL-Files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656597834657 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALC " "Found entity 1: ALC" {  } { { "HDL-Files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656597834657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656597834657 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALC " "Elaborating entity \"ALC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656597834700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop D_flip_flop:CLKFLOP " "Elaborating entity \"D_flip_flop\" for hierarchy \"D_flip_flop:CLKFLOP\"" {  } { { "HDL-Files/ALC.vhdl" "CLKFLOP" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656597834702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexHex_Bus_Driver HexHex_Bus_Driver:ALU_Buffer " "Elaborating entity \"HexHex_Bus_Driver\" for hierarchy \"HexHex_Bus_Driver:ALU_Buffer\"" {  } { { "HDL-Files/ALC.vhdl" "ALU_Buffer" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656597834703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uALU uALU:mainALU " "Elaborating entity \"uALU\" for hierarchy \"uALU:mainALU\"" {  } { { "HDL-Files/ALC.vhdl" "mainALU" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656597834706 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "uALU:mainALU\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"uALU:mainALU\|Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656597834733 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1656597834733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656597834758 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uALU:mainALU\|lpm_add_sub:Add0 " "Instantiated megafunction \"uALU:mainALU\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656597834758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656597834758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656597834758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656597834758 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1656597834758 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[2\] uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[2\]\", which is child of megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656597834774 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:oflow_node uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656597834787 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:result_node uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[2\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656597834788 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[1\] uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\|addcore:adder\[1\]\", which is child of megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656597834791 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uALU:mainALU\|lpm_add_sub:Add0\|look_add:look_ahead_unit uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 263 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656597834812 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uALU:mainALU\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656597834824 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uALU:mainALU\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs uALU:mainALU\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"uALU:mainALU\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/program files/altera/13.0sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656597834825 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "16 " "Ignored 16 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "16 " "Ignored 16 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1656597834880 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1656597834880 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "D_flip_flop:CLKFLOP\|Q interntalCLK " "Converted the fan-out from the tri-state buffer \"D_flip_flop:CLKFLOP\|Q\" to the node \"interntalCLK\" into an OR gate" {  } { { "HDL-Files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/logic.vhdl" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656597834883 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "D_flip_flop:CLKFLOP\|Qnot D_flip_flop:CLKFLOP\|Q " "Converted the fan-out from the tri-state buffer \"D_flip_flop:CLKFLOP\|Qnot\" to the node \"D_flip_flop:CLKFLOP\|Q\" into an OR gate" {  } { { "HDL-Files/logic.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/logic.vhdl" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1656597834883 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1656597834883 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2CData " "No output dependent on input pin \"I2CData\"" {  } { { "HDL-Files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656597835591 "|ALC|I2CData"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I2CCLK " "No output dependent on input pin \"I2CCLK\"" {  } { { "HDL-Files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656597835591 "|ALC|I2CCLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1656597835591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656597835592 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656597835592 ""} { "Info" "ICUT_CUT_TM_MCELLS" "94 " "Implemented 94 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1656597835592 ""} { "Info" "ICUT_CUT_TM_SEXPS" "35 " "Implemented 35 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1656597835592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656597835592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656597835633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 22:03:55 2022 " "Processing ended: Thu Jun 30 22:03:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656597835633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656597835633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656597835633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656597835633 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656597836476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656597836476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 22:03:56 2022 " "Processing started: Thu Jun 30 22:03:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656597836476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656597836476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MAX7000CPU-GEN2-5-ALC -c ALC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MAX7000CPU-GEN2-5-ALC -c ALC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656597836476 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656597836540 ""}
{ "Info" "0" "" "Project  = MAX7000CPU-GEN2-5-ALC" {  } {  } 0 0 "Project  = MAX7000CPU-GEN2-5-ALC" 0 0 "Fitter" 0 0 1656597836540 ""}
{ "Info" "0" "" "Revision = ALC" {  } {  } 0 0 "Revision = ALC" 0 0 "Fitter" 0 0 1656597836540 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1656597836566 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALC EPM7128SLC84-15 " "Selected device EPM7128SLC84-15 for design \"ALC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656597836567 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1656597836582 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1656597836582 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1656597836582 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TMS " "Node \"TMS\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TMS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1656597836582 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1656597836582 ""}
{ "Warning" "WF7K_LCELL_INSERTED" "ALU_Regs " "Macrocell buffer inserted after node \"ALU_Regs\"" {  } { { "HDL-Files/ALC.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/ALC.vhdl" 14 -1 0 } }  } 0 163076 "Macrocell buffer inserted after node \"%1!s!\"" 0 0 "Fitter" 0 -1 1656597836583 ""}
{ "Warning" "WF7K_LCELL_INSERTED" "uALU:mainALU\|O\[15\]~202 " "Macrocell buffer inserted after node \"uALU:mainALU\|O\[15\]~202\"" {  } { { "HDL-Files/uALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/uALU.vhdl" 8 -1 0 } }  } 0 163076 "Macrocell buffer inserted after node \"%1!s!\"" 0 0 "Fitter" 0 -1 1656597836584 ""}
{ "Warning" "WF7K_LCELL_INSERTED" "uALU:mainALU\|O\[10\]~149 " "Macrocell buffer inserted after node \"uALU:mainALU\|O\[10\]~149\"" {  } { { "HDL-Files/uALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/uALU.vhdl" 8 -1 0 } }  } 0 163076 "Macrocell buffer inserted after node \"%1!s!\"" 0 0 "Fitter" 0 -1 1656597836584 ""}
{ "Warning" "WF7K_LCELL_INSERTED" "uALU:mainALU\|O\[9\]~155 " "Macrocell buffer inserted after node \"uALU:mainALU\|O\[9\]~155\"" {  } { { "HDL-Files/uALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/uALU.vhdl" 8 -1 0 } }  } 0 163076 "Macrocell buffer inserted after node \"%1!s!\"" 0 0 "Fitter" 0 -1 1656597836584 ""}
{ "Warning" "WF7K_LCELL_INSERTED" "uALU:mainALU\|O\[13\]~182 " "Macrocell buffer inserted after node \"uALU:mainALU\|O\[13\]~182\"" {  } { { "HDL-Files/uALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/uALU.vhdl" 8 -1 0 } }  } 0 163076 "Macrocell buffer inserted after node \"%1!s!\"" 0 0 "Fitter" 0 -1 1656597836584 ""}
{ "Warning" "WF7K_LCELL_INSERTED" "uALU:mainALU\|O\[11\]~164 " "Macrocell buffer inserted after node \"uALU:mainALU\|O\[11\]~164\"" {  } { { "HDL-Files/uALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/uALU.vhdl" 8 -1 0 } }  } 0 163076 "Macrocell buffer inserted after node \"%1!s!\"" 0 0 "Fitter" 0 -1 1656597836585 ""}
{ "Warning" "WF7K_LCELL_INSERTED" "uALU:mainALU\|O\[12\]~177 " "Macrocell buffer inserted after node \"uALU:mainALU\|O\[12\]~177\"" {  } { { "HDL-Files/uALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/uALU.vhdl" 8 -1 0 } }  } 0 163076 "Macrocell buffer inserted after node \"%1!s!\"" 0 0 "Fitter" 0 -1 1656597836585 ""}
{ "Warning" "WF7K_LCELL_INSERTED" "uALU:mainALU\|O\[14\]~196 " "Macrocell buffer inserted after node \"uALU:mainALU\|O\[14\]~196\"" {  } { { "HDL-Files/uALU.vhdl" "" { Text "E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/HDL-Files/uALU.vhdl" 8 -1 0 } }  } 0 163076 "Macrocell buffer inserted after node \"%1!s!\"" 0 0 "Fitter" 0 -1 1656597836585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656597836770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 22:03:56 2022 " "Processing ended: Thu Jun 30 22:03:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656597836770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656597836770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656597836770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656597836770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1656597837484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656597837484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 22:03:57 2022 " "Processing started: Thu Jun 30 22:03:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656597837484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1656597837484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MAX7000CPU-GEN2-5-ALC -c ALC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MAX7000CPU-GEN2-5-ALC -c ALC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1656597837484 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1656597837619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4500 " "Peak virtual memory: 4500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656597837749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 22:03:57 2022 " "Processing ended: Thu Jun 30 22:03:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656597837749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656597837749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656597837749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1656597837749 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1656597838314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1656597838614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656597838615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 22:03:58 2022 " "Processing started: Thu Jun 30 22:03:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656597838615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656597838615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MAX7000CPU-GEN2-5-ALC -c ALC " "Command: quartus_sta MAX7000CPU-GEN2-5-ALC -c ALC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656597838615 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1656597838689 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1656597838798 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1656597838804 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1656597838806 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "TimeQuest Timing Analyzer does not support the analysis of latches as synchronous elements for the currently selected device family." {  } {  } 0 335095 "TimeQuest Timing Analyzer does not support the analysis of latches as synchronous elements for the currently selected device family." 0 0 "Quartus II" 0 -1 1656597838815 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALC.sdc " "Synopsys Design Constraints File file not found: 'ALC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1656597838821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1656597838821 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_Select CLK_Select " "create_clock -period 1.000 -name CLK_Select CLK_Select" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1656597838821 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ALU_Regs ALU_Regs " "create_clock -period 1.000 -name ALU_Regs ALU_Regs" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1656597838821 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1656597838821 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1656597838823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1656597838829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.000 " "Worst-case setup slack is -12.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656597838830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656597838830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.000       -12.000 CLK_Select  " "  -12.000       -12.000 CLK_Select " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656597838830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656597838830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 5.000 " "Worst-case hold slack is 5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656597838831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656597838831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000         0.000 CLK_Select  " "    5.000         0.000 CLK_Select " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656597838831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656597838831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656597838832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1656597838833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.500 " "Worst-case minimum pulse width slack is -5.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656597838836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656597838836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.500       -33.000 ALU_Regs  " "   -5.500       -33.000 ALU_Regs " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656597838836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.500       -22.000 CLK_Select  " "   -5.500       -22.000 CLK_Select " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1656597838836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1656597838836 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1656597838859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1656597838873 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1656597838873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4508 " "Peak virtual memory: 4508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656597838905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 22:03:58 2022 " "Processing ended: Thu Jun 30 22:03:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656597838905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656597838905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656597838905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656597838905 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656597839627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656597839627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 22:03:59 2022 " "Processing started: Thu Jun 30 22:03:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656597839627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656597839627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MAX7000CPU-GEN2-5-ALC -c ALC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MAX7000CPU-GEN2-5-ALC -c ALC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656597839627 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "ALC.vho ALC_vhd.sdo E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/simulation/modelsim/ simulation " "Generated files \"ALC.vho\" and \"ALC_vhd.sdo\" in directory \"E:/Libraries/Documents/MAX7000CPU-GEN2.5/Firmware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "Quartus II" 0 -1 1656597839810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4488 " "Peak virtual memory: 4488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656597839829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 22:03:59 2022 " "Processing ended: Thu Jun 30 22:03:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656597839829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656597839829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656597839829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656597839829 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656597840379 ""}
