// Seed: 2332491124
module module_0 (
    input tri0 id_0,
    output wire id_1,
    output tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wand id_6,
    input uwire id_7,
    input uwire id_8
    , id_13,
    input uwire id_9,
    input tri1 id_10,
    input supply0 id_11
);
endmodule
module module_1 #(
    parameter id_10 = 32'd29,
    parameter id_13 = 32'd3
) (
    output tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    input wire id_5,
    output supply1 id_6,
    input tri id_7,
    output tri0 id_8,
    input wor id_9,
    input supply0 _id_10,
    output tri0 id_11,
    input tri0 id_12
    , id_19,
    input wand _id_13,
    output wor id_14,
    input uwire id_15,
    output wire id_16,
    input tri0 id_17
);
  logic [1 : 1] id_20;
  module_0 modCall_1 (
      id_4,
      id_14,
      id_6,
      id_4,
      id_15,
      id_14,
      id_4,
      id_7,
      id_12,
      id_2,
      id_5,
      id_17
  );
  assign id_20[id_10 : id_13] = -1'b0;
endmodule
