#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-R' '-sverilog' '-timescale=1ns/1ps' '-hsopt' '+vcs+dumpvars+outputs/design.vpd' '-top' 'sar_adc_controller_tb' 'inputs/design.vcs.v' 'inputs/testbench.sv' '-file' 'inputs/design.args'  -static_dbgen_only -daidir=$1 2>&1
