{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702231806219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702231806220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 21:10:06 2023 " "Processing started: Sun Dec 10 21:10:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702231806220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231806220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231806220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702231806399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702231806399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_subtractor " "Found entity 1: thirty_two_bit_subtractor" {  } { { "thirty_two_bit_subtractor.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_adder " "Found entity 1: thirty_two_bit_adder" {  } { { "thirty_two_bit_adder.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_testbench " "Found entity 1: ALU_testbench" {  } { { "ALU_testbench.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p four_bit_CLA.v(1) " "Verilog HDL Declaration information at four_bit_CLA.v(1): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "four_bit_CLA.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702231811580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g four_bit_CLA.v(1) " "Verilog HDL Declaration information at four_bit_CLA.v(1): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "four_bit_CLA.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702231811580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_CLA.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_CLA.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_CLA " "Found entity 1: four_bit_CLA" {  } { { "four_bit_CLA.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_CLL.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_CLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_CLL " "Found entity 1: four_bit_CLL" {  } { { "four_bit_CLL.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_less_than.v 1 1 " "Found 1 design units, including 1 entities, in source file is_less_than.v" { { "Info" "ISGN_ENTITY_NAME" "1 is_less_than " "Found entity 1: is_less_than" {  } { { "is_less_than.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/is_less_than.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file my_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_xor " "Found entity 1: my_xor" {  } { { "my_xor.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_twos_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file my_twos_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_twos_complement " "Found entity 1: my_twos_complement" {  } { { "my_twos_complement.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or.v 1 1 " "Found 1 design units, including 1 entities, in source file my_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_or " "Found entity 1: my_or" {  } { { "my_or.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nor.v 1 1 " "Found 1 design units, including 1 entities, in source file my_nor.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nor " "Found entity 1: my_nor" {  } { { "my_nor.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_nor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_and.v 1 1 " "Found 1 design units, including 1 entities, in source file my_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_and " "Found entity 1: my_and" {  } { { "my_and.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_adder " "Found entity 1: one_bit_adder" {  } { { "one_bit_adder.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_level_CLA.v 1 1 " "Found 1 design units, including 1 entities, in source file second_level_CLA.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_level_CLA " "Found entity 1: second_level_CLA" {  } { { "second_level_CLA.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/second_level_CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_level_CLL.v 1 1 " "Found 1 design units, including 1 entities, in source file second_level_CLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_level_CLL " "Found entity 1: second_level_CLL" {  } { { "second_level_CLL.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/second_level_CLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702231811617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_and my_and:myand1 " "Elaborating entity \"my_and\" for hierarchy \"my_and:myand1\"" {  } { { "ALU.v" "myand1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_or my_or:myor1 " "Elaborating entity \"my_or\" for hierarchy \"my_or:myor1\"" {  } { { "ALU.v" "myor1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_less_than is_less_than:lt_1 " "Elaborating entity \"is_less_than\" for hierarchy \"is_less_than:lt_1\"" {  } { { "ALU.v" "lt_1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_subtractor is_less_than:lt_1\|thirty_two_bit_subtractor:sub " "Elaborating entity \"thirty_two_bit_subtractor\" for hierarchy \"is_less_than:lt_1\|thirty_two_bit_subtractor:sub\"" {  } { { "is_less_than.v" "sub" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/is_less_than.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_twos_complement is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1 " "Elaborating entity \"my_twos_complement\" for hierarchy \"is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\"" {  } { { "thirty_two_bit_subtractor.v" "tws1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_adder is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1 " "Elaborating entity \"thirty_two_bit_adder\" for hierarchy \"is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\"" {  } { { "my_twos_complement.v" "adder1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811622 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 thirty_two_bit_adder.v(20) " "Verilog HDL warning at thirty_two_bit_adder.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "thirty_two_bit_adder.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702231811622 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_CLA is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|four_bit_CLA:CLA1 " "Elaborating entity \"four_bit_CLA\" for hierarchy \"is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|four_bit_CLA:CLA1\"" {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_adder is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|four_bit_CLA:CLA1\|one_bit_adder:add1 " "Elaborating entity \"one_bit_adder\" for hierarchy \"is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|four_bit_CLA:CLA1\|one_bit_adder:add1\"" {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_CLL is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|four_bit_CLA:CLA1\|four_bit_CLL:CLL1 " "Elaborating entity \"four_bit_CLL\" for hierarchy \"is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|four_bit_CLA:CLA1\|four_bit_CLL:CLL1\"" {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_level_CLL is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|second_level_CLL:CLL1 " "Elaborating entity \"second_level_CLL\" for hierarchy \"is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|second_level_CLL:CLL1\"" {  } { { "thirty_two_bit_adder.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_xor my_xor:myxor1 " "Elaborating entity \"my_xor\" for hierarchy \"my_xor:myxor1\"" {  } { { "ALU.v" "myxor1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_nor my_nor:mynor1 " "Elaborating entity \"my_nor\" for hierarchy \"my_nor:mynor1\"" {  } { { "ALU.v" "mynor1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:mod1 " "Elaborating entity \"mod\" for hierarchy \"mod:mod1\"" {  } { { "ALU.v" "mod1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod:mod1\|mod_cu:modcu1 " "Elaborating entity \"mod_cu\" for hierarchy \"mod:mod1\|mod_cu:modcu1\"" {  } { { "mod.v" "modcu1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811702 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state mod_cu.v(25) " "Verilog HDL Always Construct warning at mod_cu.v(25): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_cu.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod_cu.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702231811702 "|ALU|mod:mod1|mod_cu:modcu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S2 mod_cu.v(25) " "Inferred latch for \"next_state.S2\" at mod_cu.v(25)" {  } { { "mod_cu.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod_cu.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811703 "|ALU|mod:mod1|mod_cu:modcu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S1 mod_cu.v(25) " "Inferred latch for \"next_state.S1\" at mod_cu.v(25)" {  } { { "mod_cu.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod_cu.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231811703 "|ALU|mod:mod1|mod_cu:modcu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:mod1\|mod_dp:moddp1 " "Elaborating entity \"mod_dp\" for hierarchy \"mod:mod1\|mod_dp:moddp1\"" {  } { { "mod.v" "moddp1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811703 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_8x1Mux.v 1 1 " "Using design file _8x1Mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _8x1Mux " "Found entity 1: _8x1Mux" {  } { { "_8x1Mux.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/_8x1Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702231811800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702231811800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8x1Mux _8x1Mux:mux0 " "Elaborating entity \"_8x1Mux\" for hierarchy \"_8x1Mux:mux0\"" {  } { { "ALU.v" "mux0" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231811800 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811871 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811872 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811872 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811872 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811872 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811872 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811872 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811872 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811872 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811873 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811873 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811873 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811873 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811874 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811874 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811874 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811874 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811874 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811874 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811874 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811875 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811875 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811875 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811875 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 adder1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"adder1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "thirty_two_bit_subtractor.v" "adder1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811875 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|thirty_two_bit_adder:adder1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811875 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811875 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811876 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811876 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811876 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811876 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811876 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811876 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811876 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811876 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811877 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811877 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811877 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811877 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811877 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811877 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811878 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811878 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811878 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811878 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811878 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811878 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811878 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811878 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 adder1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"adder1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "my_twos_complement.v" "adder1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v" 39 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811879 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811880 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811880 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811880 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811880 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811880 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811880 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811881 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811881 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811881 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811881 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811881 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811881 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811881 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811881 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811881 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811882 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811882 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811882 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811882 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811882 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811882 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811882 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811883 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811883 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 adder1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"adder1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "thirty_two_bit_subtractor.v" "adder1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811883 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|thirty_two_bit_adder:adder1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811883 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811883 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811883 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811884 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811884 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811884 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811884 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811884 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811884 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811884 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811885 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811885 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811885 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811885 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811885 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811885 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811885 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811885 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811885 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811886 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811886 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811886 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811886 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811886 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 adder1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"adder1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "my_twos_complement.v" "adder1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v" 39 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811886 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811888 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811888 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811888 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811888 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811889 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811889 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811889 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811889 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811889 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811889 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811889 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811889 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811889 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811889 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811890 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811890 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811890 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811890 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811890 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811890 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811890 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811890 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811890 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811891 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 adder1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"adder1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "thirty_two_bit_subtractor.v" "adder1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811891 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|thirty_two_bit_adder:adder1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811891 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811891 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811891 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811891 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811891 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811892 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811892 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811892 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811892 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811892 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811892 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811892 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811892 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811893 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811893 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811893 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811893 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811893 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811893 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811893 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811893 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811893 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811893 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811894 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 adder1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"adder1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "my_twos_complement.v" "adder1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v" 39 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811894 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811895 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811895 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811895 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811895 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811895 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811895 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811896 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811896 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811896 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811896 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811896 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811896 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811896 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811896 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811897 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811897 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811897 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811897 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811897 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811897 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811897 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811897 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811897 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811897 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811899 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811899 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811899 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811899 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811899 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811899 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811900 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811900 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811900 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811900 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811900 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811900 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811900 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811900 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811900 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811901 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811901 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811901 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811901 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811901 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811901 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811901 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811901 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702231811902 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811902 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811902 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811902 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811903 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811903 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811903 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811903 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811903 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811904 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811904 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811904 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811904 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811904 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702231811905 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702231812738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702231813271 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702231813995 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/output_files/ALU.map.smsg " "Generated suppressed messages file /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231814017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702231814127 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702231814127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "509 " "Implemented 509 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702231814174 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702231814174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "408 " "Implemented 408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702231814174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702231814174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 217 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 217 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702231814185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 21:10:14 2023 " "Processing ended: Sun Dec 10 21:10:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702231814185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702231814185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702231814185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702231814185 ""}
