---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF8192,PQ16
  # nprobe: 9
  # QPS 16806.72268907563
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 128.0
  #         FF: 184199
  #         LUT: 143310
  #         DSP48E: 928
  #         
  # QPS: 16806.72268907563
  # Cycles per query: 8330
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 16
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 5863.889999999999
  #         LUT: 6142.2300000000005
  #         DSP48E: 0
  #         
  # QPS: 17050.29838022165
  # Cycles per query: 8211
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 187.0
  #         URAM: 200
  #         FF: 73709
  #         LUT: 59733
  #         DSP48E: 486
  #         
  # QPS: 31876.138433515483
  # Cycles per query: 4392
  # PE_NUM_TABLE_CONSTRUCTION: 9
  # Stage 5:
  # 
  #         HBM_bank: 11.0
  #         BRAM_18K: 693.0
  #         URAM: 0.0
  #         FF: 194073.0
  #         LUT: 180554.0
  #         DSP48E: 990.0
  #         
  # QPS: 17696.877765137153
  # Cycles per query: 7911
  # HBM_CHANNEL_NUM: 11
  # STAGE5_COMP_PE_NUM: 33
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 2.0
  #         URAM: 0
  #         FF: 108475.7
  #         LUT: 95605.9
  #         DSP48E: 0
  #         
  # QPS: 29573.299535276725
  # Cycles per query: 4734
  # 
  # SORT_GROUP_ENABLE: True
  # SORT_GROUP_NUM: 3
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 15899713
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 11.0
  #         BRAM_18K: 1720.0
  #         URAM: 328.0
  #         FF: 1058678.5899999999
  #         LUT: 770091.13
  #         DSP48E: 2424.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 11.0
  #         BRAM_18K: 926.0
  #         URAM: 328.0
  #         FF: 568979.59
  #         LUT: 487497.13
  #         DSP48E: 2424.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '10.28368794326241%', 'FF': '7.064578730976927%', 'LUT': '10.992728276877761%', 'URAM': '13.333333333333334%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.22489759756995578%', 'LUT': '0.4711455265095729%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '4.637896825396826%', 'DSP48E': '5.38563829787234%', 'FF': '2.8269590697103584%', 'LUT': '4.581875920471281%', 'URAM': '20.833333333333336%'}
  # Stage 5: {'BRAM_18K': '17.1875%', 'DSP48E': '10.970744680851062%', 'FF': '7.443275957290132%', 'LUT': '13.849564310260188%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.0496031746031746%', 'DSP48E': '0.0%', 'FF': '4.160365273686794%', 'LUT': '7.333540439371625%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '3.995680345572354%', 'DSP48E': '0.825082508250825%', 'FF': '0.46732783508104403%', 'LUT': '0.44143849626355747%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.44143849626355747%
  # Stage 2: {'BRAM_18K': '0.10799136069114472%', 'DSP48E': '38.28382838283829%', 'FF': '32.37356897107681%', 'LUT': '29.397096142904473%', 'URAM': '39.02439024390244%'}
  # LUT only:
  # Stage 2: 29.397096142904473%
  # Stage 3: {'BRAM_18K': '0.6479481641468683%', 'DSP48E': '0.0%', 'FF': '1.0305976001705086%', 'LUT': '1.2599520329483787%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 1.2599520329483787%
  # Stage 4: {'BRAM_18K': '20.19438444924406%', 'DSP48E': '20.049504950495052%', 'FF': '12.954594733354144%', 'LUT': '12.252995212505148%', 'URAM': '60.97560975609756%'}
  # LUT only:
  # Stage 4: 12.252995212505148%
  # Stage 5: {'BRAM_18K': '74.83801295896329%', 'DSP48E': '40.84158415841584%', 'FF': '34.108956351140826%', 'LUT': '37.03693599180779%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 37.03693599180779%
  # Stage 6: {'BRAM_18K': '0.21598272138228944%', 'DSP48E': '0.0%', 'FF': '19.064954509176683%', 'LUT': '19.611582123570653%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 19.611582123570653%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '42.65873015873016%', 'DSP48E': '26.861702127659576%', 'FF': '40.60346825908198%', 'LUT': '59.070564095483554%', 'URAM': '34.166666666666664%'}


  # Constants
  NLIST: 8192
  NPROBE: 9
  D: 96
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 16

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 9

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 11 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 33

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: True
  SORT_GROUP_NUM: 3 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_NAME: Deep1000M
  DB_SCALE: 1000M # 1M to 1000M
  FPGA_NUM: 8 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U55C # Supported devices: U280, U250, U50
  FREQ: 140
