// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _update_knn1_HH_
#define _update_knn1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "popcount.h"
#include "update_knn1_mul_1cud.h"
#include "update_knn1_mul_mdEe.h"
#include "update_knn1_trainbkb.h"

namespace ap_rtl {

struct update_knn1 : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > Input_1_V_V;
    sc_in< sc_logic > Input_1_V_V_ap_vld;
    sc_out< sc_logic > Input_1_V_V_ap_ack;
    sc_out< sc_lv<32> > Output_1_V_V;
    sc_out< sc_logic > Output_1_V_V_ap_vld;
    sc_in< sc_logic > Output_1_V_V_ap_ack;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<15> > ap_var_for_const0;


    // Module declarations
    update_knn1(sc_module_name name);
    SC_HAS_PROCESS(update_knn1);

    ~update_knn1();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    update_knn1_trainbkb* training_set_V_U;
    popcount* grp_popcount_fu_571;
    update_knn1_mul_1cud<1,2,15,2,15>* update_knn1_mul_1cud_U2;
    update_knn1_mul_mdEe<1,3,17,15,32>* update_knn1_mul_mdEe_U3;
    regslice_forward<32>* regslice_forward_Output_1_V_V_U;
    sc_signal< sc_lv<43> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > index;
    sc_signal< sc_lv<9> > training_set_V_address0;
    sc_signal< sc_logic > training_set_V_ce0;
    sc_signal< sc_logic > training_set_V_we0;
    sc_signal< sc_lv<256> > training_set_V_d0;
    sc_signal< sc_lv<256> > training_set_V_q0;
    sc_signal< sc_lv<11> > knn_set_0;
    sc_signal< sc_lv<11> > knn_set_1;
    sc_signal< sc_lv<11> > knn_set_2;
    sc_signal< sc_lv<11> > knn_set_3;
    sc_signal< sc_lv<11> > knn_set_4;
    sc_signal< sc_lv<11> > knn_set_5;
    sc_signal< sc_logic > Input_1_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln4569_fu_616_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln4583_fu_653_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<1> > icmp_ln4583_reg_1461;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_pp1_stage2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< bool > ap_block_pp1_stage3;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage4;
    sc_signal< bool > ap_block_pp1_stage4;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage5;
    sc_signal< bool > ap_block_pp1_stage5;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage6;
    sc_signal< bool > ap_block_pp1_stage6;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage7;
    sc_signal< bool > ap_block_pp1_stage7;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > Output_1_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > icmp_ln4583_reg_1461_pp1_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_logic > ap_CS_fsm_state62;
    sc_signal< sc_logic > ap_CS_fsm_state63;
    sc_signal< sc_logic > ap_CS_fsm_state64;
    sc_signal< sc_lv<14> > i1_0_reg_206;
    sc_signal< sc_lv<9> > knn_set_4_load_1_reg_228;
    sc_signal< sc_lv<9> > knn_set_3_load_1_reg_240;
    sc_signal< sc_lv<9> > knn_set_2_load_1_reg_252;
    sc_signal< sc_lv<9> > knn_set_1_load_1_reg_264;
    sc_signal< sc_lv<9> > knn_set_0_load_1_reg_276;
    sc_signal< sc_lv<9> > knn_set_5_load_1_reg_288;
    sc_signal< sc_lv<9> > indvar_flatten_reg_300;
    sc_signal< sc_lv<2> > j_0_reg_311;
    sc_signal< sc_lv<8> > i4_0_reg_322;
    sc_signal< sc_lv<3> > indvar_flatten11_reg_459;
    sc_signal< sc_lv<2> > i_0_i_reg_470;
    sc_signal< sc_lv<32> > tmp_V_27_reg_482;
    sc_signal< sc_lv<32> > label_list_2_reg_495;
    sc_signal< sc_lv<32> > label_list_1_reg_508;
    sc_signal< sc_lv<32> > tmp_V_24_reg_521;
    sc_signal< sc_lv<32> > min_distance_list_2_reg_534;
    sc_signal< sc_lv<32> > min_distance_list_1_reg_547;
    sc_signal< sc_lv<2> > j_0_i_reg_560;
    sc_signal< sc_lv<32> > reg_576;
    sc_signal< bool > ap_block_state3;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state20_io;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< bool > ap_block_state14_pp1_stage2_iter0;
    sc_signal< bool > ap_block_state14_io;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< bool > ap_block_state16_pp1_stage4_iter0;
    sc_signal< bool > ap_block_state16_io;
    sc_signal< bool > ap_block_pp1_stage4_11001;
    sc_signal< bool > ap_block_state18_pp1_stage6_iter0;
    sc_signal< bool > ap_block_state18_io;
    sc_signal< bool > ap_block_pp1_stage6_11001;
    sc_signal< sc_lv<32> > reg_581;
    sc_signal< bool > ap_block_state13_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state13_io;
    sc_signal< bool > ap_block_state21_pp1_stage1_iter1;
    sc_signal< bool > ap_block_state21_io;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< bool > ap_block_state15_pp1_stage3_iter0;
    sc_signal< bool > ap_block_state15_io;
    sc_signal< bool > ap_block_pp1_stage3_11001;
    sc_signal< bool > ap_block_state17_pp1_stage5_iter0;
    sc_signal< bool > ap_block_state17_io;
    sc_signal< bool > ap_block_pp1_stage5_11001;
    sc_signal< bool > ap_block_state19_pp1_stage7_iter0;
    sc_signal< bool > ap_block_state19_io;
    sc_signal< bool > ap_block_pp1_stage7_11001;
    sc_signal< sc_lv<32> > reg_586;
    sc_signal< sc_lv<32> > reg_591;
    sc_signal< sc_lv<32> > reg_596;
    sc_signal< sc_lv<32> > reg_601;
    sc_signal< sc_lv<32> > index_load_reg_1439;
    sc_signal< sc_lv<1> > icmp_ln4566_fu_610_p2;
    sc_signal< sc_lv<1> > icmp_ln4566_reg_1444;
    sc_signal< sc_lv<9> > i_fu_622_p2;
    sc_signal< sc_lv<9> > i_reg_1451;
    sc_signal< sc_lv<32> > tmp_V_6_reg_1456;
    sc_signal< sc_lv<14> > i_1_fu_659_p2;
    sc_signal< sc_lv<14> > i_1_reg_1465;
    sc_signal< sc_lv<4> > trunc_ln414_fu_713_p1;
    sc_signal< sc_lv<4> > trunc_ln414_reg_1470;
    sc_signal< sc_lv<196> > lhs_V_fu_717_p8;
    sc_signal< sc_lv<196> > lhs_V_reg_1475;
    sc_signal< sc_lv<3> > sub_ln4657_fu_750_p2;
    sc_signal< sc_lv<3> > sub_ln4657_reg_1480;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state31_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state33_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state35_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state37_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state39_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state41_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state43_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state45_pp2_stage0_iter7;
    sc_signal< bool > ap_block_state47_pp2_stage0_iter8;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln4141_fu_756_p2;
    sc_signal< sc_lv<1> > icmp_ln4141_reg_1485;
    sc_signal< sc_lv<1> > icmp_ln4651_fu_762_p2;
    sc_signal< sc_lv<1> > icmp_ln4651_reg_1490;
    sc_signal< sc_lv<1> > icmp_ln4651_reg_1490_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln4651_reg_1490_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln4651_reg_1490_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln4651_reg_1490_pp2_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln4651_reg_1490_pp2_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln4651_reg_1490_pp2_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln4651_reg_1490_pp2_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln4651_reg_1490_pp2_iter8_reg;
    sc_signal< sc_lv<9> > add_ln4651_fu_768_p2;
    sc_signal< sc_lv<9> > add_ln4651_reg_1494;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<1> > icmp_ln4653_fu_774_p2;
    sc_signal< sc_lv<1> > icmp_ln4653_reg_1499;
    sc_signal< sc_lv<8> > select_ln4657_fu_780_p3;
    sc_signal< sc_lv<8> > select_ln4657_reg_1505;
    sc_signal< sc_lv<8> > select_ln4657_reg_1505_pp2_iter1_reg;
    sc_signal< sc_lv<8> > select_ln4657_reg_1505_pp2_iter2_reg;
    sc_signal< sc_lv<2> > add_ln4651_1_fu_788_p2;
    sc_signal< sc_lv<2> > add_ln4651_1_reg_1511;
    sc_signal< sc_lv<2> > select_ln4657_1_fu_794_p3;
    sc_signal< sc_lv<2> > select_ln4657_1_reg_1516;
    sc_signal< sc_lv<1> > trunc_ln4657_1_fu_802_p1;
    sc_signal< sc_lv<1> > trunc_ln4657_1_reg_1522;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< bool > ap_block_state32_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state34_pp2_stage1_iter1;
    sc_signal< bool > ap_block_state36_pp2_stage1_iter2;
    sc_signal< bool > ap_block_state38_pp2_stage1_iter3;
    sc_signal< bool > ap_block_state40_pp2_stage1_iter4;
    sc_signal< bool > ap_block_state42_pp2_stage1_iter5;
    sc_signal< bool > ap_block_state44_pp2_stage1_iter6;
    sc_signal< bool > ap_block_state46_pp2_stage1_iter7;
    sc_signal< bool > ap_block_state48_pp2_stage1_iter8;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<3> > select_ln4657_2_fu_831_p3;
    sc_signal< sc_lv<3> > select_ln4657_2_reg_1532;
    sc_signal< sc_lv<3> > select_ln4657_2_reg_1532_pp2_iter1_reg;
    sc_signal< sc_lv<3> > select_ln4657_2_reg_1532_pp2_iter2_reg;
    sc_signal< sc_lv<3> > select_ln4657_2_reg_1532_pp2_iter3_reg;
    sc_signal< sc_lv<3> > select_ln4657_2_reg_1532_pp2_iter4_reg;
    sc_signal< sc_lv<3> > select_ln4657_2_reg_1532_pp2_iter5_reg;
    sc_signal< sc_lv<3> > select_ln4657_2_reg_1532_pp2_iter6_reg;
    sc_signal< sc_lv<3> > select_ln4657_2_reg_1532_pp2_iter7_reg;
    sc_signal< sc_lv<1> > select_ln4657_3_fu_843_p3;
    sc_signal< sc_lv<1> > select_ln4657_3_reg_1537;
    sc_signal< sc_lv<1> > select_ln4657_3_reg_1537_pp2_iter1_reg;
    sc_signal< sc_lv<1> > select_ln4657_3_reg_1537_pp2_iter2_reg;
    sc_signal< sc_lv<1> > select_ln4657_3_reg_1537_pp2_iter3_reg;
    sc_signal< sc_lv<1> > select_ln4657_3_reg_1537_pp2_iter4_reg;
    sc_signal< sc_lv<1> > select_ln4657_3_reg_1537_pp2_iter5_reg;
    sc_signal< sc_lv<1> > select_ln4657_3_reg_1537_pp2_iter6_reg;
    sc_signal< sc_lv<8> > i_2_fu_849_p2;
    sc_signal< sc_lv<8> > i_2_reg_1544;
    sc_signal< sc_lv<15> > grp_fu_812_p2;
    sc_signal< sc_lv<15> > mul_ln4657_reg_1549;
    sc_signal< sc_lv<32> > grp_fu_1433_p2;
    sc_signal< sc_lv<32> > mul_ln4657_1_reg_1559;
    sc_signal< sc_lv<9> > add_ln4656_fu_869_p2;
    sc_signal< sc_lv<9> > add_ln4656_reg_1564;
    sc_signal< sc_lv<196> > rhs_V_fu_879_p1;
    sc_signal< sc_lv<196> > rhs_V_reg_1574;
    sc_signal< sc_lv<9> > trunc_ln4141_fu_892_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_reg_1584;
    sc_signal< sc_lv<9> > trunc_ln4141_1_fu_900_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_1_reg_1594;
    sc_signal< sc_lv<9> > select_ln4141_fu_904_p3;
    sc_signal< sc_lv<9> > select_ln4141_reg_1604;
    sc_signal< sc_lv<9> > trunc_ln4141_2_fu_915_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_2_reg_1609;
    sc_signal< sc_lv<9> > trunc_ln4141_3_fu_923_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_3_reg_1619;
    sc_signal< sc_lv<9> > select_ln4141_1_fu_927_p3;
    sc_signal< sc_lv<9> > select_ln4141_1_reg_1629;
    sc_signal< sc_lv<1> > icmp_ln4141_1_fu_934_p2;
    sc_signal< sc_lv<1> > icmp_ln4141_1_reg_1634;
    sc_signal< sc_lv<8> > grp_popcount_fu_571_ap_return;
    sc_signal< sc_lv<8> > dist_reg_1640;
    sc_signal< sc_lv<9> > select_ln4141_2_fu_940_p3;
    sc_signal< sc_lv<9> > select_ln4141_2_reg_1652;
    sc_signal< sc_lv<9> > trunc_ln4141_4_fu_949_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_4_reg_1657;
    sc_signal< sc_lv<9> > trunc_ln4141_5_fu_957_p1;
    sc_signal< sc_lv<9> > trunc_ln4141_5_reg_1667;
    sc_signal< sc_lv<9> > select_ln4141_3_fu_961_p3;
    sc_signal< sc_lv<9> > select_ln4141_3_reg_1677;
    sc_signal< sc_lv<1> > icmp_ln4141_2_fu_968_p2;
    sc_signal< sc_lv<1> > icmp_ln4141_2_reg_1682;
    sc_signal< sc_lv<9> > zext_ln4132_1_fu_977_p1;
    sc_signal< sc_lv<1> > icmp_ln4149_fu_1012_p2;
    sc_signal< sc_lv<3> > add_ln4150_fu_1018_p2;
    sc_signal< sc_lv<3> > sub_ln4463_fu_1093_p2;
    sc_signal< sc_lv<3> > sub_ln4463_reg_1707;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state50_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state53_pp3_stage0_iter1;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln4454_fu_1099_p2;
    sc_signal< sc_lv<1> > icmp_ln4454_reg_1712;
    sc_signal< sc_lv<1> > icmp_ln4454_reg_1712_pp3_iter1_reg;
    sc_signal< sc_lv<3> > add_ln4454_fu_1105_p2;
    sc_signal< sc_lv<3> > add_ln4454_reg_1716;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<1> > icmp_ln4456_fu_1111_p2;
    sc_signal< sc_lv<1> > icmp_ln4456_reg_1721;
    sc_signal< sc_lv<2> > select_ln4463_3_fu_1117_p3;
    sc_signal< sc_lv<2> > select_ln4463_3_reg_1727;
    sc_signal< sc_lv<2> > add_ln4454_1_fu_1125_p2;
    sc_signal< sc_lv<2> > add_ln4454_1_reg_1733;
    sc_signal< sc_lv<3> > sub_ln4463_1_fu_1147_p2;
    sc_signal< sc_lv<3> > sub_ln4463_1_reg_1738;
    sc_signal< sc_lv<3> > add_ln4463_fu_1161_p2;
    sc_signal< sc_lv<3> > add_ln4463_reg_1743;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage1;
    sc_signal< bool > ap_block_state51_pp3_stage1_iter0;
    sc_signal< bool > ap_block_state54_pp3_stage1_iter1;
    sc_signal< bool > ap_block_pp3_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1167_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_1750;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_1173_p2;
    sc_signal< sc_lv<1> > icmp_ln13_1_reg_1755;
    sc_signal< sc_lv<2> > select_ln4454_fu_1179_p3;
    sc_signal< sc_lv<2> > select_ln4454_reg_1760;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage2;
    sc_signal< bool > ap_block_state52_pp3_stage2_iter0;
    sc_signal< bool > ap_block_state55_pp3_stage2_iter1;
    sc_signal< bool > ap_block_pp3_stage2_11001;
    sc_signal< sc_lv<9> > min_distance_list_0_fu_1230_p3;
    sc_signal< sc_lv<9> > min_distance_list_0_reg_1765;
    sc_signal< sc_lv<2> > j_fu_1238_p2;
    sc_signal< sc_lv<2> > j_reg_1770;
    sc_signal< sc_lv<32> > zext_ln13_fu_1243_p1;
    sc_signal< sc_lv<32> > zext_ln13_reg_1775;
    sc_signal< sc_lv<1> > icmp_ln4463_fu_1246_p2;
    sc_signal< sc_lv<1> > icmp_ln4463_reg_1783;
    sc_signal< sc_lv<1> > icmp_ln4463_1_fu_1252_p2;
    sc_signal< sc_lv<1> > icmp_ln4463_1_reg_1789;
    sc_signal< sc_lv<6> > select_ln4463_1_fu_1274_p3;
    sc_signal< sc_lv<6> > select_ln4463_1_reg_1794;
    sc_signal< sc_lv<1> > icmp_ln4463_2_fu_1281_p2;
    sc_signal< sc_lv<1> > icmp_ln4463_2_reg_1800;
    sc_signal< sc_lv<1> > icmp_ln4463_3_fu_1296_p2;
    sc_signal< sc_lv<1> > icmp_ln4463_3_reg_1805;
    sc_signal< sc_lv<32> > select_ln4474_fu_1359_p3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<32> > min_distance_list_2_3_fu_1367_p3;
    sc_signal< sc_lv<32> > select_ln4474_2_fu_1402_p3;
    sc_signal< sc_lv<32> > select_ln4474_3_fu_1410_p3;
    sc_signal< sc_lv<32> > select_ln4479_4_fu_1418_p3;
    sc_signal< sc_lv<32> > select_ln4479_5_fu_1426_p3;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state12;
    sc_signal< bool > ap_block_pp1_stage7_subdone;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state31;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter8;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state50;
    sc_signal< bool > ap_block_pp3_stage2_subdone;
    sc_signal< sc_lv<196> > grp_popcount_fu_571_x_V;
    sc_signal< sc_lv<9> > i_0_reg_194;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<14> > ap_phi_mux_i1_0_phi_fu_210_p4;
    sc_signal< sc_lv<32> > empty_9_reg_217;
    sc_signal< sc_lv<9> > ap_phi_mux_indvar_flatten_phi_fu_304_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_j_0_phi_fu_315_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_i4_0_phi_fu_326_p4;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter0_knn_set_4_load_130_reg_333;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter1_knn_set_4_load_130_reg_333;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter2_knn_set_4_load_130_reg_333;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter3_knn_set_4_load_130_reg_333;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter4_knn_set_4_load_130_reg_333;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_knn_set_4_load_130_reg_333;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter6_knn_set_4_load_130_reg_333;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter7_knn_set_4_load_130_reg_333;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter8_knn_set_4_load_130_reg_333;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter0_knn_set_3_load_127_reg_354;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter1_knn_set_3_load_127_reg_354;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter2_knn_set_3_load_127_reg_354;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter3_knn_set_3_load_127_reg_354;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter4_knn_set_3_load_127_reg_354;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_knn_set_3_load_127_reg_354;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter6_knn_set_3_load_127_reg_354;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter7_knn_set_3_load_127_reg_354;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter8_knn_set_3_load_127_reg_354;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter0_knn_set_2_load_124_reg_375;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter1_knn_set_2_load_124_reg_375;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter2_knn_set_2_load_124_reg_375;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter3_knn_set_2_load_124_reg_375;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter4_knn_set_2_load_124_reg_375;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_knn_set_2_load_124_reg_375;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter6_knn_set_2_load_124_reg_375;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter7_knn_set_2_load_124_reg_375;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter8_knn_set_2_load_124_reg_375;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter0_knn_set_1_load_121_reg_396;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter1_knn_set_1_load_121_reg_396;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter2_knn_set_1_load_121_reg_396;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter3_knn_set_1_load_121_reg_396;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter4_knn_set_1_load_121_reg_396;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_knn_set_1_load_121_reg_396;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter6_knn_set_1_load_121_reg_396;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter7_knn_set_1_load_121_reg_396;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter8_knn_set_1_load_121_reg_396;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter0_knn_set_0_load_118_reg_417;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter1_knn_set_0_load_118_reg_417;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter2_knn_set_0_load_118_reg_417;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter3_knn_set_0_load_118_reg_417;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter4_knn_set_0_load_118_reg_417;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_knn_set_0_load_118_reg_417;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter6_knn_set_0_load_118_reg_417;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter7_knn_set_0_load_118_reg_417;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter8_knn_set_0_load_118_reg_417;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter0_knn_set_5_load_115_reg_438;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter1_knn_set_5_load_115_reg_438;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter2_knn_set_5_load_115_reg_438;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter3_knn_set_5_load_115_reg_438;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter4_knn_set_5_load_115_reg_438;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter5_knn_set_5_load_115_reg_438;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter6_knn_set_5_load_115_reg_438;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter7_knn_set_5_load_115_reg_438;
    sc_signal< sc_lv<9> > ap_phi_reg_pp2_iter8_knn_set_5_load_115_reg_438;
    sc_signal< sc_lv<3> > ap_phi_mux_indvar_flatten11_phi_fu_463_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<2> > ap_phi_mux_i_0_i_phi_fu_474_p4;
    sc_signal< sc_lv<2> > ap_phi_mux_j_0_i_phi_fu_564_p4;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< sc_lv<64> > zext_ln4572_fu_628_p1;
    sc_signal< sc_lv<64> > zext_ln4656_fu_875_p1;
    sc_signal< sc_lv<32> > add_ln4607_fu_701_p2;
    sc_signal< sc_lv<11> > zext_ln4150_1_fu_1059_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_0_load;
    sc_signal< sc_lv<11> > zext_ln4150_2_fu_1050_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_1_load;
    sc_signal< sc_lv<11> > zext_ln4150_3_fu_1041_p1;
    sc_signal< sc_lv<11> > zext_ln4150_4_fu_1032_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_3_load;
    sc_signal< sc_lv<11> > zext_ln4150_5_fu_1023_p1;
    sc_signal< sc_lv<11> > ap_sig_allocacmp_knn_set_4_load;
    sc_signal< sc_lv<11> > zext_ln4150_fu_1068_p1;
    sc_signal< bool > ap_block_pp1_stage1_01001;
    sc_signal< bool > ap_block_pp1_stage2_01001;
    sc_signal< bool > ap_block_pp1_stage3_01001;
    sc_signal< bool > ap_block_pp1_stage4_01001;
    sc_signal< bool > ap_block_pp1_stage5_01001;
    sc_signal< bool > ap_block_pp1_stage6_01001;
    sc_signal< bool > ap_block_pp1_stage7_01001;
    sc_signal< bool > ap_block_pp1_stage0_01001;
    sc_signal< sc_lv<1> > trunc_ln4657_fu_738_p1;
    sc_signal< sc_lv<3> > shl_ln_fu_742_p3;
    sc_signal< sc_lv<3> > zext_ln4657_fu_734_p1;
    sc_signal< sc_lv<2> > grp_fu_812_p1;
    sc_signal< sc_lv<3> > shl_ln4657_mid1_fu_818_p3;
    sc_signal< sc_lv<3> > zext_ln4657_1_fu_806_p1;
    sc_signal< sc_lv<3> > sub_ln4657_1_fu_825_p2;
    sc_signal< sc_lv<1> > icmp_ln4141_3_fu_837_p2;
    sc_signal< sc_lv<9> > zext_ln4653_fu_866_p1;
    sc_signal< sc_lv<9> > trunc_ln4657_mid2_fu_857_p4;
    sc_signal< sc_lv<9> > select_ln4141_5_fu_980_p3;
    sc_signal< sc_lv<1> > or_ln4141_fu_996_p2;
    sc_signal< sc_lv<2> > select_ln4141_4_fu_989_p3;
    sc_signal< sc_lv<2> > select_ln4141_6_fu_1000_p3;
    sc_signal< sc_lv<32> > dist_1_fu_974_p1;
    sc_signal< sc_lv<32> > zext_ln4141_fu_985_p1;
    sc_signal< sc_lv<3> > zext_ln4141_1_fu_1008_p1;
    sc_signal< sc_lv<1> > trunc_ln4463_fu_1081_p1;
    sc_signal< sc_lv<3> > shl_ln1_fu_1085_p3;
    sc_signal< sc_lv<3> > zext_ln4463_fu_1077_p1;
    sc_signal< sc_lv<1> > trunc_ln4463_1_fu_1135_p1;
    sc_signal< sc_lv<3> > shl_ln4463_mid1_fu_1139_p3;
    sc_signal< sc_lv<3> > zext_ln4463_4_fu_1131_p1;
    sc_signal< bool > ap_block_pp3_stage1;
    sc_signal< sc_lv<3> > select_ln4463_4_fu_1153_p3;
    sc_signal< sc_lv<3> > zext_ln4463_1_fu_1158_p1;
    sc_signal< bool > ap_block_pp3_stage2;
    sc_signal< sc_lv<9> > select_ln13_fu_1185_p3;
    sc_signal< sc_lv<1> > icmp_ln13_2_fu_1199_p2;
    sc_signal< sc_lv<9> > select_ln13_1_fu_1192_p3;
    sc_signal< sc_lv<1> > icmp_ln13_3_fu_1212_p2;
    sc_signal< sc_lv<9> > select_ln13_2_fu_1204_p3;
    sc_signal< sc_lv<1> > icmp_ln13_4_fu_1225_p2;
    sc_signal< sc_lv<9> > select_ln13_3_fu_1217_p3;
    sc_signal< sc_lv<1> > not_icmp_ln4463_fu_1265_p2;
    sc_signal< sc_lv<6> > zext_ln4463_2_fu_1270_p1;
    sc_signal< sc_lv<6> > select_ln4463_fu_1258_p3;
    sc_signal< sc_lv<4> > tmp_2_fu_1286_p4;
    sc_signal< sc_lv<2> > trunc_ln4463_2_fu_1302_p1;
    sc_signal< sc_lv<2> > phitmp_i_2_fu_1305_p3;
    sc_signal< sc_lv<6> > zext_ln4463_3_fu_1312_p1;
    sc_signal< sc_lv<6> > select_ln4463_2_fu_1316_p3;
    sc_signal< sc_lv<5> > tmp_3_fu_1322_p4;
    sc_signal< sc_lv<1> > icmp_ln4479_fu_1338_p2;
    sc_signal< sc_lv<1> > icmp_ln4474_fu_1332_p2;
    sc_signal< sc_lv<32> > select_ln4479_fu_1344_p3;
    sc_signal< sc_lv<32> > min_distance_list_2_2_fu_1352_p3;
    sc_signal< sc_lv<1> > icmp_ln4479_1_fu_1381_p2;
    sc_signal< sc_lv<1> > icmp_ln4474_1_fu_1375_p2;
    sc_signal< sc_lv<32> > label_list_2_1_fu_1387_p3;
    sc_signal< sc_lv<32> > min_distance_list_2_4_fu_1395_p3;
    sc_signal< sc_lv<17> > grp_fu_1433_p0;
    sc_signal< sc_lv<15> > grp_fu_1433_p1;
    sc_signal< sc_logic > regslice_forward_Output_1_V_V_U_apdone_blk;
    sc_signal< sc_lv<43> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< bool > ap_block_pp1_stage3_subdone;
    sc_signal< bool > ap_block_pp1_stage4_subdone;
    sc_signal< bool > ap_block_pp1_stage5_subdone;
    sc_signal< bool > ap_block_pp1_stage6_subdone;
    sc_signal< bool > ap_block_pp3_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_lv<32> > Output_1_V_V_int;
    sc_signal< sc_logic > Output_1_V_V_ap_vld_int;
    sc_signal< sc_logic > Output_1_V_V_ap_ack_int;
    sc_signal< sc_logic > regslice_forward_Output_1_V_V_U_vld_out;
    sc_signal< sc_lv<32> > grp_fu_1433_p10;
    sc_signal< sc_lv<15> > grp_fu_812_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<43> ap_ST_fsm_state1;
    static const sc_lv<43> ap_ST_fsm_state2;
    static const sc_lv<43> ap_ST_fsm_state3;
    static const sc_lv<43> ap_ST_fsm_state4;
    static const sc_lv<43> ap_ST_fsm_state5;
    static const sc_lv<43> ap_ST_fsm_state6;
    static const sc_lv<43> ap_ST_fsm_state7;
    static const sc_lv<43> ap_ST_fsm_state8;
    static const sc_lv<43> ap_ST_fsm_state9;
    static const sc_lv<43> ap_ST_fsm_state10;
    static const sc_lv<43> ap_ST_fsm_state11;
    static const sc_lv<43> ap_ST_fsm_pp1_stage0;
    static const sc_lv<43> ap_ST_fsm_pp1_stage1;
    static const sc_lv<43> ap_ST_fsm_pp1_stage2;
    static const sc_lv<43> ap_ST_fsm_pp1_stage3;
    static const sc_lv<43> ap_ST_fsm_pp1_stage4;
    static const sc_lv<43> ap_ST_fsm_pp1_stage5;
    static const sc_lv<43> ap_ST_fsm_pp1_stage6;
    static const sc_lv<43> ap_ST_fsm_pp1_stage7;
    static const sc_lv<43> ap_ST_fsm_state22;
    static const sc_lv<43> ap_ST_fsm_state23;
    static const sc_lv<43> ap_ST_fsm_state24;
    static const sc_lv<43> ap_ST_fsm_state25;
    static const sc_lv<43> ap_ST_fsm_state26;
    static const sc_lv<43> ap_ST_fsm_state27;
    static const sc_lv<43> ap_ST_fsm_state28;
    static const sc_lv<43> ap_ST_fsm_state29;
    static const sc_lv<43> ap_ST_fsm_state30;
    static const sc_lv<43> ap_ST_fsm_pp2_stage0;
    static const sc_lv<43> ap_ST_fsm_pp2_stage1;
    static const sc_lv<43> ap_ST_fsm_state49;
    static const sc_lv<43> ap_ST_fsm_pp3_stage0;
    static const sc_lv<43> ap_ST_fsm_pp3_stage1;
    static const sc_lv<43> ap_ST_fsm_pp3_stage2;
    static const sc_lv<43> ap_ST_fsm_state56;
    static const sc_lv<43> ap_ST_fsm_state57;
    static const sc_lv<43> ap_ST_fsm_state58;
    static const sc_lv<43> ap_ST_fsm_state59;
    static const sc_lv<43> ap_ST_fsm_state60;
    static const sc_lv<43> ap_ST_fsm_state61;
    static const sc_lv<43> ap_ST_fsm_state62;
    static const sc_lv<43> ap_ST_fsm_state63;
    static const sc_lv<43> ap_ST_fsm_state64;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<11> ap_const_lv11_100;
    static const sc_lv<9> ap_const_lv9_1C2;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<14> ap_const_lv14_2166;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<8> ap_const_lv8_E1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<15> ap_const_lv15_4650;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<6> ap_const_lv6_28;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_CCCD;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Input_1_V_V_ap_ack();
    void thread_Input_1_V_V_blk_n();
    void thread_Output_1_V_V_ap_vld();
    void thread_Output_1_V_V_ap_vld_int();
    void thread_Output_1_V_V_blk_n();
    void thread_Output_1_V_V_int();
    void thread_add_ln4150_fu_1018_p2();
    void thread_add_ln4454_1_fu_1125_p2();
    void thread_add_ln4454_fu_1105_p2();
    void thread_add_ln4463_fu_1161_p2();
    void thread_add_ln4607_fu_701_p2();
    void thread_add_ln4651_1_fu_788_p2();
    void thread_add_ln4651_fu_768_p2();
    void thread_add_ln4656_fu_869_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_pp1_stage4();
    void thread_ap_CS_fsm_pp1_stage5();
    void thread_ap_CS_fsm_pp1_stage6();
    void thread_ap_CS_fsm_pp1_stage7();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp3_stage1();
    void thread_ap_CS_fsm_pp3_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state62();
    void thread_ap_CS_fsm_state63();
    void thread_ap_CS_fsm_state64();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_01001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_01001();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2();
    void thread_ap_block_pp1_stage2_01001();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_pp1_stage3();
    void thread_ap_block_pp1_stage3_01001();
    void thread_ap_block_pp1_stage3_11001();
    void thread_ap_block_pp1_stage3_subdone();
    void thread_ap_block_pp1_stage4();
    void thread_ap_block_pp1_stage4_01001();
    void thread_ap_block_pp1_stage4_11001();
    void thread_ap_block_pp1_stage4_subdone();
    void thread_ap_block_pp1_stage5();
    void thread_ap_block_pp1_stage5_01001();
    void thread_ap_block_pp1_stage5_11001();
    void thread_ap_block_pp1_stage5_subdone();
    void thread_ap_block_pp1_stage6();
    void thread_ap_block_pp1_stage6_01001();
    void thread_ap_block_pp1_stage6_11001();
    void thread_ap_block_pp1_stage6_subdone();
    void thread_ap_block_pp1_stage7();
    void thread_ap_block_pp1_stage7_01001();
    void thread_ap_block_pp1_stage7_11001();
    void thread_ap_block_pp1_stage7_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp3_stage1();
    void thread_ap_block_pp3_stage1_11001();
    void thread_ap_block_pp3_stage1_subdone();
    void thread_ap_block_pp3_stage2();
    void thread_ap_block_pp3_stage2_11001();
    void thread_ap_block_pp3_stage2_subdone();
    void thread_ap_block_state12_pp1_stage0_iter0();
    void thread_ap_block_state13_io();
    void thread_ap_block_state13_pp1_stage1_iter0();
    void thread_ap_block_state14_io();
    void thread_ap_block_state14_pp1_stage2_iter0();
    void thread_ap_block_state15_io();
    void thread_ap_block_state15_pp1_stage3_iter0();
    void thread_ap_block_state16_io();
    void thread_ap_block_state16_pp1_stage4_iter0();
    void thread_ap_block_state17_io();
    void thread_ap_block_state17_pp1_stage5_iter0();
    void thread_ap_block_state18_io();
    void thread_ap_block_state18_pp1_stage6_iter0();
    void thread_ap_block_state19_io();
    void thread_ap_block_state19_pp1_stage7_iter0();
    void thread_ap_block_state20_io();
    void thread_ap_block_state20_pp1_stage0_iter1();
    void thread_ap_block_state21_io();
    void thread_ap_block_state21_pp1_stage1_iter1();
    void thread_ap_block_state3();
    void thread_ap_block_state31_pp2_stage0_iter0();
    void thread_ap_block_state32_pp2_stage1_iter0();
    void thread_ap_block_state33_pp2_stage0_iter1();
    void thread_ap_block_state34_pp2_stage1_iter1();
    void thread_ap_block_state35_pp2_stage0_iter2();
    void thread_ap_block_state36_pp2_stage1_iter2();
    void thread_ap_block_state37_pp2_stage0_iter3();
    void thread_ap_block_state38_pp2_stage1_iter3();
    void thread_ap_block_state39_pp2_stage0_iter4();
    void thread_ap_block_state40_pp2_stage1_iter4();
    void thread_ap_block_state41_pp2_stage0_iter5();
    void thread_ap_block_state42_pp2_stage1_iter5();
    void thread_ap_block_state43_pp2_stage0_iter6();
    void thread_ap_block_state44_pp2_stage1_iter6();
    void thread_ap_block_state45_pp2_stage0_iter7();
    void thread_ap_block_state46_pp2_stage1_iter7();
    void thread_ap_block_state47_pp2_stage0_iter8();
    void thread_ap_block_state48_pp2_stage1_iter8();
    void thread_ap_block_state50_pp3_stage0_iter0();
    void thread_ap_block_state51_pp3_stage1_iter0();
    void thread_ap_block_state52_pp3_stage2_iter0();
    void thread_ap_block_state53_pp3_stage0_iter1();
    void thread_ap_block_state54_pp3_stage1_iter1();
    void thread_ap_block_state55_pp3_stage2_iter1();
    void thread_ap_condition_pp1_exit_iter0_state12();
    void thread_ap_condition_pp2_exit_iter0_state31();
    void thread_ap_condition_pp3_exit_iter0_state50();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_phi_mux_i1_0_phi_fu_210_p4();
    void thread_ap_phi_mux_i4_0_phi_fu_326_p4();
    void thread_ap_phi_mux_i_0_i_phi_fu_474_p4();
    void thread_ap_phi_mux_indvar_flatten11_phi_fu_463_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_304_p4();
    void thread_ap_phi_mux_j_0_i_phi_fu_564_p4();
    void thread_ap_phi_mux_j_0_phi_fu_315_p4();
    void thread_ap_phi_reg_pp2_iter0_knn_set_0_load_118_reg_417();
    void thread_ap_phi_reg_pp2_iter0_knn_set_1_load_121_reg_396();
    void thread_ap_phi_reg_pp2_iter0_knn_set_2_load_124_reg_375();
    void thread_ap_phi_reg_pp2_iter0_knn_set_3_load_127_reg_354();
    void thread_ap_phi_reg_pp2_iter0_knn_set_4_load_130_reg_333();
    void thread_ap_phi_reg_pp2_iter0_knn_set_5_load_115_reg_438();
    void thread_ap_ready();
    void thread_ap_sig_allocacmp_knn_set_0_load();
    void thread_ap_sig_allocacmp_knn_set_1_load();
    void thread_ap_sig_allocacmp_knn_set_3_load();
    void thread_ap_sig_allocacmp_knn_set_4_load();
    void thread_dist_1_fu_974_p1();
    void thread_grp_fu_1433_p0();
    void thread_grp_fu_1433_p1();
    void thread_grp_fu_1433_p10();
    void thread_grp_fu_812_p1();
    void thread_grp_fu_812_p10();
    void thread_grp_popcount_fu_571_x_V();
    void thread_i_1_fu_659_p2();
    void thread_i_2_fu_849_p2();
    void thread_i_fu_622_p2();
    void thread_icmp_ln13_1_fu_1173_p2();
    void thread_icmp_ln13_2_fu_1199_p2();
    void thread_icmp_ln13_3_fu_1212_p2();
    void thread_icmp_ln13_4_fu_1225_p2();
    void thread_icmp_ln13_fu_1167_p2();
    void thread_icmp_ln4141_1_fu_934_p2();
    void thread_icmp_ln4141_2_fu_968_p2();
    void thread_icmp_ln4141_3_fu_837_p2();
    void thread_icmp_ln4141_fu_756_p2();
    void thread_icmp_ln4149_fu_1012_p2();
    void thread_icmp_ln4454_fu_1099_p2();
    void thread_icmp_ln4456_fu_1111_p2();
    void thread_icmp_ln4463_1_fu_1252_p2();
    void thread_icmp_ln4463_2_fu_1281_p2();
    void thread_icmp_ln4463_3_fu_1296_p2();
    void thread_icmp_ln4463_fu_1246_p2();
    void thread_icmp_ln4474_1_fu_1375_p2();
    void thread_icmp_ln4474_fu_1332_p2();
    void thread_icmp_ln4479_1_fu_1381_p2();
    void thread_icmp_ln4479_fu_1338_p2();
    void thread_icmp_ln4566_fu_610_p2();
    void thread_icmp_ln4569_fu_616_p2();
    void thread_icmp_ln4583_fu_653_p2();
    void thread_icmp_ln4651_fu_762_p2();
    void thread_icmp_ln4653_fu_774_p2();
    void thread_j_fu_1238_p2();
    void thread_label_list_2_1_fu_1387_p3();
    void thread_lhs_V_fu_717_p8();
    void thread_min_distance_list_0_fu_1230_p3();
    void thread_min_distance_list_2_2_fu_1352_p3();
    void thread_min_distance_list_2_3_fu_1367_p3();
    void thread_min_distance_list_2_4_fu_1395_p3();
    void thread_not_icmp_ln4463_fu_1265_p2();
    void thread_or_ln4141_fu_996_p2();
    void thread_phitmp_i_2_fu_1305_p3();
    void thread_rhs_V_fu_879_p1();
    void thread_select_ln13_1_fu_1192_p3();
    void thread_select_ln13_2_fu_1204_p3();
    void thread_select_ln13_3_fu_1217_p3();
    void thread_select_ln13_fu_1185_p3();
    void thread_select_ln4141_1_fu_927_p3();
    void thread_select_ln4141_2_fu_940_p3();
    void thread_select_ln4141_3_fu_961_p3();
    void thread_select_ln4141_4_fu_989_p3();
    void thread_select_ln4141_5_fu_980_p3();
    void thread_select_ln4141_6_fu_1000_p3();
    void thread_select_ln4141_fu_904_p3();
    void thread_select_ln4454_fu_1179_p3();
    void thread_select_ln4463_1_fu_1274_p3();
    void thread_select_ln4463_2_fu_1316_p3();
    void thread_select_ln4463_3_fu_1117_p3();
    void thread_select_ln4463_4_fu_1153_p3();
    void thread_select_ln4463_fu_1258_p3();
    void thread_select_ln4474_2_fu_1402_p3();
    void thread_select_ln4474_3_fu_1410_p3();
    void thread_select_ln4474_fu_1359_p3();
    void thread_select_ln4479_4_fu_1418_p3();
    void thread_select_ln4479_5_fu_1426_p3();
    void thread_select_ln4479_fu_1344_p3();
    void thread_select_ln4657_1_fu_794_p3();
    void thread_select_ln4657_2_fu_831_p3();
    void thread_select_ln4657_3_fu_843_p3();
    void thread_select_ln4657_fu_780_p3();
    void thread_shl_ln1_fu_1085_p3();
    void thread_shl_ln4463_mid1_fu_1139_p3();
    void thread_shl_ln4657_mid1_fu_818_p3();
    void thread_shl_ln_fu_742_p3();
    void thread_sub_ln4463_1_fu_1147_p2();
    void thread_sub_ln4463_fu_1093_p2();
    void thread_sub_ln4657_1_fu_825_p2();
    void thread_sub_ln4657_fu_750_p2();
    void thread_tmp_2_fu_1286_p4();
    void thread_tmp_3_fu_1322_p4();
    void thread_training_set_V_address0();
    void thread_training_set_V_ce0();
    void thread_training_set_V_d0();
    void thread_training_set_V_we0();
    void thread_trunc_ln4141_1_fu_900_p1();
    void thread_trunc_ln4141_2_fu_915_p1();
    void thread_trunc_ln4141_3_fu_923_p1();
    void thread_trunc_ln4141_4_fu_949_p1();
    void thread_trunc_ln4141_5_fu_957_p1();
    void thread_trunc_ln4141_fu_892_p1();
    void thread_trunc_ln414_fu_713_p1();
    void thread_trunc_ln4463_1_fu_1135_p1();
    void thread_trunc_ln4463_2_fu_1302_p1();
    void thread_trunc_ln4463_fu_1081_p1();
    void thread_trunc_ln4657_1_fu_802_p1();
    void thread_trunc_ln4657_fu_738_p1();
    void thread_trunc_ln4657_mid2_fu_857_p4();
    void thread_zext_ln13_fu_1243_p1();
    void thread_zext_ln4132_1_fu_977_p1();
    void thread_zext_ln4141_1_fu_1008_p1();
    void thread_zext_ln4141_fu_985_p1();
    void thread_zext_ln4150_1_fu_1059_p1();
    void thread_zext_ln4150_2_fu_1050_p1();
    void thread_zext_ln4150_3_fu_1041_p1();
    void thread_zext_ln4150_4_fu_1032_p1();
    void thread_zext_ln4150_5_fu_1023_p1();
    void thread_zext_ln4150_fu_1068_p1();
    void thread_zext_ln4463_1_fu_1158_p1();
    void thread_zext_ln4463_2_fu_1270_p1();
    void thread_zext_ln4463_3_fu_1312_p1();
    void thread_zext_ln4463_4_fu_1131_p1();
    void thread_zext_ln4463_fu_1077_p1();
    void thread_zext_ln4572_fu_628_p1();
    void thread_zext_ln4653_fu_866_p1();
    void thread_zext_ln4656_fu_875_p1();
    void thread_zext_ln4657_1_fu_806_p1();
    void thread_zext_ln4657_fu_734_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
