
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_28160:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3a81ffff; valaddr_reg:x3; val_offset:84480*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84480*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28161:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3a83ffff; valaddr_reg:x3; val_offset:84483*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84483*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28162:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3a87ffff; valaddr_reg:x3; val_offset:84486*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84486*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28163:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3a8fffff; valaddr_reg:x3; val_offset:84489*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84489*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28164:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3a9fffff; valaddr_reg:x3; val_offset:84492*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84492*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28165:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3abfffff; valaddr_reg:x3; val_offset:84495*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84495*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28166:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3ac00000; valaddr_reg:x3; val_offset:84498*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84498*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28167:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3ae00000; valaddr_reg:x3; val_offset:84501*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84501*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28168:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3af00000; valaddr_reg:x3; val_offset:84504*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84504*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28169:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3af80000; valaddr_reg:x3; val_offset:84507*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84507*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28170:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3afc0000; valaddr_reg:x3; val_offset:84510*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84510*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28171:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3afe0000; valaddr_reg:x3; val_offset:84513*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84513*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28172:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3aff0000; valaddr_reg:x3; val_offset:84516*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84516*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28173:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3aff8000; valaddr_reg:x3; val_offset:84519*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84519*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28174:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3affc000; valaddr_reg:x3; val_offset:84522*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84522*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28175:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3affe000; valaddr_reg:x3; val_offset:84525*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84525*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28176:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3afff000; valaddr_reg:x3; val_offset:84528*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84528*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28177:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3afff800; valaddr_reg:x3; val_offset:84531*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84531*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28178:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3afffc00; valaddr_reg:x3; val_offset:84534*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84534*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28179:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3afffe00; valaddr_reg:x3; val_offset:84537*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84537*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28180:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3affff00; valaddr_reg:x3; val_offset:84540*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84540*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28181:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3affff80; valaddr_reg:x3; val_offset:84543*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84543*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28182:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3affffc0; valaddr_reg:x3; val_offset:84546*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84546*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28183:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3affffe0; valaddr_reg:x3; val_offset:84549*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84549*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28184:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3afffff0; valaddr_reg:x3; val_offset:84552*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84552*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28185:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3afffff8; valaddr_reg:x3; val_offset:84555*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84555*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28186:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3afffffc; valaddr_reg:x3; val_offset:84558*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84558*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28187:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3afffffe; valaddr_reg:x3; val_offset:84561*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84561*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28188:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x75 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3affffff; valaddr_reg:x3; val_offset:84564*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84564*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28189:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3f800001; valaddr_reg:x3; val_offset:84567*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84567*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28190:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3f800003; valaddr_reg:x3; val_offset:84570*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84570*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28191:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3f800007; valaddr_reg:x3; val_offset:84573*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84573*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28192:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3f999999; valaddr_reg:x3; val_offset:84576*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84576*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28193:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:84579*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84579*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28194:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:84582*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84582*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28195:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:84585*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84585*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28196:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:84588*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84588*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28197:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:84591*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84591*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28198:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:84594*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84594*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28199:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:84597*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84597*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28200:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:84600*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84600*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28201:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:84603*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84603*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28202:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:84606*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84606*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28203:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:84609*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84609*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28204:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0b9d21 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3aad18 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0b9d21; op2val:0x3aad18;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:84612*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84612*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28205:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde800000; valaddr_reg:x3; val_offset:84615*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84615*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28206:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde800001; valaddr_reg:x3; val_offset:84618*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84618*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28207:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde800003; valaddr_reg:x3; val_offset:84621*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84621*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28208:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde800007; valaddr_reg:x3; val_offset:84624*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84624*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28209:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde80000f; valaddr_reg:x3; val_offset:84627*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84627*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28210:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde80001f; valaddr_reg:x3; val_offset:84630*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84630*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28211:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde80003f; valaddr_reg:x3; val_offset:84633*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84633*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28212:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde80007f; valaddr_reg:x3; val_offset:84636*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84636*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28213:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde8000ff; valaddr_reg:x3; val_offset:84639*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84639*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28214:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde8001ff; valaddr_reg:x3; val_offset:84642*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84642*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28215:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde8003ff; valaddr_reg:x3; val_offset:84645*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84645*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28216:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde8007ff; valaddr_reg:x3; val_offset:84648*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84648*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28217:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde800fff; valaddr_reg:x3; val_offset:84651*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84651*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28218:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde801fff; valaddr_reg:x3; val_offset:84654*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84654*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28219:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde803fff; valaddr_reg:x3; val_offset:84657*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84657*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28220:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde807fff; valaddr_reg:x3; val_offset:84660*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84660*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28221:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde80ffff; valaddr_reg:x3; val_offset:84663*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84663*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28222:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde81ffff; valaddr_reg:x3; val_offset:84666*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84666*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28223:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde83ffff; valaddr_reg:x3; val_offset:84669*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84669*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28224:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde87ffff; valaddr_reg:x3; val_offset:84672*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84672*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28225:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde8fffff; valaddr_reg:x3; val_offset:84675*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84675*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28226:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xde9fffff; valaddr_reg:x3; val_offset:84678*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84678*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28227:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdebfffff; valaddr_reg:x3; val_offset:84681*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84681*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28228:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdec00000; valaddr_reg:x3; val_offset:84684*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84684*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28229:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdee00000; valaddr_reg:x3; val_offset:84687*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84687*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28230:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdef00000; valaddr_reg:x3; val_offset:84690*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84690*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28231:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdef80000; valaddr_reg:x3; val_offset:84693*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84693*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28232:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdefc0000; valaddr_reg:x3; val_offset:84696*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84696*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28233:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdefe0000; valaddr_reg:x3; val_offset:84699*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84699*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28234:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdeff0000; valaddr_reg:x3; val_offset:84702*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84702*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28235:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdeff8000; valaddr_reg:x3; val_offset:84705*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84705*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28236:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdeffc000; valaddr_reg:x3; val_offset:84708*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84708*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28237:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdeffe000; valaddr_reg:x3; val_offset:84711*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84711*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28238:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdefff000; valaddr_reg:x3; val_offset:84714*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84714*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28239:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdefff800; valaddr_reg:x3; val_offset:84717*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84717*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28240:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdefffc00; valaddr_reg:x3; val_offset:84720*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84720*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28241:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdefffe00; valaddr_reg:x3; val_offset:84723*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84723*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28242:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdeffff00; valaddr_reg:x3; val_offset:84726*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84726*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28243:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdeffff80; valaddr_reg:x3; val_offset:84729*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84729*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28244:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdeffffc0; valaddr_reg:x3; val_offset:84732*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84732*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28245:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdeffffe0; valaddr_reg:x3; val_offset:84735*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84735*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28246:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdefffff0; valaddr_reg:x3; val_offset:84738*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84738*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28247:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdefffff8; valaddr_reg:x3; val_offset:84741*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84741*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28248:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdefffffc; valaddr_reg:x3; val_offset:84744*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84744*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28249:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdefffffe; valaddr_reg:x3; val_offset:84747*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84747*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28250:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xbd and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xdeffffff; valaddr_reg:x3; val_offset:84750*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84750*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28251:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff000001; valaddr_reg:x3; val_offset:84753*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84753*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28252:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff000003; valaddr_reg:x3; val_offset:84756*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84756*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28253:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff000007; valaddr_reg:x3; val_offset:84759*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84759*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28254:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff199999; valaddr_reg:x3; val_offset:84762*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84762*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28255:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff249249; valaddr_reg:x3; val_offset:84765*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84765*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28256:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff333333; valaddr_reg:x3; val_offset:84768*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84768*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28257:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:84771*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84771*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28258:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:84774*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84774*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28259:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff444444; valaddr_reg:x3; val_offset:84777*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84777*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28260:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:84780*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84780*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28261:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:84783*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84783*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28262:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff666666; valaddr_reg:x3; val_offset:84786*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84786*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28263:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:84789*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84789*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28264:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:84792*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84792*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28265:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:84795*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84795*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28266:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0bcf86 and fs2 == 1 and fe2 == 0x7f and fm2 == 0x6a5fc6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0bcf86; op2val:0xbfea5fc6;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:84798*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84798*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28267:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x0; valaddr_reg:x3; val_offset:84801*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84801*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28268:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:84804*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84804*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28269:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:84807*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84807*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28270:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:84810*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84810*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28271:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0xf; valaddr_reg:x3; val_offset:84813*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84813*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28272:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x1f; valaddr_reg:x3; val_offset:84816*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84816*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28273:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x3f; valaddr_reg:x3; val_offset:84819*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84819*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28274:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x7f; valaddr_reg:x3; val_offset:84822*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84822*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28275:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0xff; valaddr_reg:x3; val_offset:84825*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84825*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28276:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x1ff; valaddr_reg:x3; val_offset:84828*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84828*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28277:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x3ff; valaddr_reg:x3; val_offset:84831*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84831*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28278:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x7ff; valaddr_reg:x3; val_offset:84834*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84834*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28279:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0xfff; valaddr_reg:x3; val_offset:84837*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84837*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28280:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x1fff; valaddr_reg:x3; val_offset:84840*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84840*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28281:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x3fff; valaddr_reg:x3; val_offset:84843*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84843*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28282:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x7fff; valaddr_reg:x3; val_offset:84846*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84846*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28283:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0xffff; valaddr_reg:x3; val_offset:84849*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84849*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28284:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x1ffff; valaddr_reg:x3; val_offset:84852*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84852*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28285:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x3ffff; valaddr_reg:x3; val_offset:84855*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84855*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28286:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0x7ffff; valaddr_reg:x3; val_offset:84858*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84858*0 + 3*220*FLEN/8, x4, x1, x2)

inst_28287:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0c0df5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0c0df5; op2val:0x0;
op3val:0xfffff; valaddr_reg:x3; val_offset:84861*0 + 3*220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 84861*0 + 3*220*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(981598207,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(981729279,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(981991423,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(982515711,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(983564287,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(985661439,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(985661440,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(987758592,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(988807168,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989331456,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989593600,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989724672,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989790208,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989822976,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989839360,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989847552,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989851648,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989853696,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989854720,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989855232,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989855488,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989855616,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989855680,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989855712,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989855728,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989855736,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989855740,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989855742,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(989855743,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2131467553,32,FLEN)
NAN_BOXED(3845400,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732930560,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732930561,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732930563,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732930567,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732930575,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732930591,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732930623,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732930687,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732930815,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732931071,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732931583,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732932607,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732934655,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732938751,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732946943,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732963327,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3732996095,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3733061631,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3733192703,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3733454847,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3733979135,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3735027711,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3737124863,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3737124864,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3739222016,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3740270592,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3740794880,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741057024,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741188096,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741253632,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741286400,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741302784,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741310976,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741315072,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741317120,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741318144,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741318656,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741318912,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741319040,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741319104,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741319136,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741319152,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741319160,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741319164,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741319166,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(3741319167,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2131480454,32,FLEN)
NAN_BOXED(3219808198,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(31,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(63,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(127,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(255,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(511,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1023,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2047,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4095,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8191,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16383,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(32767,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(65535,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(131071,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(262143,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(524287,32,FLEN)
NAN_BOXED(2131496437,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1048575,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
