
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Jan 21 00:07:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1489.094 ; gain = 0.000 ; free physical = 1052 ; free virtual = 5130
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/luis/Documents/ECE230/Lab2/week_2_first_verilog/class/constraints.xdc]
Finished Parsing XDC File [/home/luis/Documents/ECE230/Lab2/week_2_first_verilog/class/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1640.750 ; gain = 0.000 ; free physical = 950 ; free virtual = 5027
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:12 ; elapsed = 00:00:02 . Memory (MB): peak = 1804.094 ; gain = 159.375 ; free physical = 856 ; free virtual = 4934

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2cd368546

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2190.047 ; gain = 385.953 ; free physical = 465 ; free virtual = 4559

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2cd368546

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2532.969 ; gain = 0.000 ; free physical = 139 ; free virtual = 4213

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2cd368546

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2532.969 ; gain = 0.000 ; free physical = 141 ; free virtual = 4215
Phase 1 Initialization | Checksum: 2cd368546

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2532.969 ; gain = 0.000 ; free physical = 141 ; free virtual = 4215

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2cd368546

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2532.969 ; gain = 0.000 ; free physical = 141 ; free virtual = 4215

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2cd368546

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2532.969 ; gain = 0.000 ; free physical = 140 ; free virtual = 4214
Phase 2 Timer Update And Timing Data Collection | Checksum: 2cd368546

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2532.969 ; gain = 0.000 ; free physical = 140 ; free virtual = 4214

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2cd368546

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2532.969 ; gain = 0.000 ; free physical = 140 ; free virtual = 4214
Retarget | Checksum: 2cd368546
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2cd368546

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2532.969 ; gain = 0.000 ; free physical = 140 ; free virtual = 4214
Constant propagation | Checksum: 2cd368546
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.969 ; gain = 0.000 ; free physical = 140 ; free virtual = 4214
Phase 5 Sweep | Checksum: 2cd368546

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2532.969 ; gain = 0.000 ; free physical = 140 ; free virtual = 4214
Sweep | Checksum: 2cd368546
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2cd368546

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2564.984 ; gain = 32.016 ; free physical = 139 ; free virtual = 4214
BUFG optimization | Checksum: 2cd368546
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2cd368546

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2564.984 ; gain = 32.016 ; free physical = 139 ; free virtual = 4214
Shift Register Optimization | Checksum: 2cd368546
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2cd368546

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2564.984 ; gain = 32.016 ; free physical = 139 ; free virtual = 4214
Post Processing Netlist | Checksum: 2cd368546
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2cd368546

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2564.984 ; gain = 32.016 ; free physical = 139 ; free virtual = 4214

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2564.984 ; gain = 0.000 ; free physical = 139 ; free virtual = 4214
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2cd368546

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2564.984 ; gain = 32.016 ; free physical = 139 ; free virtual = 4214
Phase 9 Finalization | Checksum: 2cd368546

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2564.984 ; gain = 32.016 ; free physical = 139 ; free virtual = 4214
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2cd368546

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2564.984 ; gain = 32.016 ; free physical = 139 ; free virtual = 4214

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2cd368546

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2564.984 ; gain = 0.000 ; free physical = 139 ; free virtual = 4214

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2cd368546

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.984 ; gain = 0.000 ; free physical = 139 ; free virtual = 4214

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.984 ; gain = 0.000 ; free physical = 139 ; free virtual = 4214
Ending Netlist Obfuscation Task | Checksum: 2cd368546

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2564.984 ; gain = 0.000 ; free physical = 139 ; free virtual = 4214
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2564.984 ; gain = 920.266 ; free physical = 139 ; free virtual = 4214
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luis/Documents/ECE230/Lab2/week_2_first_verilog/week_2_first_verilog.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.766 ; gain = 0.000 ; free physical = 144 ; free virtual = 4164
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2587.766 ; gain = 0.000 ; free physical = 144 ; free virtual = 4164
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.766 ; gain = 0.000 ; free physical = 144 ; free virtual = 4164
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2587.766 ; gain = 0.000 ; free physical = 143 ; free virtual = 4162
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.766 ; gain = 0.000 ; free physical = 143 ; free virtual = 4162
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2587.766 ; gain = 0.000 ; free physical = 143 ; free virtual = 4163
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2587.766 ; gain = 0.000 ; free physical = 143 ; free virtual = 4163
INFO: [Common 17-1381] The checkpoint '/home/luis/Documents/ECE230/Lab2/week_2_first_verilog/week_2_first_verilog.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.090 ; gain = 0.000 ; free physical = 142 ; free virtual = 4121
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1fbac00b3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2652.090 ; gain = 0.000 ; free physical = 142 ; free virtual = 4121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.090 ; gain = 0.000 ; free physical = 141 ; free virtual = 4121

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1fbac00b3

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2684.105 ; gain = 32.016 ; free physical = 139 ; free virtual = 4120

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21b144570

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2684.105 ; gain = 32.016 ; free physical = 138 ; free virtual = 4120

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21b144570

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2684.105 ; gain = 32.016 ; free physical = 137 ; free virtual = 4119
Phase 1 Placer Initialization | Checksum: 21b144570

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2684.105 ; gain = 32.016 ; free physical = 137 ; free virtual = 4119

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.105 ; gain = 0.000 ; free physical = 137 ; free virtual = 4119

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2684.105 ; gain = 32.016 ; free physical = 137 ; free virtual = 4119
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 1fbac00b3

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2684.105 ; gain = 32.016 ; free physical = 137 ; free virtual = 4119
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2684.105 ; gain = 0.000 ; free physical = 125 ; free virtual = 4108
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2684.105 ; gain = 0.000 ; free physical = 131 ; free virtual = 4114
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2684.105 ; gain = 0.000 ; free physical = 131 ; free virtual = 4115
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2684.105 ; gain = 0.000 ; free physical = 132 ; free virtual = 4116
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.105 ; gain = 0.000 ; free physical = 132 ; free virtual = 4116
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2684.105 ; gain = 0.000 ; free physical = 132 ; free virtual = 4116
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.105 ; gain = 0.000 ; free physical = 132 ; free virtual = 4116
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2684.105 ; gain = 0.000 ; free physical = 131 ; free virtual = 4115
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2684.105 ; gain = 0.000 ; free physical = 131 ; free virtual = 4115
INFO: [Common 17-1381] The checkpoint '/home/luis/Documents/ECE230/Lab2/week_2_first_verilog/week_2_first_verilog.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2684.105 ; gain = 0.000 ; free physical = 137 ; free virtual = 4099
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.074 ; gain = 0.000 ; free physical = 137 ; free virtual = 4099
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.012 ; gain = 5.938 ; free physical = 137 ; free virtual = 4099
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.012 ; gain = 0.000 ; free physical = 137 ; free virtual = 4099
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2693.012 ; gain = 0.000 ; free physical = 134 ; free virtual = 4096
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.012 ; gain = 0.000 ; free physical = 134 ; free virtual = 4096
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2693.012 ; gain = 0.000 ; free physical = 134 ; free virtual = 4096
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2693.012 ; gain = 5.938 ; free physical = 134 ; free virtual = 4096
INFO: [Common 17-1381] The checkpoint '/home/luis/Documents/ECE230/Lab2/week_2_first_verilog/week_2_first_verilog.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cd7701b8 ConstDB: 0 ShapeSum: 8db3a2a4 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 77524eef | NumContArr: ac36850c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a8dac935

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2777.973 ; gain = 84.961 ; free physical = 146 ; free virtual = 4022

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a8dac935

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2807.973 ; gain = 114.961 ; free physical = 119 ; free virtual = 3989

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a8dac935

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2807.973 ; gain = 114.961 ; free physical = 132 ; free virtual = 3990
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 31b30755d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 180 ; free virtual = 3976

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 31b30755d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 180 ; free virtual = 3976

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 24caa4613

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 172 ; free virtual = 3968
Phase 4 Initial Routing | Checksum: 24caa4613

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 172 ; free virtual = 3968

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
Phase 5.1 Global Iteration 0 | Checksum: 24caa4613

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 172 ; free virtual = 3968
Phase 5 Rip-up And Reroute | Checksum: 24caa4613

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 172 ; free virtual = 3968

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 24caa4613

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 172 ; free virtual = 3968

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 24caa4613

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 172 ; free virtual = 3968
Phase 7 Post Hold Fix | Checksum: 24caa4613

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 172 ; free virtual = 3968

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000637806 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 5.40541%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 24caa4613

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 160 ; free virtual = 3957

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 24caa4613

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 160 ; free virtual = 3956

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24caa4613

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 160 ; free virtual = 3956

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24caa4613

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 160 ; free virtual = 3956
Total Elapsed time in route_design: 18.29 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1ef6375bf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 160 ; free virtual = 3956
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1ef6375bf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 160 ; free virtual = 3956

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2824.973 ; gain = 131.961 ; free physical = 160 ; free virtual = 3956
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luis/Documents/ECE230/Lab2/week_2_first_verilog/week_2_first_verilog.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/luis/Documents/ECE230/Lab2/week_2_first_verilog/week_2_first_verilog.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:25 ; elapsed = 00:00:05 . Memory (MB): peak = 2978.855 ; gain = 153.883 ; free physical = 158 ; free virtual = 3850
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.855 ; gain = 0.000 ; free physical = 158 ; free virtual = 3850
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2978.855 ; gain = 0.000 ; free physical = 158 ; free virtual = 3850
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.855 ; gain = 0.000 ; free physical = 158 ; free virtual = 3850
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2978.855 ; gain = 0.000 ; free physical = 158 ; free virtual = 3850
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.855 ; gain = 0.000 ; free physical = 158 ; free virtual = 3850
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2978.855 ; gain = 0.000 ; free physical = 158 ; free virtual = 3851
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2978.855 ; gain = 0.000 ; free physical = 158 ; free virtual = 3851
INFO: [Common 17-1381] The checkpoint '/home/luis/Documents/ECE230/Lab2/week_2_first_verilog/week_2_first_verilog.runs/impl_1/top_routed.dcp' has been generated.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 16057248 bits.
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3235.656 ; gain = 256.801 ; free physical = 150 ; free virtual = 3584
INFO: [Common 17-206] Exiting Vivado at Tue Jan 21 00:08:23 2025...
