0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim/glbl.v,1766337470,verilog,,,,glbl,,,,,,,,
C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v,1766476311,verilog,,C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v,,control_unit,,,,,,,,
C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v,1766476190,verilog,,C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v,,coordinate_mapper,,,,,,,,
C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v,1766476036,verilog,,C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v,,memory_interface,,,,,,,,
C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v,1766337470,verilog,,C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v,,pixel_writer,,,,,,,,
C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v,1766337470,verilog,,C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v,,top_module,,,,,,,,
C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v,1766475257,verilog,,,,top_module_tb,,,,,,,,
