Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 10 23:52:53 2024
| Host         : Neo_com running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file logic_gate_timing_summary_routed.rpt -pb logic_gate_timing_summary_routed.pb -rpx logic_gate_timing_summary_routed.rpx -warn_on_violation
| Design       : logic_gate
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (115)
5. checking no_input_delay (13)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50)
-------------------------
 There are 50 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (115)
--------------------------------------------------
 There are 115 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  131          inf        0.000                      0                  131           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=51, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 4.110ns (56.579%)  route 3.154ns (43.421%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDCE                         0.000     0.000 r  LCD_RS_reg/C
    SLICE_X85Y130        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  LCD_RS_reg/Q
                         net (fo=1, routed)           3.154     3.573    LCD_RS_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.691     7.265 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     7.265    LCD_RS
    G6                                                                r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.141ns  (logic 3.985ns (55.799%)  route 3.157ns (44.201%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130        FDCE                         0.000     0.000 r  LCD_DATA_reg[5]/C
    SLICE_X85Y130        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[5]/Q
                         net (fo=1, routed)           3.157     3.613    LCD_DATA_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         3.529     7.141 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.141    LCD_DATA[5]
    C5                                                                r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            LCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.989ns  (logic 4.017ns (57.469%)  route 2.973ns (42.531%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDPE                         0.000     0.000 r  LCD_DATA_reg[0]/C
    SLICE_X85Y128        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  LCD_DATA_reg[0]/Q
                         net (fo=1, routed)           2.973     3.429    LCD_DATA_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.561     6.989 r  LCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.989    LCD_DATA[0]
    A4                                                                r  LCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.910ns  (logic 4.065ns (58.824%)  route 2.845ns (41.176%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDCE                         0.000     0.000 r  LCD_DATA_reg[2]/C
    SLICE_X84Y129        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[2]/Q
                         net (fo=1, routed)           2.845     3.363    LCD_DATA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.547     6.910 r  LCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.910    LCD_DATA[2]
    C3                                                                r  LCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.904ns  (logic 4.083ns (59.136%)  route 2.821ns (40.864%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDCE                         0.000     0.000 r  LCD_DATA_reg[4]/C
    SLICE_X84Y130        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[4]/Q
                         net (fo=1, routed)           2.821     3.339    LCD_DATA_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.565     6.904 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.904    LCD_DATA[4]
    A2                                                                r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 4.024ns (59.275%)  route 2.764ns (40.725%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y129        FDCE                         0.000     0.000 r  LCD_DATA_reg[1]/C
    SLICE_X83Y129        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[1]/Q
                         net (fo=1, routed)           2.764     3.220    LCD_DATA_OBUF[1]
    B2                   OBUF (Prop_obuf_I_O)         3.568     6.788 r  LCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.788    LCD_DATA[1]
    B2                                                                r  LCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.618ns  (logic 1.889ns (28.539%)  route 4.729ns (71.461%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  number_btn_IBUF[5]_inst/O
                         net (fo=8, routed)           2.533     4.022    number_btn_IBUF[5]
    SLICE_X84Y128        LUT4 (Prop_lut4_I2_O)        0.124     4.146 r  LCD_DATA[2]_i_6/O
                         net (fo=1, routed)           0.831     4.978    LCD_DATA[2]_i_6_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I0_O)        0.124     5.102 r  LCD_DATA[2]_i_3/O
                         net (fo=2, routed)           0.887     5.988    LCD_DATA[2]_i_3_n_0
    SLICE_X85Y129        LUT5 (Prop_lut5_I3_O)        0.152     6.140 r  LCD_DATA[1]_i_1/O
                         net (fo=1, routed)           0.478     6.618    p_3_in[1]
    SLICE_X83Y129        FDCE                                         r  LCD_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_out_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.488ns  (logic 3.980ns (61.351%)  route 2.507ns (38.649%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDCE                         0.000     0.000 r  LED_out_reg[4]/C
    SLICE_X85Y126        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LED_out_reg[4]/Q
                         net (fo=1, routed)           2.507     2.963    LED_out_OBUF[4]
    N7                   OBUF (Prop_obuf_I_O)         3.524     6.488 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.488    LED_out[4]
    N7                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.432ns  (logic 4.004ns (62.250%)  route 2.428ns (37.750%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDCE                         0.000     0.000 r  LCD_DATA_reg[3]/C
    SLICE_X85Y129        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  LCD_DATA_reg[3]/Q
                         net (fo=1, routed)           2.428     2.884    LCD_DATA_OBUF[3]
    D4                   OBUF (Prop_obuf_I_O)         3.548     6.432 r  LCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.432    LCD_DATA[3]
    D4                                                                r  LCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 O1/btn_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDCE                         0.000     0.000 r  O1/btn_reg_reg[2]/C
    SLICE_X85Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[2]/Q
                         net (fo=1, routed)           0.087     0.228    O1/btn_reg[2]
    SLICE_X84Y124        LUT2 (Prop_lut2_I1_O)        0.045     0.273 r  O1/btn_trig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    O1/btn_trig[2]_i_1_n_0
    SLICE_X84Y124        FDCE                                         r  O1/btn_trig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDCE                         0.000     0.000 r  O1/btn_reg_reg[8]/C
    SLICE_X83Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[8]/Q
                         net (fo=1, routed)           0.095     0.236    O1/btn_reg[8]
    SLICE_X82Y125        LUT2 (Prop_lut2_I1_O)        0.045     0.281 r  O1/btn_trig[8]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[8]_i_1_n_0
    SLICE_X82Y125        FDCE                                         r  O1/btn_trig_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDCE                         0.000     0.000 r  O1/btn_reg_reg[10]/C
    SLICE_X83Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[10]/Q
                         net (fo=1, routed)           0.097     0.238    O1/btn_reg[10]
    SLICE_X82Y125        LUT2 (Prop_lut2_I1_O)        0.045     0.283 r  O1/btn_trig[10]_i_1/O
                         net (fo=1, routed)           0.000     0.283    O1/btn_trig[10]_i_1_n_0
    SLICE_X82Y125        FDCE                                         r  O1/btn_trig_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[1]/C
    SLICE_X82Y128        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[1]/Q
                         net (fo=1, routed)           0.062     0.190    O1/btn_reg[1]
    SLICE_X82Y128        LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  O1/btn_trig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.289    O1/btn_trig[1]_i_1_n_0
    SLICE_X82Y128        FDCE                                         r  O1/btn_trig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDCE                         0.000     0.000 r  O1/btn_reg_reg[11]/C
    SLICE_X83Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[11]/Q
                         net (fo=1, routed)           0.137     0.278    O1/btn_reg[11]
    SLICE_X82Y125        LUT2 (Prop_lut2_I1_O)        0.045     0.323 r  O1/btn_trig[11]_i_1/O
                         net (fo=1, routed)           0.000     0.323    O1/btn_trig[11]_i_1_n_0
    SLICE_X82Y125        FDCE                                         r  O1/btn_trig_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y124        FDCE                         0.000     0.000 r  O1/btn_reg_reg[6]/C
    SLICE_X85Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[6]/Q
                         net (fo=1, routed)           0.139     0.280    O1/btn_reg[6]
    SLICE_X84Y124        LUT2 (Prop_lut2_I1_O)        0.045     0.325 r  O1/btn_trig[6]_i_1/O
                         net (fo=1, routed)           0.000     0.325    O1/btn_trig[6]_i_1_n_0
    SLICE_X84Y124        FDCE                                         r  O1/btn_trig_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDCE                         0.000     0.000 r  O1/btn_reg_reg[7]/C
    SLICE_X83Y125        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[7]/Q
                         net (fo=1, routed)           0.143     0.284    O1/btn_reg[7]
    SLICE_X82Y125        LUT2 (Prop_lut2_I1_O)        0.045     0.329 r  O1/btn_trig[7]_i_1/O
                         net (fo=1, routed)           0.000     0.329    O1/btn_trig[7]_i_1_n_0
    SLICE_X82Y125        FDCE                                         r  O1/btn_trig_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y126        FDCE                         0.000     0.000 r  cnt_reg[4]/C
    SLICE_X82Y126        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[4]/Q
                         net (fo=14, routed)          0.185     0.326    cnt_reg_n_0_[4]
    SLICE_X82Y126        LUT6 (Prop_lut6_I4_O)        0.045     0.371 r  cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.371    cnt[4]_i_1_n_0
    SLICE_X82Y126        FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.314%)  route 0.191ns (50.686%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[0]/C
    SLICE_X83Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[0]/Q
                         net (fo=1, routed)           0.191     0.332    O1/btn_reg[0]
    SLICE_X83Y128        LUT2 (Prop_lut2_I1_O)        0.045     0.377 r  O1/btn_trig[0]_i_1/O
                         net (fo=1, routed)           0.000     0.377    O1/btn_trig[0]_i_1_n_0
    SLICE_X83Y128        FDCE                                         r  O1/btn_trig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y127        FDCE                         0.000     0.000 r  state_reg[0]_C/C
    SLICE_X83Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  state_reg[0]_C/Q
                         net (fo=33, routed)          0.193     0.334    O1/state_reg[0]_C_0
    SLICE_X83Y127        LUT6 (Prop_lut6_I5_O)        0.045     0.379 r  O1/state[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.379    O1_n_2
    SLICE_X83Y127        FDCE                                         r  state_reg[0]_C/D
  -------------------------------------------------------------------    -------------------





