<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <link rel="apple-touch-icon" sizes="180x180" href="favicon/apple-touch-icon.png">
    <link rel="icon" type="image/png" sizes="32x32" href="favicon/favicon-32x32.png">
    <link rel="icon" type="image/png" sizes="16x16" href="favicon/favicon-16x16.png">
    <link rel="manifest" href="favicon/site.webmanifest">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta name="description" content="A website detailing the open-source fpgaConvNet toolflow.">
    <title>fpgaConvNet</title>
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.2.3/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-rbsA2VBKQhggwzxH7pPCaAqO46MgnOM80zW1RWuH61DGLwZJEdK2Kadq2F9CUG65" crossorigin="anonymous">
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <!-- <link href="https://fonts.googleapis.com/css2?family=Reem+Kufi:wght@400;500;600;700&display=swap" rel="stylesheet"> -->
    <link href="https://fonts.googleapis.com/css2?family=Lato:ital,wght@0,100;0,300;0,400;0,700;0,900;1,100;1,300;1,400;1,700;1,900&family=Reem+Kufi:wght@400;500;600;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="styles.css">
  </head>
  <body>

    <!-- Initial Scripts -->
    <script src="https://d3js.org/d3.v4.min.js"></script>
    <script src="https://unpkg.com/@hpcc-js/wasm@0.3.11/dist/index.min.js"></script>
    <script src="https://unpkg.com/d3-graphviz@3.0.5/build/d3-graphviz.js"></script>
    <script src="https://cdn.jsdelivr.net/npm/chart.js@3.7.1/dist/chart.min.js" integrity="sha256-ErZ09KkZnzjpqcane4SCyyHsKAXMvID9/xwbl/Aq1pc=" crossorigin="anonymous"></script>

    <!-- Navbar -->
    <nav class="navbar navbar-dark navbar-expand-lg fixed-top" id="fpgaconvnet-navbar">
    <!-- <nav class="navbar navbar-expand-lg" id="fpgaconvnet-navbar"> -->
      <div class="container-fluid">
        <a class="navbar-brand" href="index.html">
          <img src="img/fpgaconvnet-logo.png" height="30" class="d-inline-block align-top" alt="fpgaconvnet logo" loading="lazy">
        </a>
        <!-- <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarSupportedContent2" aria-controls="navbarSupportedContent2" aria-expanded="false" aria-label="Toggle navigation"> -->
        <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation">
          <span class="navbar-toggler-icon"></span>
        </button>
        <div class="collapse navbar-collapse" id="navbarNav">
          <div class="navbar-nav">
            <a class="nav-link fpgaconvnet-nav-link" id="fpgaconvnet-nav-link" aria-current="page" href="about.html">About</a>
            <a class="nav-link fpgaconvnet-nav-link" id="fpgaconvnet-nav-link" aria-current="page" href="docs.html">Docs</a>
            <a class="nav-link fpgaconvnet-nav-link" id="fpgaconvnet-nav-link" aria-current="page" href="results.html">Results</a>
            <a class="nav-link active fpgaconvnet-nav-link" id="fpgaconvnet-nav-link" aria-current="page" href="publications.html">Research</a>
            <a class="nav-link fpgaconvnet-nav-link" id="fpgaconvnet-nav-link" aria-current="page" href="visualisation.html">Visualisation</a>
          </div>
        </div>
      </div>
    </nav>

    <!-- Header section -->
    <div class="container-fluid mt-5 text-center">
      <div class="row justify-content-md-center">
        <div class="col mt-5 mb-3">
          <h2>Research</h2>
        </div>
      </div>
    </div>

    <!-- Timeline -->
    <div class="container-fluid mb-5" id="fpgaconvnet-timeline">

      <div class="row justify-content-md-center">
        <div class="col col-lg-6">
          <!-- <h2>Research</h2> -->
          <p class="fpgaconvnet-text">
            Since the initial conception of the fpgaConvNet toolflow, there have been many research projects which have contributed to and utilised the framework.
            The core development of the toolflow has lead to innovations in Streaming Architecture design as well as Design Space Exploration.
            This in turn has enabled novel contributions in several application domains, broadening the scope of the toolflow.
            The growing list of research outcomes are listed below.
          </p>
        </div>
      </div>

      <div class="row justify-content-md-center">
        <div class="col col-lg-6">
          <ul class="timeline">
            <li>
              <div class="row">
                <div class="col">
                  <h5>fpgaConvNet: A Framework for Mapping Convolutional Neural Networks on FPGAs</h5>
                </div>
                <div class="col col-auto">
                  <h3>FCCM 2016</h3>
                </div>
                <p><em>Stylianos I. Venieris and Christos-Savvas Bouganis</em></p>
                <p class="fpgaconvnet-text">
                  The original paper detailing the design principles of fpgaConvNet, such as the application of Synchronous Dataflow (SDF) performance modelling for streaming architectures, and high-level resource estimation.
                  This work also explores the use of bitstream reconfiguration for high-throughput applications.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://ieeexplore.ieee.org/document/7544745">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>Latency-Driven Design for FPGA-based Convolutional Neural Networks</h5>
                </div>
                <div class="col col-auto">
                  <h3>FPL 2017</h3>
                </div>
                <p><em>Stylianos I. Venieris and Christos-Savvas Bouganis</em></p>
                <p class="fpgaconvnet-text">
                  This work explores methods of targeting latency for fpgaConvNet by constraining the design to a single bitstream, and making use of runtime weight parameter reconfiguration.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.org/10.23919/FPL.2017.8056828">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>fpgaConvNet: Mapping Regular and Irregular Convolutional Neural Networks on FPGAs</h5>
                </div>
                <div class="col col-auto">
                  <h3>TNNLS 2018</h3>
                </div>
                <p><em>Stylianos I. Venieris and Christos-Savvas Bouganis</em></p>
                <p class="fpgaconvnet-text">
                  The scope of fpgaConvNet is expanded to support more irregular network styles such as GoogleNet and ResNet, by including element-wise and concatenation layers in the design.
                  This work addresses the design space exploration aspect of including multiple branches in the model.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.org/10.1109/TNNLS.2018.2844093">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>Power-Aware FPGA Mapping of Convolutional Neural Networks</h5>
                </div>
                <div class="col col-auto">
                  <h3>FPT 2019</h3>
                </div>
                <p><em>Alexander Montgomerie-Corcoran and Christos-Savvas Bouganis</em></p>
                <p>
                  This work explores the power consumption aspect of fpgaConvNet, producing high-level models of how design choices affect the power consumption of the accelerator.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.org/10.1109/ICFPT47387.2019.00059">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>DEF: Differential Encoding of Featuremaps for Low Power Convolutional Neural Network Accelerators</h5>
                </div>
                <div class="col col-auto">
                  <h3>ASP-DAC 2021</h3>
                </div>
                <p><em>Alexander Montgomerie-Corcoran and Christos-Savvas Bouganis</em></p>
                <p>
                  In this paper, a novel coding scheme is introduced which exploits the properties of feature maps to reduce the activity along off-chip memory data busses, leading to lower system power consumption.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.org/10.1145/3394885.3431576">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>StreamSVD: Low-rank Approximation and Streaming Accelerator Co-design</h5>
                </div>
                <div class="col col-auto">
                  <h3>FPT 2021</h3>
                </div>
                <p><em>Zhewen Yu and Christos-Savvas Bouganis</em></p>
                <p>
                  This work looks into methods of compressing ML models by using Singular Value Decomposition (SVD) to reduce the number of weight parameters required.
                  fpgaConvNet was used to show how this method benefits ML accelerators.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.ieeecomputersociety.org/10.1109/FPL57034.2022.00069">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>SAMO: Optimised Mapping of Convolutional Neural Networks to Streaming Architectures</h5>
                </div>
                <div class="col col-auto">
                  <h3>FPL 2022</h3>
                </div>
                <p><em>Alexander Montgomerie-Corcoran*, Zhewen Yu* and Christos-Savvas Bouganis</em></p>
                <p>
                  This work builds on the capabilities of fpgaConvNet's design space exploration, by proposing two optimisers (simulated annealing and rule-based), as well as expanding the scope to other FPGA-based ML accelerator frameworks, namely FINN and HLS4ML.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.ieeecomputersociety.org/10.1109/FPL57034.2022.00069">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>HARFLOW3D: A Latency-Oriented 3D-CNN Accelerator Toolflow for HAR on FPGA Devices</h5>
                </div>
                <div class="col col-auto">
                  <h3>FCCM 2023</h3>
                </div>
                <p><em>Petros Toupas*, Alexander Montgomerie-Corcoran*, Christos-Savvas Bouganis, Dimitrios Tzovaras</em></p>
                <p>
                  A new architecture based off of the design principles of fpgaConvNet is developed in this work, but has the benefit of runtime parameter reconfiguration.
                  This makes it suitable for low-latency applications as it avoids the need to do full bitstream reconfiguration, which is necessary for Human Action Recognition (HAR).
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.org/10.48550/arXiv.2303.17218">doi</a></li>
                </ul>
              </div>
            </li>
            <li>
              <div class="row">
                <div class="col">
                  <h5>ATHEENA: A Toolflow for Hardware Early-Exit Network Automation</h5>
                </div>
                <div class="col col-auto">
                  <h3>FCCM 2023</h3>
                </div>
                <p><em>Benjamin Biggs, Christos-Savvas Bouganis, George A. Constantinides</em></p>
                <p>
                  ATHEENA looks into using early exit networks with fpgaConvNet, and the challenges associated with handling early exit branches.
                </p>
                <ul class="timeline-links">
                  <!-- <li><a href="#">paper</a></li> -->
                  <li><a href="https://doi.org/10.48550/arXiv.2304.08400">doi</a></li>
                </ul>
              </div>
            </li>

            <li>
              <div class="row">
                <div class="col">
                  <h5>FMM-X3D: FPGA-based modelling and mapping of X3D for Human Action Recognition</h5>
                </div>
                <div class="col col-auto">
                  <h3>ASAP 2023</h3>
                </div>
                <p><em>Petros Toupas,  Christos-Savvas Bouganis, Dimitrios Tzovaras</em></p>
                <p>
                  This study bridges the gap between recent developments in computer vision on videos and their deployment and applications on FPGAs by optimising and mapping a state-of-the-art 3D-CNN model (X3D) for human action recognition (HAR).
                </p>
                <ul class="timeline-links">
                  <li><a href="https://arxiv.org/abs/2305.18479">preprint</a></li>
                </ul>
              </div>
            </li>

            <li>
              <div class="row">
                <div class="col">
                  <h5>PASS: Exploiting Post-Activation Sparsity in Streaming Architectures for CNN Acceleration</h5>
                </div>
                <div class="col col-auto">
                  <h3>FPL 2023</h3>
                </div>
                <p><em>Alexander Montgomerie-Corcoran*, Zhewen Yu*, Jianyi Cheng, Christos-Savvas Bouganis</em></p>
                <p>
                  this work addresses the challenges associated with exploiting post-activation sparsity for performance gains in streaming CNN accelerators.
                </p>
                <ul class="timeline-links">
                  <li><a href="https://arxiv.org/abs/2307.07821">preprint</a></li>
                </ul>
              </div>
            </li>

            <li>
              <div class="row">
                <div class="col">
                  <h5>fpgaHART: A toolflow for throughput-oriented acceleration of 3D CNNs for HAR onto FPGAs</h5>
                </div>
                <div class="col col-auto">
                  <h3>FPL 2023</h3>
                </div>
                <p><em>Petros Toupas,  Christos-Savvas Bouganis, Dimitrios Tzovaras</em></p>
                <p>
                  Optimising and mapping state-of-the-art 3D-CNN models for human action recognition (HAR) while aiming for throughput-oriented designs.
                </p>
                <ul class="timeline-links">
                  <li><a href="https://arxiv.org/abs/2305.19896">preprint</a></li>
                </ul>
              </div>
            </li>

            <li>
              <div class="row">
                <div class="col">
                  <h5>SATAY: A Streaming Architecture Toolflow for Accelerating YOLO Models on FPGA Devices</h5>
                </div>
                <div class="col col-auto">
                  <h3>FPT 2023</h3>
                </div>
                <p><em>Alexander Montgomerie-Corcoran, Petros Toupas, Zhewen Yu, and Christos-Savvas Bouganis </em></p>
                <p>
                  Design space optimisations and hardware support for state-of-the-art object detection models.
                </p>
                <ul class="timeline-links">
                  <li><a href="https://arxiv.org/abs/2309.01587">preprint</a></li>
                </ul>
              </div>
            </li>

          </ul>
        </div>
      </div>

    </div>

    <footer class="py-3 my-4">
      <div class="nav justify-content-center border-bottom pb-3 mb-3">
        <a class="nav-link" aria-current="page" href="index.html">Home</a>
        <a class="nav-link" aria-current="page" href="about.html">About</a>
        <a class="nav-link" aria-current="page" href="docs.html">Docs</a>
        <a class="nav-link" aria-current="page" href="results.html">Results</a>
        <a class="nav-link" aria-current="page" href="publications.html">Research</a>
        <a class="nav-link" aria-current="page" href="visualisation.html">Visualisation</a>
      </div>
      <p class="text-center text-body-secondary">Designed by Alexander Montgomerie-Corcoran</p>
    </footer>

    <!-- Footer -->
    <!-- <footer class="d-flex flex-wrap justify-content-between align-items-center py-3 my-4 border-top"> -->
    <!--   <p class="col-md-4 mb-0 text-body-secondary">Designed by Alexander Montgomerie-Corcoran</p> -->

    <!--   <!-1- <a href="/" class="col-md-4 d-flex align-items-center justify-content-center mb-3 mb-md-0 me-md-auto link-body-emphasis text-decoration-none"> -1-> -->
    <!--   <!-1-   <svg class="bi me-2" width="40" height="32"><use xlink:href="#bootstrap"></use></svg> -1-> -->
    <!--   <!-1- </a> -1-> -->

    <!--   <!-1- <ul class="nav col-md-4 justify-content-end"> -1-> -->
    <!--   <!-1-   <li class="nav-item"><a href="#" class="nav-link px-2 text-body-secondary">Home</a></li> -1-> -->
    <!--   <!-1-   <li class="nav-item"><a href="#" class="nav-link px-2 text-body-secondary">Features</a></li> -1-> -->
    <!--   <!-1-   <li class="nav-item"><a href="#" class="nav-link px-2 text-body-secondary">Pricing</a></li> -1-> -->
    <!--   <!-1-   <li class="nav-item"><a href="#" class="nav-link px-2 text-body-secondary">FAQs</a></li> -1-> -->
    <!--   <!-1-   <li class="nav-item"><a href="#" class="nav-link px-2 text-body-secondary">About</a></li> -1-> -->
    <!--   <!-1- </ul> -1-> -->
    <!-- </footer> -->

    <!-- Post scripts -->
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.2.3/dist/js/bootstrap.bundle.min.js" integrity="sha384-kenU1KFdBIe4zVF0s0G1M5b4hcpxyD9F7jL+jjXkk+Q2h455rYXK/7HAuoJl+0I4" crossorigin="anonymous"></script>
    <!-- <script src="main.js"></script> -->
  </body>
</html>
