

================================================================
== Vitis HLS Report for 'event_router_top'
================================================================
* Date:           Fri Aug 16 17:28:32 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.937 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      28|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     151|    -|
|Register         |        -|     -|       4|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       4|     179|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_predicate_op16_write_state1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op18_write_state1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_write_state1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op28_write_state1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_write_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_write_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_write_state2  |       and|   0|  0|   2|           1|           1|
    |tmp_2_nbreadreq_fu_98_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_3_nbreadreq_fu_114_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_38_p3          |       and|   0|  0|   2|           1|           0|
    |tmp_s_nbreadreq_fu_68_p3        |       and|   0|  0|   2|           1|           0|
    |ap_block_state1                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state2                 |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  28|          14|          10|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  14|          3|    1|          3|
    |ap_done                                         |   9|          2|    1|          2|
    |lpcore_anti_message_stream_0_blk_n              |   9|          2|    1|          2|
    |lpcore_anti_message_stream_0_din                |  14|          3|  129|        387|
    |lpcore_anti_message_stream_1_blk_n              |   9|          2|    1|          2|
    |lpcore_anti_message_stream_1_din                |  14|          3|  129|        387|
    |lpcore_cancellation_unit_output_stream_0_blk_n  |   9|          2|    1|          2|
    |lpcore_cancellation_unit_output_stream_1_blk_n  |   9|          2|    1|          2|
    |lpcore_enqueue_event_stream_0_blk_n             |   9|          2|    1|          2|
    |lpcore_enqueue_event_stream_0_din               |  14|          3|  129|        387|
    |lpcore_enqueue_event_stream_1_blk_n             |   9|          2|    1|          2|
    |lpcore_enqueue_event_stream_1_din               |  14|          3|  129|        387|
    |lpcore_output_event_stream_0_blk_n              |   9|          2|    1|          2|
    |lpcore_output_event_stream_1_blk_n              |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 151|         33|  526|       1569|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  2|   0|    2|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |tmp_2_reg_174  |  1|   0|    1|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  4|   0|    4|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                        RTL Ports                        | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                                   |   in|    1|  ap_ctrl_hs|                          event_router_top|  return value|
|ap_rst                                                   |   in|    1|  ap_ctrl_hs|                          event_router_top|  return value|
|ap_start                                                 |   in|    1|  ap_ctrl_hs|                          event_router_top|  return value|
|ap_done                                                  |  out|    1|  ap_ctrl_hs|                          event_router_top|  return value|
|ap_continue                                              |   in|    1|  ap_ctrl_hs|                          event_router_top|  return value|
|ap_idle                                                  |  out|    1|  ap_ctrl_hs|                          event_router_top|  return value|
|ap_ready                                                 |  out|    1|  ap_ctrl_hs|                          event_router_top|  return value|
|lpcore_output_event_stream_0_dout                        |   in|  129|     ap_fifo|              lpcore_output_event_stream_0|       pointer|
|lpcore_output_event_stream_0_num_data_valid              |   in|    2|     ap_fifo|              lpcore_output_event_stream_0|       pointer|
|lpcore_output_event_stream_0_fifo_cap                    |   in|    2|     ap_fifo|              lpcore_output_event_stream_0|       pointer|
|lpcore_output_event_stream_0_empty_n                     |   in|    1|     ap_fifo|              lpcore_output_event_stream_0|       pointer|
|lpcore_output_event_stream_0_read                        |  out|    1|     ap_fifo|              lpcore_output_event_stream_0|       pointer|
|lpcore_output_event_stream_1_dout                        |   in|  129|     ap_fifo|              lpcore_output_event_stream_1|       pointer|
|lpcore_output_event_stream_1_num_data_valid              |   in|    2|     ap_fifo|              lpcore_output_event_stream_1|       pointer|
|lpcore_output_event_stream_1_fifo_cap                    |   in|    2|     ap_fifo|              lpcore_output_event_stream_1|       pointer|
|lpcore_output_event_stream_1_empty_n                     |   in|    1|     ap_fifo|              lpcore_output_event_stream_1|       pointer|
|lpcore_output_event_stream_1_read                        |  out|    1|     ap_fifo|              lpcore_output_event_stream_1|       pointer|
|lpcore_cancellation_unit_output_stream_0_dout            |   in|  129|     ap_fifo|  lpcore_cancellation_unit_output_stream_0|       pointer|
|lpcore_cancellation_unit_output_stream_0_num_data_valid  |   in|    2|     ap_fifo|  lpcore_cancellation_unit_output_stream_0|       pointer|
|lpcore_cancellation_unit_output_stream_0_fifo_cap        |   in|    2|     ap_fifo|  lpcore_cancellation_unit_output_stream_0|       pointer|
|lpcore_cancellation_unit_output_stream_0_empty_n         |   in|    1|     ap_fifo|  lpcore_cancellation_unit_output_stream_0|       pointer|
|lpcore_cancellation_unit_output_stream_0_read            |  out|    1|     ap_fifo|  lpcore_cancellation_unit_output_stream_0|       pointer|
|lpcore_cancellation_unit_output_stream_1_dout            |   in|  129|     ap_fifo|  lpcore_cancellation_unit_output_stream_1|       pointer|
|lpcore_cancellation_unit_output_stream_1_num_data_valid  |   in|    2|     ap_fifo|  lpcore_cancellation_unit_output_stream_1|       pointer|
|lpcore_cancellation_unit_output_stream_1_fifo_cap        |   in|    2|     ap_fifo|  lpcore_cancellation_unit_output_stream_1|       pointer|
|lpcore_cancellation_unit_output_stream_1_empty_n         |   in|    1|     ap_fifo|  lpcore_cancellation_unit_output_stream_1|       pointer|
|lpcore_cancellation_unit_output_stream_1_read            |  out|    1|     ap_fifo|  lpcore_cancellation_unit_output_stream_1|       pointer|
|lpcore_enqueue_event_stream_0_din                        |  out|  129|     ap_fifo|             lpcore_enqueue_event_stream_0|       pointer|
|lpcore_enqueue_event_stream_0_num_data_valid             |   in|    2|     ap_fifo|             lpcore_enqueue_event_stream_0|       pointer|
|lpcore_enqueue_event_stream_0_fifo_cap                   |   in|    2|     ap_fifo|             lpcore_enqueue_event_stream_0|       pointer|
|lpcore_enqueue_event_stream_0_full_n                     |   in|    1|     ap_fifo|             lpcore_enqueue_event_stream_0|       pointer|
|lpcore_enqueue_event_stream_0_write                      |  out|    1|     ap_fifo|             lpcore_enqueue_event_stream_0|       pointer|
|lpcore_enqueue_event_stream_1_din                        |  out|  129|     ap_fifo|             lpcore_enqueue_event_stream_1|       pointer|
|lpcore_enqueue_event_stream_1_num_data_valid             |   in|    2|     ap_fifo|             lpcore_enqueue_event_stream_1|       pointer|
|lpcore_enqueue_event_stream_1_fifo_cap                   |   in|    2|     ap_fifo|             lpcore_enqueue_event_stream_1|       pointer|
|lpcore_enqueue_event_stream_1_full_n                     |   in|    1|     ap_fifo|             lpcore_enqueue_event_stream_1|       pointer|
|lpcore_enqueue_event_stream_1_write                      |  out|    1|     ap_fifo|             lpcore_enqueue_event_stream_1|       pointer|
|lpcore_anti_message_stream_0_din                         |  out|  129|     ap_fifo|              lpcore_anti_message_stream_0|       pointer|
|lpcore_anti_message_stream_0_num_data_valid              |   in|    2|     ap_fifo|              lpcore_anti_message_stream_0|       pointer|
|lpcore_anti_message_stream_0_fifo_cap                    |   in|    2|     ap_fifo|              lpcore_anti_message_stream_0|       pointer|
|lpcore_anti_message_stream_0_full_n                      |   in|    1|     ap_fifo|              lpcore_anti_message_stream_0|       pointer|
|lpcore_anti_message_stream_0_write                       |  out|    1|     ap_fifo|              lpcore_anti_message_stream_0|       pointer|
|lpcore_anti_message_stream_1_din                         |  out|  129|     ap_fifo|              lpcore_anti_message_stream_1|       pointer|
|lpcore_anti_message_stream_1_num_data_valid              |   in|    2|     ap_fifo|              lpcore_anti_message_stream_1|       pointer|
|lpcore_anti_message_stream_1_fifo_cap                    |   in|    2|     ap_fifo|              lpcore_anti_message_stream_1|       pointer|
|lpcore_anti_message_stream_1_full_n                      |   in|    1|     ap_fifo|              lpcore_anti_message_stream_1|       pointer|
|lpcore_anti_message_stream_1_write                       |  out|    1|     ap_fifo|              lpcore_anti_message_stream_1|       pointer|
+---------------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

