Project Information                         c:\max2work\fifolifo\lifo_code.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 03/17/19 14:28:37

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


LIFO_CODE


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

lifo_code
      EPM9320LC84-15       11       10       0      121     60          37 %

User Pins:                 11       10       0  



Project Information                         c:\max2work\fifolifo\lifo_code.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'Reset' chosen for auto global Clear


Project Information                         c:\max2work\fifolifo\lifo_code.rpt

** FILE HIERARCHY **



|lpm_add_sub:1752|
|lpm_add_sub:1752|addcore:adder|
|lpm_add_sub:1752|addcore:adder|addcore:adder0|
|lpm_add_sub:1752|altshift:result_ext_latency_ffs|
|lpm_add_sub:1752|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1752|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:2353|
|lpm_add_sub:2353|addcore:adder|
|lpm_add_sub:2353|addcore:adder|addcore:adder0|
|lpm_add_sub:2353|altshift:result_ext_latency_ffs|
|lpm_add_sub:2353|altshift:carry_ext_latency_ffs|
|lpm_add_sub:2353|altshift:oflow_ext_latency_ffs|


Device-Specific Information:                c:\max2work\fifolifo\lifo_code.rpt
lifo_code

***** Logic for device 'lifo_code' compiled without errors.




Device: EPM9320LC84-15

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

              R  R  R  R        R  R  R  R        R  R  R  R     R  R  R  R  
              E  E  E  E        E  E  E  E        E  E  E  E     E  E  E  E  
              S  S  S  S        S  S  S  S        S  S  S  S     S  S  S  S  
              E  E  E  E        E  E  E  E        E  E  E  E  V  E  E  E  E  
              R  R  R  R  f     R  R  R  R        R  R  R  R  C  R  R  R  R  
              V  V  V  V  u  G  V  V  V  V        V  V  V  V  C  V  V  V  V  
              E  E  E  E  l  N  E  E  E  E  W  R  E  E  E  E  I  E  E  E  E  
              D  D  D  D  l  D  D  D  D  D  R  D  D  D  D  D  O  D  D  D  D  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
RESERVED | 12                                                              74 | RESERVED 
   Reset | 13                                                              73 | RESERVED 
  VCCINT | 14                                                              72 | DI0 
   VCCIO | 15                                                              71 | VCCINT 
     DO2 | 16                                                              70 | GND 
     DI5 | 17                                                              69 | DO5 
     GND | 18                                                              68 | DI2 
   empty | 19                                                              67 | GND 
     DI1 | 20                                                              66 | DO0 
  VCCINT | 21                                                              65 | DO1 
     DO3 | 22                        EPM9320LC84-15                        64 | VCCINT 
     DI7 | 23                                                              63 | DO7 
     GND | 24                                                              62 | DI3 
     GND | 25                                                              61 | GND 
     DO4 | 26                                                              60 | VCCIO 
     DI6 | 27                                                              59 | DO6 
  VCCINT | 28                                                              58 | DI4 
    N.C. | 29                                                              57 | VCCINT 
    #TDO | 30                                                              56 | ^VPP 
RESERVED | 31                                                              55 | #TMS 
RESERVED | 32                                                              54 | RESERVED 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              R  R  R  R  V  R  R  R  R  #  #  R  R  R  R  G  R  R  R  R  R  
              E  E  E  E  C  E  E  E  E  T  T  E  E  E  E  N  E  E  E  E  E  
              S  S  S  S  C  S  S  S  S  D  C  S  S  S  S  D  S  S  S  S  S  
              E  E  E  E  I  E  E  E  E  I  K  E  E  E  E     E  E  E  E  E  
              R  R  R  R  O  R  R  R  R        R  R  R  R     R  R  R  R  R  
              V  V  V  V     V  V  V  V        V  V  V  V     V  V  V  V  V  
              E  E  E  E     E  E  E  E        E  E  E  E     E  E  E  E  E  
              D  D  D  D     D  D  D  D        D  D  D  D     D  D  D  D  D  


N.C. = Not Connected.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                c:\max2work\fifolifo\lifo_code.rpt
lifo_code

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External    Shareable
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect  Expanders
A3      16/16(100%)   0/16(  0%)   1/16(  6%)    0/2    0/2      11/33( 33%)    5/16( 31%)  
A5      16/16(100%)   0/16(  0%)   1/16(  6%)    0/2    0/2      11/33( 33%)    5/16( 31%)  
B2      15/16( 93%)   1/16(  6%)   1/16(  6%)    0/2    0/2      11/33( 33%)    9/16( 56%)  
B4      16/16(100%)   0/16(  0%)   1/16(  6%)    0/2    0/2      11/33( 33%)    5/16( 31%)  
C1       2/16( 12%)   2/16( 12%)   2/16( 12%)    0/2    0/2       4/33( 12%)    0/16(  0%)  
C2      11/16( 68%)   0/16(  0%)   1/16(  6%)    0/2    0/2      11/33( 33%)   10/16( 62%)  
C3       1/16(  6%)   1/16(  6%)   1/16(  6%)    0/2    0/2       5/33( 15%)    0/16(  0%)  
C4      13/16( 81%)   0/16(  0%)   2/16( 12%)    0/2    0/2      11/33( 33%)   11/16( 68%)  
C5       1/16(  6%)   1/16(  6%)   1/16(  6%)    0/2    0/2       4/33( 12%)    0/16(  0%)  
D1      16/16(100%)   0/16(  0%)   1/16(  6%)    0/2    0/2      11/33( 33%)    5/16( 31%)  
D2       1/16(  6%)   1/16(  6%)   1/16(  6%)    0/2    0/2       3/33(  9%)    0/16(  0%)  
D3      11/16( 68%)   0/16(  0%)   1/16(  6%)    0/2    0/2      11/33( 33%)   10/16( 62%)  
D4       1/16(  6%)   1/16(  6%)   1/16(  6%)    0/2    0/2       3/33(  9%)    0/16(  0%)  
D5       1/16(  6%)   1/16(  6%)   1/16(  6%)    0/2    0/2       2/33(  6%)    0/16(  0%)  


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            17/56     ( 30%)
Total logic cells used:                        121/320    ( 37%)
Total shareable expanders used:                 42/320    ( 13%)
Total Turbo logic cells used:                  121/320    ( 37%)
Total shareable expanders not available (n/a):  18/320    (  5%)
Average fan-in:                                  7.34
Total fan-in:                                   889

Total input pins required:                      11
Total input I/O cell registers required:         0
Total output pins required:                     10
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total logic cells required:                    121
Total flipflops required:                       77
Total product terms required:                  385
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          42
Total packed registers required:                 0

Synthesized logic cells:                        41/ 320   ( 12%)

Logic Cell Counts

Column:  01  02  03  04  05  Total
 A:      0   0  16   0  16     32
 B:      0  15   0  16   0     31
 C:      2  11   1  13   1     28
 D:     16   1  11   1   1     30

Total:  18  27  28  30  18    121



Device-Specific Information:                c:\max2work\fifolifo\lifo_code.rpt
lifo_code

** INPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  72      -    -    --      INPUT               0      0   0    0    0    0    8  DI0
  20      -    C    --      INPUT               0      0   0    0    0    0    8  DI1
  68      -    D    --      INPUT               0      0   0    0    0    0    8  DI2
  62      -    B    --      INPUT               0      0   0    0    0    0   10  DI3
  58      -    A    --      INPUT               0      0   0    0    0    0   13  DI4
  17      -    D    --      INPUT               0      0   0    0    0    0   13  DI5
  27      -    A    --      INPUT               0      0   0    0    0    0   13  DI6
  23      -    B    --      INPUT               0      0   0    0    0    0   13  DI7
  84      -    -    --      INPUT               0      0   0    0    0    0   22  RD
  13      -    -    --      INPUT  G            0      0   0    0    0    0  104  Reset
   1      -    -    --      INPUT               0      0   0    0    0    0   95  WR


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                c:\max2work\fifolifo\lifo_code.rpt
lifo_code

** OUTPUTS **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  66      -    C    --     OUTPUT               0      0   0    0    1    0    0  DO0
  65      -    C    --     OUTPUT               0      0   0    0    1    0    0  DO1
  16      -    D    --     OUTPUT               0      0   0    0    1    0    0  DO2
  22      -    B    --     OUTPUT               0      0   0    0    1    0    0  DO3
  26      -    A    --     OUTPUT               0      0   0    0    1    0    0  DO4
  69      -    D    --     OUTPUT               0      0   0    0    1    0    0  DO5
  59      -    A    --     OUTPUT               0      0   0    0    1    0    0  DO6
  63      -    B    --     OUTPUT               0      0   0    0    1    0    0  DO7
  19      -    C    --     OUTPUT               0      0   0    0    1    0    0  empty
   7      -    -    02     OUTPUT               0      0   0    0    1    0    0  full


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                c:\max2work\fifolifo\lifo_code.rpt
lifo_code

** BURIED LOGIC **

                                               Shareable
                                               Expanders     Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK Name
   -      1    C    01      LCELL      t        0      0   0    1    1    0   16  |LPM_ADD_SUB:2353|addcore:adder|addcore:adder0|ps0
   -      1    D    04      LCELL      t        0      0   0    1    2    0   16  |LPM_ADD_SUB:2353|addcore:adder|addcore:adder0|result_node1
   -      2    C    01      LCELL      t        0      0   0    1    3    0   16  |LPM_ADD_SUB:2353|addcore:adder|addcore:adder0|result_node2
   -      9    B    04       SOFT    s t        0      0   0    3    3    0    1  words0_7~1 (~23~1)
   -      8    B    04       DFFE      t        0      0   0    3    5    0    1  words0_7 (:23)
   -     12    A    05       SOFT    s t        0      0   0    3    3    0    1  words0_6~1 (~24~1)
   -     10    A    05       DFFE      t        0      0   0    3    5    0    1  words0_6 (:24)
   -     12    D    01       SOFT    s t        0      0   0    3    3    0    1  words0_5~1 (~25~1)
   -     10    D    01       DFFE      t        0      0   0    3    5    0    1  words0_5 (:25)
   -     10    A    03       SOFT    s t        0      0   0    3    3    0    1  words0_4~1 (~26~1)
   -     12    A    03       DFFE      t        0      0   0    3    5    0    1  words0_4 (:26)
   -     13    B    02       SOFT    s t        0      0   0    3    3    0    1  words0_3~1 (~27~1)
   -     12    B    02       DFFE      t        0      0   0    3    5    0    1  words0_3 (:27)
   -      8    D    03       DFFE      t        1      0   0    3    4    0    1  words0_2 (:28)
   -     10    C    04       DFFE      t        1      0   0    3    4    0    1  words0_1 (:29)
   -      8    C    02       DFFE      t        1      0   0    3    4    0    1  words0_0 (:30)
   -     10    B    04       DFFE      t        1      0   0    3    4    0    1  words1_7 (:31)
   -     13    A    05       DFFE      t        1      0   0    3    4    0    1  words1_6 (:32)
   -     13    D    01       DFFE      t        1      0   0    3    4    0    1  words1_5 (:33)
   -     13    A    03       DFFE      t        1      0   0    3    4    0    1  words1_4 (:34)
   -     10    B    02       DFFE      t        1      0   0    3    4    0    1  words1_3 (:35)
   -      5    D    03       DFFE      t        1      0   0    3    4    0    1  words1_2 (:36)
   -      3    C    04       DFFE      t        1      0   0    3    4    0    1  words1_1 (:37)
   -      3    C    02       DFFE      t        1      0   0    3    4    0    1  words1_0 (:38)
   -      1    B    04       SOFT    s t        0      0   0    3    3    0    1  words2_7~1 (~39~1)
   -      2    B    04       DFFE      t        0      0   0    3    5    0    1  words2_7 (:39)
   -      1    A    05       SOFT    s t        0      0   0    3    3    0    1  words2_6~1 (~40~1)
   -      2    A    05       DFFE      t        0      0   0    3    5    0    1  words2_6 (:40)
   -      1    D    01       SOFT    s t        0      0   0    3    3    0    1  words2_5~1 (~41~1)
   -      2    D    01       DFFE      t        0      0   0    3    5    0    1  words2_5 (:41)
   -      2    A    03       SOFT    s t        0      0   0    3    3    0    1  words2_4~1 (~42~1)
   -      1    A    03       DFFE      t        0      0   0    3    5    0    1  words2_4 (:42)
   -      3    B    02       SOFT    s t        0      0   0    3    3    0    1  words2_3~1 (~43~1)
   -      2    B    02       DFFE      t        0      0   0    3    5    0    1  words2_3 (:43)
   -      1    D    03       DFFE      t        1      0   0    3    4    0    1  words2_2 (:44)
   -      1    C    04       DFFE      t        1      0   0    3    4    0    1  words2_1 (:45)
   -      1    C    02       DFFE      t        1      0   0    3    4    0    1  words2_0 (:46)
   -      3    B    04       SOFT    s t        0      0   0    3    3    0    1  words3_7~1 (~47~1)
   -      4    B    04       DFFE      t        0      0   0    3    5    0    1  words3_7 (:47)
   -      4    A    05       SOFT    s t        0      0   0    3    3    0    1  words3_6~1 (~48~1)
   -      3    A    05       DFFE      t        0      0   0    3    5    0    1  words3_6 (:48)
   -      4    D    01       SOFT    s t        0      0   0    3    3    0    1  words3_5~1 (~49~1)
   -      3    D    01       DFFE      t        0      0   0    3    5    0    1  words3_5 (:49)
   -      4    A    03       SOFT    s t        0      0   0    3    3    0    1  words3_4~1 (~50~1)
   -      3    A    03       DFFE      t        0      0   0    3    5    0    1  words3_4 (:50)
   -      4    B    02       DFFE      t        1      0   0    3    4    0    1  words3_3 (:51)
   -      2    D    03       DFFE      t        1      0   0    3    4    0    1  words3_2 (:52)
   -      2    C    04       DFFE      t        1      0   0    3    4    0    1  words3_1 (:53)
   -      2    C    02       DFFE      t        1      0   0    3    4    0    1  words3_0 (:54)
   -     16    B    04       SOFT    s t        0      0   0    3    3    0    1  words4_7~1 (~55~1)
   -     15    B    04       DFFE      t        0      0   0    3    5    0    1  words4_7 (:55)
   -     15    A    05       SOFT    s t        0      0   0    3    3    0    1  words4_6~1 (~56~1)
   -     16    A    05       DFFE      t        0      0   0    3    5    0    1  words4_6 (:56)
   -     15    D    01       SOFT    s t        0      0   0    3    3    0    1  words4_5~1 (~57~1)
   -     16    D    01       DFFE      t        0      0   0    3    5    0    1  words4_5 (:57)
   -     15    A    03       SOFT    s t        0      0   0    3    3    0    1  words4_4~1 (~58~1)
   -     16    A    03       DFFE      t        0      0   0    3    5    0    1  words4_4 (:58)
   -     15    B    02       DFFE      t        1      0   0    3    4    0    1  words4_3 (:59)
   -     10    D    03       DFFE      t        1      0   0    3    4    0    1  words4_2 (:60)
   -     13    C    04       DFFE      t        1      0   0    3    4    0    1  words4_1 (:61)
   -     10    C    02       DFFE      t        1      0   0    3    4    0    1  words4_0 (:62)
   -     12    B    04       DFFE      t        1      0   0    3    4    0    1  words5_7 (:63)
   -     14    A    05       DFFE      t        1      0   0    3    4    0    1  words5_6 (:64)
   -     14    D    01       DFFE      t        1      0   0    3    4    0    1  words5_5 (:65)
   -     14    A    03       DFFE      t        1      0   0    3    4    0    1  words5_4 (:66)
   -     14    B    02       DFFE      t        1      0   0    3    4    0    1  words5_3 (:67)
   -      9    D    03       DFFE      t        1      0   0    3    4    0    1  words5_2 (:68)
   -     12    C    04       DFFE      t        1      0   0    3    4    0    1  words5_1 (:69)
   -      9    C    02       DFFE      t        1      0   0    3    4    0    1  words5_0 (:70)
   -     13    B    04       SOFT    s t        0      0   0    3    3    0    1  words6_7~1 (~71~1)
   -     14    B    04       DFFE      t        0      0   0    3    5    0    1  words6_7 (:71)
   -      9    A    05       SOFT    s t        0      0   0    3    3    0    1  words6_6~1 (~72~1)
   -      8    A    05       DFFE      t        0      0   0    3    5    0    1  words6_6 (:72)
   -      5    D    01       SOFT    s t        0      0   0    3    3    0    1  words6_5~1 (~73~1)
   -      6    D    01       DFFE      t        0      0   0    3    5    0    1  words6_5 (:73)
   -      6    A    03       SOFT    s t        0      0   0    3    3    0    1  words6_4~1 (~74~1)
   -      7    A    03       DFFE      t        0      0   0    3    5    0    1  words6_4 (:74)
   -      6    B    02       DFFE      t        1      0   0    3    4    0    1  words6_3 (:75)
   -      4    D    03       DFFE      t        1      0   0    3    4    0    1  words6_2 (:76)
   -      5    C    04       DFFE      t        1      0   0    3    4    0    1  words6_1 (:77)
   -      5    C    02       DFFE      t        1      0   0    3    4    0    1  words6_0 (:78)
   -      7    B    04       DFFE      t        1      0   0    3    4    0    1  words7_7 (:79)
   -      5    A    05       DFFE      t        1      0   0    3    4    0    1  words7_6 (:80)
   -      7    D    01       DFFE      t        1      0   0    3    4    0    1  words7_5 (:81)
   -      5    A    03       DFFE      t        1      0   0    3    4    0    1  words7_4 (:82)
   -      5    B    02       DFFE      t        1      0   0    3    4    0    1  words7_3 (:83)
   -      3    D    03       DFFE      t        1      0   0    3    4    0    1  words7_2 (:84)
   -      4    C    04       DFFE      t        1      0   0    3    4    0    1  words7_1 (:85)
   -      4    C    02       DFFE      t        1      0   0    3    4    0    1  words7_0 (:86)
   -      5    B    04        OR2    s t        1      0   1    2    7    0    1  outWord7~1 (~87~1)
   -      6    B    04       SOFT    s t        1      0   1    2    8    0    1  outWord7~2 (~87~2)
   -     11    B    04       DFFE      t        0      0   0    0    3    1    1  outWord7 (:87)
   -      6    A    05        OR2    s t        1      0   1    2    7    0    1  outWord6~1 (~88~1)
   -      7    A    05       SOFT    s t        1      0   1    2    8    0    1  outWord6~2 (~88~2)
   -     11    A    05       DFFE      t        0      0   0    0    3    1    1  outWord6 (:88)
   -      9    D    01        OR2    s t        1      0   1    2    7    0    1  outWord5~1 (~89~1)
   -      8    D    01       SOFT    s t        1      0   1    2    8    0    1  outWord5~2 (~89~2)
   -     11    D    01       DFFE      t        0      0   0    0    3    1    1  outWord5 (:89)
   -      9    A    03        OR2    s t        1      0   1    2    7    0    1  outWord4~1 (~90~1)
   -      8    A    03       SOFT    s t        1      0   1    2    8    0    1  outWord4~2 (~90~2)
   -     11    A    03       DFFE      t        0      0   0    0    3    1    1  outWord4 (:90)
   -      9    B    02        OR2    s t        1      0   1    2    7    0    1  outWord3~1 (~91~1)
   -      8    B    02       SOFT    s t        1      0   1    2    8    0    1  outWord3~2 (~91~2)
   -     11    B    02       DFFE      t        0      0   0    0    3    1    1  outWord3 (:91)
   -      7    D    03        OR2    s t        1      0   1    2    7    0    1  outWord2~1 (~92~1)
   -      6    D    03       SOFT    s t        1      0   1    2    8    0    1  outWord2~2 (~92~2)
   -     11    D    03       DFFE      t        0      0   0    0    3    1    1  outWord2 (:92)
   -      8    C    04        OR2    s t        1      0   1    2    7    0    1  outWord1~1 (~93~1)
   -      7    C    04       SOFT    s t        1      0   1    2    8    0    1  outWord1~2 (~93~2)
   -      9    C    04       DFFE      t        0      0   0    0    3    1    1  outWord1 (:93)
   -      7    C    02        OR2    s t        1      0   1    2    7    0    1  outWord0~1 (~94~1)
   -      6    C    02       SOFT    s t        1      0   1    2    8    0    1  outWord0~2 (~94~2)
   -     11    C    02       DFFE      t        0      0   0    0    3    1    1  outWord0 (:94)
   -      7    B    02       SOFT    s t        1      0   1    3    4    0    1  isFull~1 (~95~1)
   -      1    B    02       DFFE      t        0      0   0    0    2    1    1  isFull (:95)
   -      6    C    04       SOFT    s t        1      0   1    3    4    0    1  isEmpty~1 (~96~1)
   -     11    C    04       DFFE      t        0      0   0    0    2    1    1  isEmpty (:96)
   -      1    C    03       TFFE      t        0      0   0    2    3    0   89  counter2~170 (:109)
   -      2    C    05       TFFE      t        0      0   0    2    2    0   91  counter1~170 (:110)
   -      1    D    02       TFFE      t        0      0   0    2    1    0   93  counter0~170 (:111)
   -      1    D    05       SOFT    s t        0      0   0    2    0    0   77  ~3521~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:                c:\max2work\fifolifo\lifo_code.rpt
lifo_code

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

         FastTrack                                 
Row     Interconnect    Input Pins     Output Pins     Bidir Pins
A:      14/ 96( 14%)    2/16( 12%)      2/16( 12%)     0/16(  0%)
B:      14/ 96( 14%)    2/16( 12%)      2/16( 12%)     0/16(  0%)
C:      15/ 96( 15%)    1/16(  6%)      3/16( 18%)     0/16(  0%)
D:      14/ 96( 14%)    2/16( 12%)      2/16( 12%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      2/48(  4%)     0/20(  0%)      0/20(  0%)       0/20(  0%)
02:      2/48(  4%)     0/20(  0%)      1/20(  5%)       0/20(  0%)
03:      1/48(  2%)     0/20(  0%)      0/20(  0%)       0/20(  0%)
04:      1/48(  2%)     0/20(  0%)      0/20(  0%)       0/20(  0%)
05:      2/48(  4%)     0/20(  0%)      0/20(  0%)       0/20(  0%)


Device-Specific Information:                c:\max2work\fifolifo\lifo_code.rpt
lifo_code

** EQUATIONS **

DI0      : INPUT;
DI1      : INPUT;
DI2      : INPUT;
DI3      : INPUT;
DI4      : INPUT;
DI5      : INPUT;
DI6      : INPUT;
DI7      : INPUT;
RD       : INPUT;
Reset    : INPUT;
WR       : INPUT;

-- Node name is ':111' = 'counter0~170' 
-- Equation name is 'counter0~170', location is LC1_D2, type is buried.
counter0~170 = TFFE(!_EQ001, !_LC1_D5, GLOBAL(!Reset),  VCC,  VCC);
  _EQ001 = !RD & !WR
         #  RD &  WR;

-- Node name is ':110' = 'counter1~170' 
-- Equation name is 'counter1~170', location is LC2_C5, type is buried.
counter1~170 = TFFE( _EQ002, !_LC1_D5, GLOBAL(!Reset),  VCC,  VCC);
  _EQ002 = !counter0~170 &  RD & !WR
         #  counter0~170 & !RD &  WR;

-- Node name is ':109' = 'counter2~170' 
-- Equation name is 'counter2~170', location is LC1_C3, type is buried.
counter2~170 = TFFE( _EQ003, !_LC1_D5, GLOBAL(!Reset),  VCC,  VCC);
  _EQ003 = !counter0~170 & !counter1~170 &  RD & !WR
         #  counter0~170 &  counter1~170 & !RD &  WR;

-- Node name is 'DO0' 
-- Equation name is 'DO0', type is output 
DO0      =  outWord0;

-- Node name is 'DO1' 
-- Equation name is 'DO1', type is output 
DO1      =  outWord1;

-- Node name is 'DO2' 
-- Equation name is 'DO2', type is output 
DO2      =  outWord2;

-- Node name is 'DO3' 
-- Equation name is 'DO3', type is output 
DO3      =  outWord3;

-- Node name is 'DO4' 
-- Equation name is 'DO4', type is output 
DO4      =  outWord4;

-- Node name is 'DO5' 
-- Equation name is 'DO5', type is output 
DO5      =  outWord5;

-- Node name is 'DO6' 
-- Equation name is 'DO6', type is output 
DO6      =  outWord6;

-- Node name is 'DO7' 
-- Equation name is 'DO7', type is output 
DO7      =  outWord7;

-- Node name is 'empty' 
-- Equation name is 'empty', type is output 
empty    =  isEmpty;

-- Node name is 'full' 
-- Equation name is 'full', type is output 
full     =  isFull;

-- Node name is ':96' = 'isEmpty' 
-- Equation name is 'isEmpty', location is LC11_C4, type is buried.
isEmpty  = DFFE(!_LC6_C4 $  VCC, !_LC1_D5,  VCC,  VCC,  VCC);

-- Node name is '~96~1' = 'isEmpty~1' 
-- Equation name is '~96~1', location is LC6_C4, type is buried.
-- synthesized logic cell 
_LC6_C4  = LCELL( _EQ004 $  GND);
  _EQ004 =  isEmpty &  Reset
         #  counter0~170 &  counter1~170 &  counter2~170 & !RD & !Reset &  WR
         # !counter0~170 & !counter1~170 & !counter2~170 &  RD & !Reset &  WR
         #  counter0~170 & !counter1~170 & !counter2~170 &  RD & !Reset & !WR
         # !counter0~170 & !counter1~170 & !counter2~170 & !RD & !Reset & !WR;

-- Node name is ':95' = 'isFull' 
-- Equation name is 'isFull', location is LC1_B2, type is buried.
isFull   = DFFE(!_LC7_B2 $  VCC, !_LC1_D5,  VCC,  VCC,  VCC);

-- Node name is '~95~1' = 'isFull~1' 
-- Equation name is '~95~1', location is LC7_B2, type is buried.
-- synthesized logic cell 
_LC7_B2  = LCELL( _EQ005 $  GND);
  _EQ005 =  isFull &  Reset
         #  counter0~170 &  counter1~170 &  counter2~170 &  RD & !Reset &  WR
         # !counter0~170 & !counter1~170 & !counter2~170 &  RD & !Reset & !WR
         # !counter0~170 &  counter1~170 &  counter2~170 & !RD & !Reset &  WR
         #  counter0~170 &  counter1~170 &  counter2~170 & !RD & !Reset & !WR;

-- Node name is '~94~1' = 'outWord0~1' 
-- Equation name is '~94~1', location is LC7_C2, type is buried.
-- synthesized logic cell 
_LC7_C2  = LCELL( _EQ006 $  GND);
  _EQ006 =  outWord0 & !RD
         #  outWord0 &  Reset
         #  _LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words5_0
         #  _LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words7_0
         #  _LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words1_0;

-- Node name is '~94~2' = 'outWord0~2' 
-- Equation name is '~94~2', location is LC6_C2, type is buried.
-- synthesized logic cell 
_LC6_C2  = LCELL( _EQ007 $  GND);
  _EQ007 =  _LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words3_0
         # !_LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words4_0
         # !_LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words6_0
         # !_LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words0_0
         # !_LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words2_0;

-- Node name is ':94' = 'outWord0' 
-- Equation name is 'outWord0', location is LC11_C2, type is buried.
outWord0 = DFFE( _EQ008 $  VCC, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ008 = !_LC6_C2 & !_LC7_C2;

-- Node name is '~93~1' = 'outWord1~1' 
-- Equation name is '~93~1', location is LC8_C4, type is buried.
-- synthesized logic cell 
_LC8_C4  = LCELL( _EQ009 $  GND);
  _EQ009 =  outWord1 & !RD
         #  outWord1 &  Reset
         #  _LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words5_1
         #  _LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words7_1
         #  _LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words1_1;

-- Node name is '~93~2' = 'outWord1~2' 
-- Equation name is '~93~2', location is LC7_C4, type is buried.
-- synthesized logic cell 
_LC7_C4  = LCELL( _EQ010 $  GND);
  _EQ010 =  _LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words3_1
         # !_LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words4_1
         # !_LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words6_1
         # !_LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words0_1
         # !_LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words2_1;

-- Node name is ':93' = 'outWord1' 
-- Equation name is 'outWord1', location is LC9_C4, type is buried.
outWord1 = DFFE( _EQ011 $  VCC, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ011 = !_LC7_C4 & !_LC8_C4;

-- Node name is '~92~1' = 'outWord2~1' 
-- Equation name is '~92~1', location is LC7_D3, type is buried.
-- synthesized logic cell 
_LC7_D3  = LCELL( _EQ012 $  GND);
  _EQ012 =  outWord2 & !RD
         #  outWord2 &  Reset
         #  _LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words5_2
         #  _LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words7_2
         #  _LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words1_2;

-- Node name is '~92~2' = 'outWord2~2' 
-- Equation name is '~92~2', location is LC6_D3, type is buried.
-- synthesized logic cell 
_LC6_D3  = LCELL( _EQ013 $  GND);
  _EQ013 =  _LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words3_2
         # !_LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words4_2
         # !_LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words6_2
         # !_LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words0_2
         # !_LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words2_2;

-- Node name is ':92' = 'outWord2' 
-- Equation name is 'outWord2', location is LC11_D3, type is buried.
outWord2 = DFFE( _EQ014 $  VCC, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ014 = !_LC6_D3 & !_LC7_D3;

-- Node name is '~91~1' = 'outWord3~1' 
-- Equation name is '~91~1', location is LC9_B2, type is buried.
-- synthesized logic cell 
_LC9_B2  = LCELL( _EQ015 $  GND);
  _EQ015 =  outWord3 & !RD
         #  outWord3 &  Reset
         #  _LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words5_3
         #  _LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words7_3
         #  _LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words1_3;

-- Node name is '~91~2' = 'outWord3~2' 
-- Equation name is '~91~2', location is LC8_B2, type is buried.
-- synthesized logic cell 
_LC8_B2  = LCELL( _EQ016 $  GND);
  _EQ016 =  _LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words3_3
         # !_LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words4_3
         # !_LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words6_3
         # !_LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words0_3
         # !_LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words2_3;

-- Node name is ':91' = 'outWord3' 
-- Equation name is 'outWord3', location is LC11_B2, type is buried.
outWord3 = DFFE( _EQ017 $  VCC, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ017 = !_LC8_B2 & !_LC9_B2;

-- Node name is '~90~1' = 'outWord4~1' 
-- Equation name is '~90~1', location is LC9_A3, type is buried.
-- synthesized logic cell 
_LC9_A3  = LCELL( _EQ018 $  GND);
  _EQ018 =  outWord4 & !RD
         #  outWord4 &  Reset
         #  _LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words5_4
         #  _LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words7_4
         #  _LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words1_4;

-- Node name is '~90~2' = 'outWord4~2' 
-- Equation name is '~90~2', location is LC8_A3, type is buried.
-- synthesized logic cell 
_LC8_A3  = LCELL( _EQ019 $  GND);
  _EQ019 =  _LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words3_4
         # !_LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words4_4
         # !_LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words6_4
         # !_LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words0_4
         # !_LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words2_4;

-- Node name is ':90' = 'outWord4' 
-- Equation name is 'outWord4', location is LC11_A3, type is buried.
outWord4 = DFFE( _EQ020 $  VCC, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ020 = !_LC8_A3 & !_LC9_A3;

-- Node name is '~89~1' = 'outWord5~1' 
-- Equation name is '~89~1', location is LC9_D1, type is buried.
-- synthesized logic cell 
_LC9_D1  = LCELL( _EQ021 $  GND);
  _EQ021 =  outWord5 & !RD
         #  outWord5 &  Reset
         #  _LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words5_5
         #  _LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words7_5
         #  _LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words1_5;

-- Node name is '~89~2' = 'outWord5~2' 
-- Equation name is '~89~2', location is LC8_D1, type is buried.
-- synthesized logic cell 
_LC8_D1  = LCELL( _EQ022 $  GND);
  _EQ022 =  _LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words3_5
         # !_LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words4_5
         # !_LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words6_5
         # !_LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words0_5
         # !_LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words2_5;

-- Node name is ':89' = 'outWord5' 
-- Equation name is 'outWord5', location is LC11_D1, type is buried.
outWord5 = DFFE( _EQ023 $  VCC, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ023 = !_LC8_D1 & !_LC9_D1;

-- Node name is '~88~1' = 'outWord6~1' 
-- Equation name is '~88~1', location is LC6_A5, type is buried.
-- synthesized logic cell 
_LC6_A5  = LCELL( _EQ024 $  GND);
  _EQ024 =  outWord6 & !RD
         #  outWord6 &  Reset
         #  _LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words5_6
         #  _LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words7_6
         #  _LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words1_6;

-- Node name is '~88~2' = 'outWord6~2' 
-- Equation name is '~88~2', location is LC7_A5, type is buried.
-- synthesized logic cell 
_LC7_A5  = LCELL( _EQ025 $  GND);
  _EQ025 =  _LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words3_6
         # !_LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words4_6
         # !_LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words6_6
         # !_LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words0_6
         # !_LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words2_6;

-- Node name is ':88' = 'outWord6' 
-- Equation name is 'outWord6', location is LC11_A5, type is buried.
outWord6 = DFFE( _EQ026 $  VCC, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ026 = !_LC6_A5 & !_LC7_A5;

-- Node name is '~87~1' = 'outWord7~1' 
-- Equation name is '~87~1', location is LC5_B4, type is buried.
-- synthesized logic cell 
_LC5_B4  = LCELL( _EQ027 $  GND);
  _EQ027 =  outWord7 & !RD
         #  outWord7 &  Reset
         #  _LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words5_7
         #  _LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words7_7
         #  _LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words1_7;

-- Node name is '~87~2' = 'outWord7~2' 
-- Equation name is '~87~2', location is LC6_B4, type is buried.
-- synthesized logic cell 
_LC6_B4  = LCELL( _EQ028 $  GND);
  _EQ028 =  _LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words3_7
         # !_LC1_C1 & !_LC1_D4 &  _LC2_C1 &  RD & !Reset &  words4_7
         # !_LC1_C1 &  _LC1_D4 &  _LC2_C1 &  RD & !Reset &  words6_7
         # !_LC1_C1 & !_LC1_D4 & !_LC2_C1 &  RD & !Reset &  words0_7
         # !_LC1_C1 &  _LC1_D4 & !_LC2_C1 &  RD & !Reset &  words2_7;

-- Node name is ':87' = 'outWord7' 
-- Equation name is 'outWord7', location is LC11_B4, type is buried.
outWord7 = DFFE( _EQ029 $  VCC, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ029 = !_LC5_B4 & !_LC6_B4;

-- Node name is ':30' = 'words0_0' 
-- Equation name is 'words0_0', location is LC8_C2, type is buried.
words0_0 = DFFE( _EQ030 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ030 = !counter0~170 & !counter1~170 & !counter2~170 &  DI0 & !Reset & 
              WR
         #  words0_0 &  _X001;
  _X001  = EXP(!counter0~170 & !counter1~170 & !counter2~170 & !DI0 & !Reset & 
              WR);

-- Node name is ':29' = 'words0_1' 
-- Equation name is 'words0_1', location is LC10_C4, type is buried.
words0_1 = DFFE( _EQ031 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ031 = !counter0~170 & !counter1~170 & !counter2~170 &  DI1 & !Reset & 
              WR
         #  words0_1 &  _X002;
  _X002  = EXP(!counter0~170 & !counter1~170 & !counter2~170 & !DI1 & !Reset & 
              WR);

-- Node name is ':28' = 'words0_2' 
-- Equation name is 'words0_2', location is LC8_D3, type is buried.
words0_2 = DFFE( _EQ032 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ032 = !counter0~170 & !counter1~170 & !counter2~170 &  DI2 & !Reset & 
              WR
         #  words0_2 &  _X003;
  _X003  = EXP(!counter0~170 & !counter1~170 & !counter2~170 & !DI2 & !Reset & 
              WR);

-- Node name is '~27~1' = 'words0_3~1' 
-- Equation name is '~27~1', location is LC13_B2, type is buried.
-- synthesized logic cell 
_LC13_B2 = LCELL( _EQ033 $  GND);
  _EQ033 = !counter0~170 & !counter1~170 & !counter2~170 & !DI3 & !Reset & 
              WR;

-- Node name is ':27' = 'words0_3' 
-- Equation name is 'words0_3', location is LC12_B2, type is buried.
words0_3 = DFFE( _EQ034 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ034 = !counter0~170 & !counter1~170 & !counter2~170 &  DI3 & !Reset & 
              WR
         # !_LC13_B2 &  words0_3;

-- Node name is '~26~1' = 'words0_4~1' 
-- Equation name is '~26~1', location is LC10_A3, type is buried.
-- synthesized logic cell 
_LC10_A3 = LCELL( _EQ035 $  GND);
  _EQ035 = !counter0~170 & !counter1~170 & !counter2~170 & !DI4 & !Reset & 
              WR;

-- Node name is ':26' = 'words0_4' 
-- Equation name is 'words0_4', location is LC12_A3, type is buried.
words0_4 = DFFE( _EQ036 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ036 = !counter0~170 & !counter1~170 & !counter2~170 &  DI4 & !Reset & 
              WR
         # !_LC10_A3 &  words0_4;

-- Node name is '~25~1' = 'words0_5~1' 
-- Equation name is '~25~1', location is LC12_D1, type is buried.
-- synthesized logic cell 
_LC12_D1 = LCELL( _EQ037 $  GND);
  _EQ037 = !counter0~170 & !counter1~170 & !counter2~170 & !DI5 & !Reset & 
              WR;

-- Node name is ':25' = 'words0_5' 
-- Equation name is 'words0_5', location is LC10_D1, type is buried.
words0_5 = DFFE( _EQ038 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ038 = !counter0~170 & !counter1~170 & !counter2~170 &  DI5 & !Reset & 
              WR
         # !_LC12_D1 &  words0_5;

-- Node name is '~24~1' = 'words0_6~1' 
-- Equation name is '~24~1', location is LC12_A5, type is buried.
-- synthesized logic cell 
_LC12_A5 = LCELL( _EQ039 $  GND);
  _EQ039 = !counter0~170 & !counter1~170 & !counter2~170 & !DI6 & !Reset & 
              WR;

-- Node name is ':24' = 'words0_6' 
-- Equation name is 'words0_6', location is LC10_A5, type is buried.
words0_6 = DFFE( _EQ040 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ040 = !counter0~170 & !counter1~170 & !counter2~170 &  DI6 & !Reset & 
              WR
         # !_LC12_A5 &  words0_6;

-- Node name is '~23~1' = 'words0_7~1' 
-- Equation name is '~23~1', location is LC9_B4, type is buried.
-- synthesized logic cell 
_LC9_B4  = LCELL( _EQ041 $  GND);
  _EQ041 = !counter0~170 & !counter1~170 & !counter2~170 & !DI7 & !Reset & 
              WR;

-- Node name is ':23' = 'words0_7' 
-- Equation name is 'words0_7', location is LC8_B4, type is buried.
words0_7 = DFFE( _EQ042 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ042 = !counter0~170 & !counter1~170 & !counter2~170 &  DI7 & !Reset & 
              WR
         # !_LC9_B4 &  words0_7;

-- Node name is ':38' = 'words1_0' 
-- Equation name is 'words1_0', location is LC3_C2, type is buried.
words1_0 = DFFE( _EQ043 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ043 =  counter0~170 & !counter1~170 & !counter2~170 &  DI0 & !Reset & 
              WR
         #  words1_0 &  _X004;
  _X004  = EXP( counter0~170 & !counter1~170 & !counter2~170 & !DI0 & !Reset & 
              WR);

-- Node name is ':37' = 'words1_1' 
-- Equation name is 'words1_1', location is LC3_C4, type is buried.
words1_1 = DFFE( _EQ044 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ044 =  counter0~170 & !counter1~170 & !counter2~170 &  DI1 & !Reset & 
              WR
         #  words1_1 &  _X005;
  _X005  = EXP( counter0~170 & !counter1~170 & !counter2~170 & !DI1 & !Reset & 
              WR);

-- Node name is ':36' = 'words1_2' 
-- Equation name is 'words1_2', location is LC5_D3, type is buried.
words1_2 = DFFE( _EQ045 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ045 =  counter0~170 & !counter1~170 & !counter2~170 &  DI2 & !Reset & 
              WR
         #  words1_2 &  _X006;
  _X006  = EXP( counter0~170 & !counter1~170 & !counter2~170 & !DI2 & !Reset & 
              WR);

-- Node name is ':35' = 'words1_3' 
-- Equation name is 'words1_3', location is LC10_B2, type is buried.
words1_3 = DFFE( _EQ046 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ046 =  counter0~170 & !counter1~170 & !counter2~170 &  DI3 & !Reset & 
              WR
         #  words1_3 &  _X007;
  _X007  = EXP( counter0~170 & !counter1~170 & !counter2~170 & !DI3 & !Reset & 
              WR);

-- Node name is ':34' = 'words1_4' 
-- Equation name is 'words1_4', location is LC13_A3, type is buried.
words1_4 = DFFE( _EQ047 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ047 =  counter0~170 & !counter1~170 & !counter2~170 &  DI4 & !Reset & 
              WR
         #  words1_4 &  _X008;
  _X008  = EXP( counter0~170 & !counter1~170 & !counter2~170 & !DI4 & !Reset & 
              WR);

-- Node name is ':33' = 'words1_5' 
-- Equation name is 'words1_5', location is LC13_D1, type is buried.
words1_5 = DFFE( _EQ048 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ048 =  counter0~170 & !counter1~170 & !counter2~170 &  DI5 & !Reset & 
              WR
         #  words1_5 &  _X009;
  _X009  = EXP( counter0~170 & !counter1~170 & !counter2~170 & !DI5 & !Reset & 
              WR);

-- Node name is ':32' = 'words1_6' 
-- Equation name is 'words1_6', location is LC13_A5, type is buried.
words1_6 = DFFE( _EQ049 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ049 =  counter0~170 & !counter1~170 & !counter2~170 &  DI6 & !Reset & 
              WR
         #  words1_6 &  _X010;
  _X010  = EXP( counter0~170 & !counter1~170 & !counter2~170 & !DI6 & !Reset & 
              WR);

-- Node name is ':31' = 'words1_7' 
-- Equation name is 'words1_7', location is LC10_B4, type is buried.
words1_7 = DFFE( _EQ050 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ050 =  counter0~170 & !counter1~170 & !counter2~170 &  DI7 & !Reset & 
              WR
         #  words1_7 &  _X011;
  _X011  = EXP( counter0~170 & !counter1~170 & !counter2~170 & !DI7 & !Reset & 
              WR);

-- Node name is ':46' = 'words2_0' 
-- Equation name is 'words2_0', location is LC1_C2, type is buried.
words2_0 = DFFE( _EQ051 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ051 = !counter0~170 &  counter1~170 & !counter2~170 &  DI0 & !Reset & 
              WR
         #  words2_0 &  _X012;
  _X012  = EXP(!counter0~170 &  counter1~170 & !counter2~170 & !DI0 & !Reset & 
              WR);

-- Node name is ':45' = 'words2_1' 
-- Equation name is 'words2_1', location is LC1_C4, type is buried.
words2_1 = DFFE( _EQ052 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ052 = !counter0~170 &  counter1~170 & !counter2~170 &  DI1 & !Reset & 
              WR
         #  words2_1 &  _X013;
  _X013  = EXP(!counter0~170 &  counter1~170 & !counter2~170 & !DI1 & !Reset & 
              WR);

-- Node name is ':44' = 'words2_2' 
-- Equation name is 'words2_2', location is LC1_D3, type is buried.
words2_2 = DFFE( _EQ053 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ053 = !counter0~170 &  counter1~170 & !counter2~170 &  DI2 & !Reset & 
              WR
         #  words2_2 &  _X014;
  _X014  = EXP(!counter0~170 &  counter1~170 & !counter2~170 & !DI2 & !Reset & 
              WR);

-- Node name is '~43~1' = 'words2_3~1' 
-- Equation name is '~43~1', location is LC3_B2, type is buried.
-- synthesized logic cell 
_LC3_B2  = LCELL( _EQ054 $  GND);
  _EQ054 = !counter0~170 &  counter1~170 & !counter2~170 & !DI3 & !Reset & 
              WR;

-- Node name is ':43' = 'words2_3' 
-- Equation name is 'words2_3', location is LC2_B2, type is buried.
words2_3 = DFFE( _EQ055 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ055 = !counter0~170 &  counter1~170 & !counter2~170 &  DI3 & !Reset & 
              WR
         # !_LC3_B2 &  words2_3;

-- Node name is '~42~1' = 'words2_4~1' 
-- Equation name is '~42~1', location is LC2_A3, type is buried.
-- synthesized logic cell 
_LC2_A3  = LCELL( _EQ056 $  GND);
  _EQ056 = !counter0~170 &  counter1~170 & !counter2~170 & !DI4 & !Reset & 
              WR;

-- Node name is ':42' = 'words2_4' 
-- Equation name is 'words2_4', location is LC1_A3, type is buried.
words2_4 = DFFE( _EQ057 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ057 = !counter0~170 &  counter1~170 & !counter2~170 &  DI4 & !Reset & 
              WR
         # !_LC2_A3 &  words2_4;

-- Node name is '~41~1' = 'words2_5~1' 
-- Equation name is '~41~1', location is LC1_D1, type is buried.
-- synthesized logic cell 
_LC1_D1  = LCELL( _EQ058 $  GND);
  _EQ058 = !counter0~170 &  counter1~170 & !counter2~170 & !DI5 & !Reset & 
              WR;

-- Node name is ':41' = 'words2_5' 
-- Equation name is 'words2_5', location is LC2_D1, type is buried.
words2_5 = DFFE( _EQ059 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ059 = !counter0~170 &  counter1~170 & !counter2~170 &  DI5 & !Reset & 
              WR
         # !_LC1_D1 &  words2_5;

-- Node name is '~40~1' = 'words2_6~1' 
-- Equation name is '~40~1', location is LC1_A5, type is buried.
-- synthesized logic cell 
_LC1_A5  = LCELL( _EQ060 $  GND);
  _EQ060 = !counter0~170 &  counter1~170 & !counter2~170 & !DI6 & !Reset & 
              WR;

-- Node name is ':40' = 'words2_6' 
-- Equation name is 'words2_6', location is LC2_A5, type is buried.
words2_6 = DFFE( _EQ061 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ061 = !counter0~170 &  counter1~170 & !counter2~170 &  DI6 & !Reset & 
              WR
         # !_LC1_A5 &  words2_6;

-- Node name is '~39~1' = 'words2_7~1' 
-- Equation name is '~39~1', location is LC1_B4, type is buried.
-- synthesized logic cell 
_LC1_B4  = LCELL( _EQ062 $  GND);
  _EQ062 = !counter0~170 &  counter1~170 & !counter2~170 & !DI7 & !Reset & 
              WR;

-- Node name is ':39' = 'words2_7' 
-- Equation name is 'words2_7', location is LC2_B4, type is buried.
words2_7 = DFFE( _EQ063 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ063 = !counter0~170 &  counter1~170 & !counter2~170 &  DI7 & !Reset & 
              WR
         # !_LC1_B4 &  words2_7;

-- Node name is ':54' = 'words3_0' 
-- Equation name is 'words3_0', location is LC2_C2, type is buried.
words3_0 = DFFE( _EQ064 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ064 =  counter0~170 &  counter1~170 & !counter2~170 &  DI0 & !Reset & 
              WR
         #  words3_0 &  _X015;
  _X015  = EXP( counter0~170 &  counter1~170 & !counter2~170 & !DI0 & !Reset & 
              WR);

-- Node name is ':53' = 'words3_1' 
-- Equation name is 'words3_1', location is LC2_C4, type is buried.
words3_1 = DFFE( _EQ065 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ065 =  counter0~170 &  counter1~170 & !counter2~170 &  DI1 & !Reset & 
              WR
         #  words3_1 &  _X016;
  _X016  = EXP( counter0~170 &  counter1~170 & !counter2~170 & !DI1 & !Reset & 
              WR);

-- Node name is ':52' = 'words3_2' 
-- Equation name is 'words3_2', location is LC2_D3, type is buried.
words3_2 = DFFE( _EQ066 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ066 =  counter0~170 &  counter1~170 & !counter2~170 &  DI2 & !Reset & 
              WR
         #  words3_2 &  _X017;
  _X017  = EXP( counter0~170 &  counter1~170 & !counter2~170 & !DI2 & !Reset & 
              WR);

-- Node name is ':51' = 'words3_3' 
-- Equation name is 'words3_3', location is LC4_B2, type is buried.
words3_3 = DFFE( _EQ067 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ067 =  counter0~170 &  counter1~170 & !counter2~170 &  DI3 & !Reset & 
              WR
         #  words3_3 &  _X018;
  _X018  = EXP( counter0~170 &  counter1~170 & !counter2~170 & !DI3 & !Reset & 
              WR);

-- Node name is '~50~1' = 'words3_4~1' 
-- Equation name is '~50~1', location is LC4_A3, type is buried.
-- synthesized logic cell 
_LC4_A3  = LCELL( _EQ068 $  GND);
  _EQ068 =  counter0~170 &  counter1~170 & !counter2~170 & !DI4 & !Reset & 
              WR;

-- Node name is ':50' = 'words3_4' 
-- Equation name is 'words3_4', location is LC3_A3, type is buried.
words3_4 = DFFE( _EQ069 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ069 =  counter0~170 &  counter1~170 & !counter2~170 &  DI4 & !Reset & 
              WR
         # !_LC4_A3 &  words3_4;

-- Node name is '~49~1' = 'words3_5~1' 
-- Equation name is '~49~1', location is LC4_D1, type is buried.
-- synthesized logic cell 
_LC4_D1  = LCELL( _EQ070 $  GND);
  _EQ070 =  counter0~170 &  counter1~170 & !counter2~170 & !DI5 & !Reset & 
              WR;

-- Node name is ':49' = 'words3_5' 
-- Equation name is 'words3_5', location is LC3_D1, type is buried.
words3_5 = DFFE( _EQ071 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ071 =  counter0~170 &  counter1~170 & !counter2~170 &  DI5 & !Reset & 
              WR
         # !_LC4_D1 &  words3_5;

-- Node name is '~48~1' = 'words3_6~1' 
-- Equation name is '~48~1', location is LC4_A5, type is buried.
-- synthesized logic cell 
_LC4_A5  = LCELL( _EQ072 $  GND);
  _EQ072 =  counter0~170 &  counter1~170 & !counter2~170 & !DI6 & !Reset & 
              WR;

-- Node name is ':48' = 'words3_6' 
-- Equation name is 'words3_6', location is LC3_A5, type is buried.
words3_6 = DFFE( _EQ073 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ073 =  counter0~170 &  counter1~170 & !counter2~170 &  DI6 & !Reset & 
              WR
         # !_LC4_A5 &  words3_6;

-- Node name is '~47~1' = 'words3_7~1' 
-- Equation name is '~47~1', location is LC3_B4, type is buried.
-- synthesized logic cell 
_LC3_B4  = LCELL( _EQ074 $  GND);
  _EQ074 =  counter0~170 &  counter1~170 & !counter2~170 & !DI7 & !Reset & 
              WR;

-- Node name is ':47' = 'words3_7' 
-- Equation name is 'words3_7', location is LC4_B4, type is buried.
words3_7 = DFFE( _EQ075 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ075 =  counter0~170 &  counter1~170 & !counter2~170 &  DI7 & !Reset & 
              WR
         # !_LC3_B4 &  words3_7;

-- Node name is ':62' = 'words4_0' 
-- Equation name is 'words4_0', location is LC10_C2, type is buried.
words4_0 = DFFE( _EQ076 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ076 = !counter0~170 & !counter1~170 &  counter2~170 &  DI0 & !Reset & 
              WR
         #  words4_0 &  _X019;
  _X019  = EXP(!counter0~170 & !counter1~170 &  counter2~170 & !DI0 & !Reset & 
              WR);

-- Node name is ':61' = 'words4_1' 
-- Equation name is 'words4_1', location is LC13_C4, type is buried.
words4_1 = DFFE( _EQ077 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ077 = !counter0~170 & !counter1~170 &  counter2~170 &  DI1 & !Reset & 
              WR
         #  words4_1 &  _X020;
  _X020  = EXP(!counter0~170 & !counter1~170 &  counter2~170 & !DI1 & !Reset & 
              WR);

-- Node name is ':60' = 'words4_2' 
-- Equation name is 'words4_2', location is LC10_D3, type is buried.
words4_2 = DFFE( _EQ078 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ078 = !counter0~170 & !counter1~170 &  counter2~170 &  DI2 & !Reset & 
              WR
         #  words4_2 &  _X021;
  _X021  = EXP(!counter0~170 & !counter1~170 &  counter2~170 & !DI2 & !Reset & 
              WR);

-- Node name is ':59' = 'words4_3' 
-- Equation name is 'words4_3', location is LC15_B2, type is buried.
words4_3 = DFFE( _EQ079 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ079 = !counter0~170 & !counter1~170 &  counter2~170 &  DI3 & !Reset & 
              WR
         #  words4_3 &  _X022;
  _X022  = EXP(!counter0~170 & !counter1~170 &  counter2~170 & !DI3 & !Reset & 
              WR);

-- Node name is '~58~1' = 'words4_4~1' 
-- Equation name is '~58~1', location is LC15_A3, type is buried.
-- synthesized logic cell 
_LC15_A3 = LCELL( _EQ080 $  GND);
  _EQ080 = !counter0~170 & !counter1~170 &  counter2~170 & !DI4 & !Reset & 
              WR;

-- Node name is ':58' = 'words4_4' 
-- Equation name is 'words4_4', location is LC16_A3, type is buried.
words4_4 = DFFE( _EQ081 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ081 = !counter0~170 & !counter1~170 &  counter2~170 &  DI4 & !Reset & 
              WR
         # !_LC15_A3 &  words4_4;

-- Node name is '~57~1' = 'words4_5~1' 
-- Equation name is '~57~1', location is LC15_D1, type is buried.
-- synthesized logic cell 
_LC15_D1 = LCELL( _EQ082 $  GND);
  _EQ082 = !counter0~170 & !counter1~170 &  counter2~170 & !DI5 & !Reset & 
              WR;

-- Node name is ':57' = 'words4_5' 
-- Equation name is 'words4_5', location is LC16_D1, type is buried.
words4_5 = DFFE( _EQ083 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ083 = !counter0~170 & !counter1~170 &  counter2~170 &  DI5 & !Reset & 
              WR
         # !_LC15_D1 &  words4_5;

-- Node name is '~56~1' = 'words4_6~1' 
-- Equation name is '~56~1', location is LC15_A5, type is buried.
-- synthesized logic cell 
_LC15_A5 = LCELL( _EQ084 $  GND);
  _EQ084 = !counter0~170 & !counter1~170 &  counter2~170 & !DI6 & !Reset & 
              WR;

-- Node name is ':56' = 'words4_6' 
-- Equation name is 'words4_6', location is LC16_A5, type is buried.
words4_6 = DFFE( _EQ085 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ085 = !counter0~170 & !counter1~170 &  counter2~170 &  DI6 & !Reset & 
              WR
         # !_LC15_A5 &  words4_6;

-- Node name is '~55~1' = 'words4_7~1' 
-- Equation name is '~55~1', location is LC16_B4, type is buried.
-- synthesized logic cell 
_LC16_B4 = LCELL( _EQ086 $  GND);
  _EQ086 = !counter0~170 & !counter1~170 &  counter2~170 & !DI7 & !Reset & 
              WR;

-- Node name is ':55' = 'words4_7' 
-- Equation name is 'words4_7', location is LC15_B4, type is buried.
words4_7 = DFFE( _EQ087 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ087 = !counter0~170 & !counter1~170 &  counter2~170 &  DI7 & !Reset & 
              WR
         # !_LC16_B4 &  words4_7;

-- Node name is ':70' = 'words5_0' 
-- Equation name is 'words5_0', location is LC9_C2, type is buried.
words5_0 = DFFE( _EQ088 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ088 =  counter0~170 & !counter1~170 &  counter2~170 &  DI0 & !Reset & 
              WR
         #  words5_0 &  _X023;
  _X023  = EXP( counter0~170 & !counter1~170 &  counter2~170 & !DI0 & !Reset & 
              WR);

-- Node name is ':69' = 'words5_1' 
-- Equation name is 'words5_1', location is LC12_C4, type is buried.
words5_1 = DFFE( _EQ089 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ089 =  counter0~170 & !counter1~170 &  counter2~170 &  DI1 & !Reset & 
              WR
         #  words5_1 &  _X024;
  _X024  = EXP( counter0~170 & !counter1~170 &  counter2~170 & !DI1 & !Reset & 
              WR);

-- Node name is ':68' = 'words5_2' 
-- Equation name is 'words5_2', location is LC9_D3, type is buried.
words5_2 = DFFE( _EQ090 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ090 =  counter0~170 & !counter1~170 &  counter2~170 &  DI2 & !Reset & 
              WR
         #  words5_2 &  _X025;
  _X025  = EXP( counter0~170 & !counter1~170 &  counter2~170 & !DI2 & !Reset & 
              WR);

-- Node name is ':67' = 'words5_3' 
-- Equation name is 'words5_3', location is LC14_B2, type is buried.
words5_3 = DFFE( _EQ091 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ091 =  counter0~170 & !counter1~170 &  counter2~170 &  DI3 & !Reset & 
              WR
         #  words5_3 &  _X026;
  _X026  = EXP( counter0~170 & !counter1~170 &  counter2~170 & !DI3 & !Reset & 
              WR);

-- Node name is ':66' = 'words5_4' 
-- Equation name is 'words5_4', location is LC14_A3, type is buried.
words5_4 = DFFE( _EQ092 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ092 =  counter0~170 & !counter1~170 &  counter2~170 &  DI4 & !Reset & 
              WR
         #  words5_4 &  _X027;
  _X027  = EXP( counter0~170 & !counter1~170 &  counter2~170 & !DI4 & !Reset & 
              WR);

-- Node name is ':65' = 'words5_5' 
-- Equation name is 'words5_5', location is LC14_D1, type is buried.
words5_5 = DFFE( _EQ093 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ093 =  counter0~170 & !counter1~170 &  counter2~170 &  DI5 & !Reset & 
              WR
         #  words5_5 &  _X028;
  _X028  = EXP( counter0~170 & !counter1~170 &  counter2~170 & !DI5 & !Reset & 
              WR);

-- Node name is ':64' = 'words5_6' 
-- Equation name is 'words5_6', location is LC14_A5, type is buried.
words5_6 = DFFE( _EQ094 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ094 =  counter0~170 & !counter1~170 &  counter2~170 &  DI6 & !Reset & 
              WR
         #  words5_6 &  _X029;
  _X029  = EXP( counter0~170 & !counter1~170 &  counter2~170 & !DI6 & !Reset & 
              WR);

-- Node name is ':63' = 'words5_7' 
-- Equation name is 'words5_7', location is LC12_B4, type is buried.
words5_7 = DFFE( _EQ095 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ095 =  counter0~170 & !counter1~170 &  counter2~170 &  DI7 & !Reset & 
              WR
         #  words5_7 &  _X030;
  _X030  = EXP( counter0~170 & !counter1~170 &  counter2~170 & !DI7 & !Reset & 
              WR);

-- Node name is ':78' = 'words6_0' 
-- Equation name is 'words6_0', location is LC5_C2, type is buried.
words6_0 = DFFE( _EQ096 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ096 = !counter0~170 &  counter1~170 &  counter2~170 &  DI0 & !Reset & 
              WR
         #  words6_0 &  _X031;
  _X031  = EXP(!counter0~170 &  counter1~170 &  counter2~170 & !DI0 & !Reset & 
              WR);

-- Node name is ':77' = 'words6_1' 
-- Equation name is 'words6_1', location is LC5_C4, type is buried.
words6_1 = DFFE( _EQ097 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ097 = !counter0~170 &  counter1~170 &  counter2~170 &  DI1 & !Reset & 
              WR
         #  words6_1 &  _X032;
  _X032  = EXP(!counter0~170 &  counter1~170 &  counter2~170 & !DI1 & !Reset & 
              WR);

-- Node name is ':76' = 'words6_2' 
-- Equation name is 'words6_2', location is LC4_D3, type is buried.
words6_2 = DFFE( _EQ098 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ098 = !counter0~170 &  counter1~170 &  counter2~170 &  DI2 & !Reset & 
              WR
         #  words6_2 &  _X033;
  _X033  = EXP(!counter0~170 &  counter1~170 &  counter2~170 & !DI2 & !Reset & 
              WR);

-- Node name is ':75' = 'words6_3' 
-- Equation name is 'words6_3', location is LC6_B2, type is buried.
words6_3 = DFFE( _EQ099 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ099 = !counter0~170 &  counter1~170 &  counter2~170 &  DI3 & !Reset & 
              WR
         #  words6_3 &  _X034;
  _X034  = EXP(!counter0~170 &  counter1~170 &  counter2~170 & !DI3 & !Reset & 
              WR);

-- Node name is '~74~1' = 'words6_4~1' 
-- Equation name is '~74~1', location is LC6_A3, type is buried.
-- synthesized logic cell 
_LC6_A3  = LCELL( _EQ100 $  GND);
  _EQ100 = !counter0~170 &  counter1~170 &  counter2~170 & !DI4 & !Reset & 
              WR;

-- Node name is ':74' = 'words6_4' 
-- Equation name is 'words6_4', location is LC7_A3, type is buried.
words6_4 = DFFE( _EQ101 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ101 = !counter0~170 &  counter1~170 &  counter2~170 &  DI4 & !Reset & 
              WR
         # !_LC6_A3 &  words6_4;

-- Node name is '~73~1' = 'words6_5~1' 
-- Equation name is '~73~1', location is LC5_D1, type is buried.
-- synthesized logic cell 
_LC5_D1  = LCELL( _EQ102 $  GND);
  _EQ102 = !counter0~170 &  counter1~170 &  counter2~170 & !DI5 & !Reset & 
              WR;

-- Node name is ':73' = 'words6_5' 
-- Equation name is 'words6_5', location is LC6_D1, type is buried.
words6_5 = DFFE( _EQ103 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ103 = !counter0~170 &  counter1~170 &  counter2~170 &  DI5 & !Reset & 
              WR
         # !_LC5_D1 &  words6_5;

-- Node name is '~72~1' = 'words6_6~1' 
-- Equation name is '~72~1', location is LC9_A5, type is buried.
-- synthesized logic cell 
_LC9_A5  = LCELL( _EQ104 $  GND);
  _EQ104 = !counter0~170 &  counter1~170 &  counter2~170 & !DI6 & !Reset & 
              WR;

-- Node name is ':72' = 'words6_6' 
-- Equation name is 'words6_6', location is LC8_A5, type is buried.
words6_6 = DFFE( _EQ105 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ105 = !counter0~170 &  counter1~170 &  counter2~170 &  DI6 & !Reset & 
              WR
         # !_LC9_A5 &  words6_6;

-- Node name is '~71~1' = 'words6_7~1' 
-- Equation name is '~71~1', location is LC13_B4, type is buried.
-- synthesized logic cell 
_LC13_B4 = LCELL( _EQ106 $  GND);
  _EQ106 = !counter0~170 &  counter1~170 &  counter2~170 & !DI7 & !Reset & 
              WR;

-- Node name is ':71' = 'words6_7' 
-- Equation name is 'words6_7', location is LC14_B4, type is buried.
words6_7 = DFFE( _EQ107 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ107 = !counter0~170 &  counter1~170 &  counter2~170 &  DI7 & !Reset & 
              WR
         # !_LC13_B4 &  words6_7;

-- Node name is ':86' = 'words7_0' 
-- Equation name is 'words7_0', location is LC4_C2, type is buried.
words7_0 = DFFE( _EQ108 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ108 =  counter0~170 &  counter1~170 &  counter2~170 &  DI0 & !Reset & 
              WR
         #  words7_0 &  _X035;
  _X035  = EXP( counter0~170 &  counter1~170 &  counter2~170 & !DI0 & !Reset & 
              WR);

-- Node name is ':85' = 'words7_1' 
-- Equation name is 'words7_1', location is LC4_C4, type is buried.
words7_1 = DFFE( _EQ109 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ109 =  counter0~170 &  counter1~170 &  counter2~170 &  DI1 & !Reset & 
              WR
         #  words7_1 &  _X036;
  _X036  = EXP( counter0~170 &  counter1~170 &  counter2~170 & !DI1 & !Reset & 
              WR);

-- Node name is ':84' = 'words7_2' 
-- Equation name is 'words7_2', location is LC3_D3, type is buried.
words7_2 = DFFE( _EQ110 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ110 =  counter0~170 &  counter1~170 &  counter2~170 &  DI2 & !Reset & 
              WR
         #  words7_2 &  _X037;
  _X037  = EXP( counter0~170 &  counter1~170 &  counter2~170 & !DI2 & !Reset & 
              WR);

-- Node name is ':83' = 'words7_3' 
-- Equation name is 'words7_3', location is LC5_B2, type is buried.
words7_3 = DFFE( _EQ111 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ111 =  counter0~170 &  counter1~170 &  counter2~170 &  DI3 & !Reset & 
              WR
         #  words7_3 &  _X038;
  _X038  = EXP( counter0~170 &  counter1~170 &  counter2~170 & !DI3 & !Reset & 
              WR);

-- Node name is ':82' = 'words7_4' 
-- Equation name is 'words7_4', location is LC5_A3, type is buried.
words7_4 = DFFE( _EQ112 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ112 =  counter0~170 &  counter1~170 &  counter2~170 &  DI4 & !Reset & 
              WR
         #  words7_4 &  _X039;
  _X039  = EXP( counter0~170 &  counter1~170 &  counter2~170 & !DI4 & !Reset & 
              WR);

-- Node name is ':81' = 'words7_5' 
-- Equation name is 'words7_5', location is LC7_D1, type is buried.
words7_5 = DFFE( _EQ113 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ113 =  counter0~170 &  counter1~170 &  counter2~170 &  DI5 & !Reset & 
              WR
         #  words7_5 &  _X040;
  _X040  = EXP( counter0~170 &  counter1~170 &  counter2~170 & !DI5 & !Reset & 
              WR);

-- Node name is ':80' = 'words7_6' 
-- Equation name is 'words7_6', location is LC5_A5, type is buried.
words7_6 = DFFE( _EQ114 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ114 =  counter0~170 &  counter1~170 &  counter2~170 &  DI6 & !Reset & 
              WR
         #  words7_6 &  _X041;
  _X041  = EXP( counter0~170 &  counter1~170 &  counter2~170 & !DI6 & !Reset & 
              WR);

-- Node name is ':79' = 'words7_7' 
-- Equation name is 'words7_7', location is LC7_B4, type is buried.
words7_7 = DFFE( _EQ115 $  GND, !_LC1_D5,  VCC,  VCC,  VCC);
  _EQ115 =  counter0~170 &  counter1~170 &  counter2~170 &  DI7 & !Reset & 
              WR
         #  words7_7 &  _X042;
  _X042  = EXP( counter0~170 &  counter1~170 &  counter2~170 & !DI7 & !Reset & 
              WR);

-- Node name is '|LPM_ADD_SUB:2353|addcore:adder|addcore:adder0|ps0' from file "addcore.tdf" line 150, column 7
-- Equation name is '_LC1_C1', type is buried 
_LC1_C1  = LCELL(!counter0~170 $  WR);

-- Node name is '|LPM_ADD_SUB:2353|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC1_D4', type is buried 
_LC1_D4  = LCELL( _EQ116 $  GND);
  _EQ116 =  counter1~170 &  WR
         # !counter0~170 & !counter1~170 & !WR
         #  counter0~170 &  counter1~170;

-- Node name is '|LPM_ADD_SUB:2353|addcore:adder|addcore:adder0|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC2_C1', type is buried 
_LC2_C1  = LCELL( _EQ117 $  GND);
  _EQ117 =  counter1~170 &  counter2~170
         # !counter0~170 & !counter1~170 & !counter2~170 & !WR
         #  counter0~170 &  counter2~170
         #  counter2~170 &  WR;

-- Node name is '~3521~1' 
-- Equation name is '~3521~1', location is LC1_D5, type is buried.
-- synthesized logic cell 
_LC1_D5  = LCELL( _EQ118 $  GND);
  _EQ118 = !RD & !WR;



Project Information                         c:\max2work\fifolifo\lifo_code.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX9000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 10,324K
