# This is the hw.tcl file for 'dec_dly_comp_DUT'
# Generated by High Level Design Compiler for Intel(R) FPGAs 

package require -exact qsys 14.1

# module dec_dly_comp_DUT
set_module_property NAME dec_dly_comp_DUT
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property GROUP "DSP Builder Advanced"
set_module_property DISPLAY_NAME dec_dly_comp_DUT
set_module_property EDITABLE false

# filesets
add_fileset DSPBA_QUARTUS_SYNTH QUARTUS_SYNTH quartus_synth_callback
set_fileset_property DSPBA_QUARTUS_SYNTH TOP_LEVEL dec_dly_comp_DUT

proc quartus_synth_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "dec_dly_comp_DUT_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_safe_path_flat_ver.sv"
	add_fileset_file "dec_dly_comp_DUT_safe_path_flat.vhd" VHDL PATH "dec_dly_comp_DUT_safe_path_flat.vhd"
	add_fileset_file "dec_dly_comp_DUT.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT.sv"
	add_fileset_file "busFabric_dec_dly_comp_DUT_2o1ix4a06j686w6r6g6u0qu5xgbuoz.sv" SYSTEM_VERILOG PATH "busFabric_dec_dly_comp_DUT_2o1ix4a06j686w6r6g6u0qu5xgbuoz.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_By_Pass.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_By_Pass.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator_HB3_im.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator_HB3_im.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator_HB3_re.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator_HB3_re.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator_scale_HB3_im.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator_scale_HB3_im.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator_scale_HB3_re.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator_scale_HB3_re.sv"
}
add_fileset DSPBA_SIM_VERILOG SIM_VERILOG sim_verilog_callback
set_fileset_property DSPBA_SIM_VERILOG TOP_LEVEL dec_dly_comp_DUT

proc sim_verilog_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "dec_dly_comp_DUT_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_safe_path_flat_ver.sv"
	add_fileset_file "dec_dly_comp_DUT_safe_path_flat.vhd" VHDL PATH "dec_dly_comp_DUT_safe_path_flat.vhd"
	add_fileset_file "dec_dly_comp_DUT.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT.sv"
	add_fileset_file "busFabric_dec_dly_comp_DUT_2o1ix4a06j686w6r6g6u0qu5xgbuoz.sv" SYSTEM_VERILOG PATH "busFabric_dec_dly_comp_DUT_2o1ix4a06j686w6r6g6u0qu5xgbuoz.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_By_Pass.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_By_Pass.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator_HB3_im.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator_HB3_im.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator_HB3_re.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator_HB3_re.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator_scale_HB3_im.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator_scale_HB3_im.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator_scale_HB3_re.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator_scale_HB3_re.sv"
}
add_fileset DSPBA_SIM_VHDL SIM_VHDL sim_vhdl_callback
set_fileset_property DSPBA_SIM_VHDL TOP_LEVEL dec_dly_comp_DUT

proc sim_vhdl_callback {entity_name} {
	add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "../Libraries/sv/base/dspba_library_ver.sv"
	add_fileset_file "dec_dly_comp_DUT_safe_path_flat_ver.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_safe_path_flat_ver.sv"
	add_fileset_file "dec_dly_comp_DUT_safe_path_flat.vhd" VHDL PATH "dec_dly_comp_DUT_safe_path_flat.vhd"
	add_fileset_file "dec_dly_comp_DUT.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT.sv"
	add_fileset_file "busFabric_dec_dly_comp_DUT_2o1ix4a06j686w6r6g6u0qu5xgbuoz.sv" SYSTEM_VERILOG PATH "busFabric_dec_dly_comp_DUT_2o1ix4a06j686w6r6g6u0qu5xgbuoz.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Ant_Gain.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Antenna_Gain_Delay_Compensation_Delay_Compensation.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_By_Pass.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_By_Pass.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator_HB3_im.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator_HB3_im.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator_HB3_re.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator_HB3_re.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator_scale_HB3_im.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator_scale_HB3_im.sv"
	add_fileset_file "dec_dly_comp_DUT_DUT_Polyphase_Decimator_scale_HB3_re.sv" SYSTEM_VERILOG PATH "dec_dly_comp_DUT_DUT_Polyphase_Decimator_scale_HB3_re.sv"
}

# interfaces
# Interface clock
add_interface clock clock end
set_interface_property clock ENABLED true
add_interface_port clock clk clk Input 1

# Interface clock_reset
add_interface clock_reset reset end
set_interface_property clock_reset ENABLED true
set_interface_property clock_reset ASSOCIATED_CLOCK clock
add_interface_port clock_reset areset reset Input 1

# Interface bus_clock
add_interface bus_clock clock end
set_interface_property bus_clock ENABLED true
add_interface_port bus_clock bus_clk clk Input 1

# Interface bus_clock_reset
add_interface bus_clock_reset reset end
set_interface_property bus_clock_reset ENABLED true
set_interface_property bus_clock_reset ASSOCIATED_CLOCK bus_clock
add_interface_port bus_clock_reset bus_areset reset Input 1

# Interface bus
add_interface bus avalon slave
set_interface_property bus maximumPendingReadTransactions 1
set_interface_property bus setupTime 0
set_interface_property bus ASSOCIATED_CLOCK bus_clock
set_interface_property bus ENABLED true
add_interface_port bus busIn_address address Input 14
add_interface_port bus busIn_read read Input 1
set_port_property busIn_read VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busIn_write write Input 1
set_port_property busIn_write VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busIn_writedata writedata Input 32
add_interface_port bus busOut_readdata readdata Output 32
add_interface_port bus busOut_readdatavalid readdatavalid Output 1
set_port_property busOut_readdatavalid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port bus busOut_waitrequest waitrequest Output 1
set_port_property busOut_waitrequest VHDL_TYPE STD_LOGIC_VECTOR

# Interface exp
add_interface exp conduit end
set_interface_property exp ENABLED true
add_interface_port exp DDC_Valid_In_s valid_DDC_Valid_In_s Input 1
set_port_property DDC_Valid_In_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp DDC_Chan_In_s channel_DDC_Chan_In_s Input 8
add_interface_port exp DDC_Ant_Data_In_0im data_DDC_Ant_Data_In_0im Input 16
add_interface_port exp DDC_Ant_Data_In_0re data_DDC_Ant_Data_In_0re Input 16
add_interface_port exp DDC_Ant_Data_In_1im data_DDC_Ant_Data_In_1im Input 16
add_interface_port exp DDC_Ant_Data_In_1re data_DDC_Ant_Data_In_1re Input 16
add_interface_port exp DDC_Ant_Data_In_2im data_DDC_Ant_Data_In_2im Input 16
add_interface_port exp DDC_Ant_Data_In_2re data_DDC_Ant_Data_In_2re Input 16
add_interface_port exp DDC_Ant_Data_In_3im data_DDC_Ant_Data_In_3im Input 16
add_interface_port exp DDC_Ant_Data_In_3re data_DDC_Ant_Data_In_3re Input 16
add_interface_port exp DDC_Ant_Data_In_4im data_DDC_Ant_Data_In_4im Input 16
add_interface_port exp DDC_Ant_Data_In_4re data_DDC_Ant_Data_In_4re Input 16
add_interface_port exp DDC_Ant_Data_In_5im data_DDC_Ant_Data_In_5im Input 16
add_interface_port exp DDC_Ant_Data_In_5re data_DDC_Ant_Data_In_5re Input 16
add_interface_port exp DDC_Ant_Data_In_6im data_DDC_Ant_Data_In_6im Input 16
add_interface_port exp DDC_Ant_Data_In_6re data_DDC_Ant_Data_In_6re Input 16
add_interface_port exp DDC_Ant_Data_In_7im data_DDC_Ant_Data_In_7im Input 16
add_interface_port exp DDC_Ant_Data_In_7re data_DDC_Ant_Data_In_7re Input 16
add_interface_port exp alq_l1_dout_0im data_alq_l1_dout_0im Output 32
add_interface_port exp alq_l1_dout_0re data_alq_l1_dout_0re Output 32
add_interface_port exp alq_l1_dout_1im data_alq_l1_dout_1im Output 32
add_interface_port exp alq_l1_dout_1re data_alq_l1_dout_1re Output 32
add_interface_port exp alq_l1_dout_2im data_alq_l1_dout_2im Output 32
add_interface_port exp alq_l1_dout_2re data_alq_l1_dout_2re Output 32
add_interface_port exp alq_l1_dout_3im data_alq_l1_dout_3im Output 32
add_interface_port exp alq_l1_dout_3re data_alq_l1_dout_3re Output 32
add_interface_port exp alq_l1_vout_s valid_alq_l1_vout_s Output 1
set_port_property alq_l1_vout_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp alq_l1_cout_s channel_alq_l1_cout_s Output 8
add_interface_port exp alq_l2_dout_0im data_alq_l2_dout_0im Output 32
add_interface_port exp alq_l2_dout_0re data_alq_l2_dout_0re Output 32
add_interface_port exp alq_l2_dout_1im data_alq_l2_dout_1im Output 32
add_interface_port exp alq_l2_dout_1re data_alq_l2_dout_1re Output 32
add_interface_port exp alq_l2_dout_2im data_alq_l2_dout_2im Output 32
add_interface_port exp alq_l2_dout_2re data_alq_l2_dout_2re Output 32
add_interface_port exp alq_l2_dout_3im data_alq_l2_dout_3im Output 32
add_interface_port exp alq_l2_dout_3re data_alq_l2_dout_3re Output 32
add_interface_port exp alq_l2_vout_s valid_alq_l2_vout_s Output 1
set_port_property alq_l2_vout_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp alq_l2_cout_s channel_alq_l2_cout_s Output 8
