// Seed: 3362480192
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_5;
  initial begin
    id_5 <= 1 & 1;
  end
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  initial begin
    id_1 = id_0;
    id_1 <= 1;
    id_1 = 1;
  end
  wire id_3;
  wire id_4;
  uwire id_5 = 1, id_6 = 1, id_7, id_8;
  module_0(
      id_3, id_6, id_6, id_6
  );
endmodule
