# Counter_RTL_To_GDS
This project designs a 3-bit counter with a flag for full condition detection, progressing from RTL to GDS file. It utilizes Synopsys tools: SpyGlass for linting, Design Compiler for synthesis and DFT, and ICC2 for the implementation flow, covering floor-planning to routing.
