-- VHDL for IBM SMS ALD page 12.13.04.1
-- Title: SET OP REG CTRLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/2/2020 4:31:13 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_13_04_1_SET_OP_REG_CTRLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_LOGIC_GATE_E_2:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_2:	 in STD_LOGIC;
		PS_I_RING_OP_TIME:	 in STD_LOGIC;
		PS_I_CYCLE:	 in STD_LOGIC;
		MS_PROGRAM_RESET_1:	 in STD_LOGIC;
		PS_ARS_NO_OP:	 in STD_LOGIC;
		PS_B_CH_NOT_WM_BIT:	 in STD_LOGIC;
		MS_1401_MODE_1:	 in STD_LOGIC;
		PS_OP_MOD_TIME:	 in STD_LOGIC;
		PS_B_CH_NOT_8_BIT:	 in STD_LOGIC;
		PS_B_CH_B_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_A_BIT:	 in STD_LOGIC;
		PS_B_CH_8_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_2_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_4_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_1_BIT:	 in STD_LOGIC;
		PS_B_CH_4_BIT:	 in STD_LOGIC;
		PS_B_CH_1_BIT:	 in STD_LOGIC;
		PS_SET_OP_REG:	 out STD_LOGIC;
		MS_ARS_NO_OP_DOT_I_CYCLE:	 out STD_LOGIC;
		MS_OP_MOD_TIME_DOT_NOT_1401:	 out STD_LOGIC;
		MS_SET_I_CYCLE_CTRL_NO_OP:	 out STD_LOGIC;
		PS_B_CH_Q:	 out STD_LOGIC;
		MS_B_CH_Q_OP:	 out STD_LOGIC);
end ALD_12_13_04_1_SET_OP_REG_CTRLS;

architecture behavioral of ALD_12_13_04_1_SET_OP_REG_CTRLS is 

	signal OUT_4B_F: STD_LOGIC;
	signal OUT_4C_R: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_2D_C: STD_LOGIC;
	signal OUT_2E_F: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;
	signal OUT_2G_D: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_3H_P: STD_LOGIC;
	signal OUT_2H_E: STD_LOGIC;
	signal OUT_4I_G: STD_LOGIC;
	signal OUT_2I_C: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;
	signal OUT_DOT_4H: STD_LOGIC;
	signal OUT_DOT_2G: STD_LOGIC;

begin

	OUT_4B_F <= NOT PS_LOGIC_GATE_E_2;
	OUT_4C_R <= NOT PS_B_CH_WM_BIT_2;
	OUT_4D_C <= NOT(PS_I_CYCLE AND PS_I_RING_OP_TIME );

	SMS_AEK_2D: entity SMS_AEK
	    port map (
		IN1 => OUT_DOT_4D,	-- Pin D
		IN2 => OUT_2E_F,	-- Pin E
		OUT1 => OUT_2D_C );

	OUT_2E_F <= NOT MS_PROGRAM_RESET_1;
	OUT_4F_G <= NOT(PS_I_CYCLE AND PS_B_CH_NOT_WM_BIT AND PS_ARS_NO_OP );
	OUT_4G_C <= NOT(PS_B_CH_NOT_WM_BIT AND MS_1401_MODE_1 AND PS_OP_MOD_TIME );
	OUT_2G_D <= NOT(PS_B_CH_NOT_A_BIT AND PS_B_CH_B_BIT AND PS_B_CH_NOT_8_BIT );
	OUT_4H_G <= NOT(PS_B_CH_B_BIT AND PS_B_CH_NOT_A_BIT AND PS_B_CH_8_BIT );
	OUT_3H_P <= NOT(OUT_DOT_4H );
	OUT_2H_E <= NOT(PS_I_CYCLE AND PS_B_CH_WM_BIT_2 AND PS_I_RING_OP_TIME );
	OUT_4I_G <= NOT(PS_B_CH_NOT_4_BIT AND PS_B_CH_NOT_2_BIT AND PS_B_CH_NOT_1_BIT );
	OUT_2I_C <= NOT(PS_B_CH_NOT_2_BIT AND PS_B_CH_4_BIT AND PS_B_CH_1_BIT );
	OUT_DOT_4D <= OUT_4B_F OR OUT_4C_R OR OUT_4D_C;
	OUT_DOT_4H <= OUT_4H_G OR OUT_4I_G;
	OUT_DOT_2G <= OUT_2G_D OR OUT_2H_E OR OUT_2I_C;

	PS_SET_OP_REG <= OUT_2D_C;
	MS_ARS_NO_OP_DOT_I_CYCLE <= OUT_4F_G;
	MS_OP_MOD_TIME_DOT_NOT_1401 <= OUT_4G_C;
	PS_B_CH_Q <= OUT_3H_P;
	MS_B_CH_Q_OP <= OUT_DOT_4H;
	MS_SET_I_CYCLE_CTRL_NO_OP <= OUT_DOT_2G;


end;
