//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.9 Beta-3
//Created Time: Wed Oct 11 11:39:05 2023

`timescale 100 ps/100 ps
module Gowin_EMPU_Top(
	sys_clk,
	gpioin,
	uart0_rxd,
	master_prdata1,
	master_pready1,
	master_pslverr1,
	reset_n,
	gpioout,
	gpioouten,
	uart0_txd,
	master_pclk,
	master_prst,
	master_penable,
	master_paddr,
	master_pwrite,
	master_pwdata,
	master_pstrb,
	master_pprot,
	master_psel1
);
input sys_clk;
input [15:0] gpioin;
input uart0_rxd;
input [31:0] master_prdata1;
input master_pready1;
input master_pslverr1;
input reset_n;
output [15:0] gpioout;
output [15:0] gpioouten;
output uart0_txd;
output master_pclk;
output master_prst;
output master_penable;
output [7:0] master_paddr;
output master_pwrite;
output [31:0] master_pwdata;
output [3:0] master_pstrb;
output [2:0] master_pprot;
output master_psel1;
wire GND;
wire VCC;
wire [15:0] gpioin;
wire [15:0] gpioout;
wire [15:0] gpioouten;
wire [7:0] master_paddr;
wire master_pclk;
wire master_penable;
wire [2:0] master_pprot;
wire [31:0] master_prdata1;
wire master_pready1;
wire master_prst;
wire master_psel1;
wire master_pslverr1;
wire [3:0] master_pstrb;
wire [31:0] master_pwdata;
wire master_pwrite;
wire reset_n;
wire sys_clk;
wire uart0_rxd;
wire uart0_txd;
wire \Gowin_EMPU_inst/uart1_txd ;
wire \Gowin_EMPU_inst/u_emcu_top_310_UART0BAUDTICK ;
wire \Gowin_EMPU_inst/u_emcu_top_310_UART1BAUDTICK ;
wire \Gowin_EMPU_inst/u_emcu_top_310_INTMONITOR ;
wire \Gowin_EMPU_inst/ye ;
wire \Gowin_EMPU_inst/sram0_cs ;
wire \Gowin_EMPU_inst/targflash0_hsel ;
wire \Gowin_EMPU_inst/targflash0_hreadymux ;
wire \Gowin_EMPU_inst/targexp0_hsel ;
wire \Gowin_EMPU_inst/targexp0_hwrite ;
wire \Gowin_EMPU_inst/targexp0_exreq ;
wire \Gowin_EMPU_inst/targexp0_hmastlock ;
wire \Gowin_EMPU_inst/targexp0_hreadymux ;
wire \Gowin_EMPU_inst/targexp0_hauser ;
wire \Gowin_EMPU_inst/initexp0_hready ;
wire \Gowin_EMPU_inst/initexp0_hresp ;
wire \Gowin_EMPU_inst/initexp0_exresp ;
wire \Gowin_EMPU_inst/apbtargexp2_psel ;
wire \Gowin_EMPU_inst/u_emcu_top_310_DAPTDO ;
wire \Gowin_EMPU_inst/u_emcu_top_310_DAPJTAGNSW ;
wire \Gowin_EMPU_inst/u_emcu_top_310_DAPNTDOEN ;
wire \Gowin_EMPU_inst/trace_clk ;
wire \Gowin_EMPU_inst/targflash0_readyout ;
wire \Gowin_EMPU_inst/n84_6 ;
wire \Gowin_EMPU_inst/apbtargexp2_pready ;
wire \Gowin_EMPU_inst/apbtargexp2_pslverr ;
wire [10:0] \Gowin_EMPU_inst/sram0_addr ;
wire [3:0] \Gowin_EMPU_inst/sram0_wren ;
wire [31:0] \Gowin_EMPU_inst/sram0_wdata ;
wire [14:2] \Gowin_EMPU_inst/targflash0_haddr ;
wire [1:1] \Gowin_EMPU_inst/targflash0_htrans ;
wire [11:8] \Gowin_EMPU_inst/apbtargexp2_paddr ;
wire [31:0] \Gowin_EMPU_inst/targflash0_hrdata ;
wire [31:0] \Gowin_EMPU_inst/sram0_rdata ;
wire [31:0] \Gowin_EMPU_inst/apbtargexp2_prdata ;
wire [12:11] \Gowin_EMPU_inst/SRAM0ADDR ;
wire [28:0] \Gowin_EMPU_inst/TARGFLASH0HADDR ;
wire [0:0] \Gowin_EMPU_inst/TARGFLASH0HTRANS ;
wire [2:0] \Gowin_EMPU_inst/TARGFLASH0HSIZE ;
wire [2:0] \Gowin_EMPU_inst/TARGFLASH0HBURST ;
wire [31:0] \Gowin_EMPU_inst/TARGEXP0HADDR ;
wire [1:0] \Gowin_EMPU_inst/TARGEXP0HTRANS ;
wire [2:0] \Gowin_EMPU_inst/TARGEXP0HSIZE ;
wire [2:0] \Gowin_EMPU_inst/TARGEXP0HBURST ;
wire [3:0] \Gowin_EMPU_inst/TARGEXP0HPROT ;
wire [1:0] \Gowin_EMPU_inst/TARGEXP0MEMATTR ;
wire [3:0] \Gowin_EMPU_inst/TARGEXP0HMASTER ;
wire [31:0] \Gowin_EMPU_inst/TARGEXP0HWDATA ;
wire [3:0] \Gowin_EMPU_inst/TARGEXP0HWUSER ;
wire [31:0] \Gowin_EMPU_inst/INITEXP0HRDATA ;
wire [2:0] \Gowin_EMPU_inst/INITEXP0HRUSER ;
wire [3:0] \Gowin_EMPU_inst/TPIUTRACEDATA ;
wire \Gowin_EMPU_inst/u_flash_wrap/n61_5 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n129_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n130_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n131_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n132_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n133_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n134_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n135_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n136_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n137_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n138_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n139_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n140_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n141_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/hready_out_6 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n198_5 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n60_5 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n79_6 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n129_4 ;
wire \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_9 ;
wire \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ;
wire \Gowin_EMPU_inst/u_flash_wrap/hsel_1d ;
wire \Gowin_EMPU_inst/u_flash_wrap/hready_out_1d ;
wire \Gowin_EMPU_inst/u_flash_wrap/se_out ;
wire \Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 ;
wire [1:0] \Gowin_EMPU_inst/u_flash_wrap/bus_cnt ;
wire [12:0] \Gowin_EMPU_inst/u_flash_wrap/haddr_1d ;
wire [1:1] \Gowin_EMPU_inst/u_flash_wrap/htrans_1d ;
wire [12:0] \Gowin_EMPU_inst/u_flash_wrap/rom_addr ;
wire \Gowin_EMPU_inst/u_sram_subsystem/n36_6 ;
wire \Gowin_EMPU_inst/u_sram_subsystem/n70_6 ;
wire \Gowin_EMPU_inst/u_sram_subsystem/n104_6 ;
wire \Gowin_EMPU_inst/u_sram_subsystem/n138_6 ;
wire [31:8] \Gowin_EMPU_inst/u_sram_subsystem/DO ;
wire [31:8] \Gowin_EMPU_inst/u_sram_subsystem/DO_0 ;
wire [31:8] \Gowin_EMPU_inst/u_sram_subsystem/DO_1 ;
wire [31:8] \Gowin_EMPU_inst/u_sram_subsystem/DO_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_14 ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR \Gowin_EMPU_inst/sys_reset  (
	.GSRI(reset_n)
);
OBUF gowin_buf_0 (
	.I(sys_clk),
	.O(master_pclk)
);
OBUF gowin_buf_1 (
	.I(reset_n),
	.O(master_prst)
);
EMCU \Gowin_EMPU_inst/u_emcu_top  (
	.FCLK(sys_clk),
	.PORESETN(reset_n),
	.SYSRESETN(reset_n),
	.RTCSRCCLK(GND),
	.UART0RXDI(uart0_rxd),
	.UART1RXDI(GND),
	.TARGFLASH0HRESP(GND),
	.TARGFLASH0EXRESP(GND),
	.TARGFLASH0HREADYOUT(\Gowin_EMPU_inst/targflash0_readyout ),
	.TARGEXP0HREADYOUT(GND),
	.TARGEXP0HRESP(VCC),
	.TARGEXP0EXRESP(GND),
	.INITEXP0HSEL(GND),
	.INITEXP0HWRITE(GND),
	.INITEXP0EXREQ(GND),
	.INITEXP0HMASTLOCK(GND),
	.INITEXP0HAUSER(GND),
	.APBTARGEXP2PREADY(\Gowin_EMPU_inst/apbtargexp2_pready ),
	.APBTARGEXP2PSLVERR(\Gowin_EMPU_inst/apbtargexp2_pslverr ),
	.DAPSWDITMS(GND),
	.DAPTDI(GND),
	.DAPNTRST(VCC),
	.DAPSWCLKTCK(GND),
	.FLASHERR(GND),
	.FLASHINT(GND),
	.INITEXP0HTRANS({GND, GND}),
	.IOEXPINPUTI({gpioin[15:0]}),
	.SRAM0RDATA({\Gowin_EMPU_inst/sram0_rdata [31:0]}),
	.TARGFLASH0HRDATA({\Gowin_EMPU_inst/targflash0_hrdata [31:0]}),
	.TARGFLASH0HRUSER({GND, GND, GND}),
	.TARGEXP0HRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TARGEXP0HRUSER({GND, GND, GND}),
	.INITEXP0HADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.INITEXP0HSIZE({GND, GND, GND}),
	.INITEXP0HBURST({GND, GND, GND}),
	.INITEXP0HPROT({GND, GND, GND, GND}),
	.INITEXP0MEMATTR({GND, GND}),
	.INITEXP0HMASTER({GND, GND, GND, GND}),
	.INITEXP0HWDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.INITEXP0HWUSER({GND, GND, GND, GND}),
	.APBTARGEXP2PRDATA({\Gowin_EMPU_inst/apbtargexp2_prdata [31:0]}),
	.MTXREMAP({VCC, VCC, VCC, VCC}),
	.GPINT({GND, GND, GND, GND, GND}),
	.UART0TXDO(uart0_txd),
	.UART1TXDO(\Gowin_EMPU_inst/uart1_txd ),
	.UART0BAUDTICK(\Gowin_EMPU_inst/u_emcu_top_310_UART0BAUDTICK ),
	.UART1BAUDTICK(\Gowin_EMPU_inst/u_emcu_top_310_UART1BAUDTICK ),
	.INTMONITOR(\Gowin_EMPU_inst/u_emcu_top_310_INTMONITOR ),
	.SRAM0CS(\Gowin_EMPU_inst/sram0_cs ),
	.MTXHRESETN(\Gowin_EMPU_inst/ye ),
	.TARGFLASH0HSEL(\Gowin_EMPU_inst/targflash0_hsel ),
	.TARGFLASH0HREADYMUX(\Gowin_EMPU_inst/targflash0_hreadymux ),
	.TARGEXP0HSEL(\Gowin_EMPU_inst/targexp0_hsel ),
	.TARGEXP0HWRITE(\Gowin_EMPU_inst/targexp0_hwrite ),
	.TARGEXP0EXREQ(\Gowin_EMPU_inst/targexp0_exreq ),
	.TARGEXP0HMASTLOCK(\Gowin_EMPU_inst/targexp0_hmastlock ),
	.TARGEXP0HREADYMUX(\Gowin_EMPU_inst/targexp0_hreadymux ),
	.TARGEXP0HAUSER(\Gowin_EMPU_inst/targexp0_hauser ),
	.INITEXP0HREADY(\Gowin_EMPU_inst/initexp0_hready ),
	.INITEXP0HRESP(\Gowin_EMPU_inst/initexp0_hresp ),
	.INITEXP0EXRESP(\Gowin_EMPU_inst/initexp0_exresp ),
	.APBTARGEXP2PSEL(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.APBTARGEXP2PENABLE(master_penable),
	.APBTARGEXP2PWRITE(master_pwrite),
	.DAPTDO(\Gowin_EMPU_inst/u_emcu_top_310_DAPTDO ),
	.DAPNTDOEN(\Gowin_EMPU_inst/u_emcu_top_310_DAPNTDOEN ),
	.DAPJTAGNSW(\Gowin_EMPU_inst/u_emcu_top_310_DAPJTAGNSW ),
	.TPIUTRACECLK(\Gowin_EMPU_inst/trace_clk ),
	.IOEXPOUTPUTO({gpioout[15:0]}),
	.IOEXPOUTPUTENO({gpioouten[15:0]}),
	.SRAM0ADDR({\Gowin_EMPU_inst/SRAM0ADDR [12:11], \Gowin_EMPU_inst/sram0_addr [10:0]}),
	.SRAM0WREN({\Gowin_EMPU_inst/sram0_wren [3:0]}),
	.SRAM0WDATA({\Gowin_EMPU_inst/sram0_wdata [31:0]}),
	.TARGFLASH0HADDR({\Gowin_EMPU_inst/TARGFLASH0HADDR [28:15], \Gowin_EMPU_inst/targflash0_haddr [14:2], \Gowin_EMPU_inst/TARGFLASH0HADDR [1:0]}),
	.TARGFLASH0HTRANS({\Gowin_EMPU_inst/targflash0_htrans [1], \Gowin_EMPU_inst/TARGFLASH0HTRANS [0]}),
	.TARGFLASH0HSIZE({\Gowin_EMPU_inst/TARGFLASH0HSIZE [2:0]}),
	.TARGFLASH0HBURST({\Gowin_EMPU_inst/TARGFLASH0HBURST [2:0]}),
	.TARGEXP0HADDR({\Gowin_EMPU_inst/TARGEXP0HADDR [31:0]}),
	.TARGEXP0HTRANS({\Gowin_EMPU_inst/TARGEXP0HTRANS [1:0]}),
	.TARGEXP0MEMATTR({\Gowin_EMPU_inst/TARGEXP0MEMATTR [1:0]}),
	.TARGEXP0HSIZE({\Gowin_EMPU_inst/TARGEXP0HSIZE [2:0]}),
	.TARGEXP0HPROT({\Gowin_EMPU_inst/TARGEXP0HPROT [3:0]}),
	.TARGEXP0HMASTER({\Gowin_EMPU_inst/TARGEXP0HMASTER [3:0]}),
	.TARGEXP0HWDATA({\Gowin_EMPU_inst/TARGEXP0HWDATA [31:0]}),
	.TARGEXP0HWUSER({\Gowin_EMPU_inst/TARGEXP0HWUSER [3:0]}),
	.INITEXP0HRDATA({\Gowin_EMPU_inst/INITEXP0HRDATA [31:0]}),
	.INITEXP0HRUSER({\Gowin_EMPU_inst/INITEXP0HRUSER [2:0]}),
	.APBTARGEXP2PSTRB({master_pstrb[3:0]}),
	.APBTARGEXP2PPROT({master_pprot[2:0]}),
	.APBTARGEXP2PADDR({\Gowin_EMPU_inst/apbtargexp2_paddr [11:8], master_paddr[7:0]}),
	.APBTARGEXP2PWDATA({master_pwdata[31:0]}),
	.TPIUTRACEDATA({\Gowin_EMPU_inst/TPIUTRACEDATA [3:0]}),
	.TARGEXP0HBURST({\Gowin_EMPU_inst/TARGEXP0HBURST [2:0]})
);
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n61_s1  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I2(\Gowin_EMPU_inst/targflash0_readyout ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n61_5 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n61_s1 .INIT=16'h001F;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n129_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [14]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [12]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n129_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n129_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n129_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n130_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [13]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [11]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n129_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n130_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n130_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n131_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [12]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [10]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n129_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n131_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n131_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n132_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [11]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [9]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n129_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n132_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n132_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n133_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [10]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [8]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n129_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n133_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n133_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n134_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [9]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [7]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n129_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n134_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n134_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n135_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [8]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [6]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n129_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n135_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n135_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n136_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [7]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [5]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n129_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n136_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n136_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n137_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [6]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [4]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n129_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n137_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n137_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n138_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [5]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [3]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n129_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n138_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n138_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n139_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [4]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [2]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n129_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n139_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n139_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n140_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [3]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [1]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n129_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n140_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n140_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n141_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [2]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [0]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n129_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n141_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n141_s0 .INIT=16'hCACC;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/hready_out_s3  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.I2(\Gowin_EMPU_inst/targflash0_readyout ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/hready_out_6 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/hready_out_s3 .INIT=8'hF4;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n198_s1  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_9 ),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/se_out ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n129_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n198_5 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n198_s1 .INIT=16'h0B00;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n60_s1  (
	.I0(\Gowin_EMPU_inst/targflash0_readyout ),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n60_5 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n60_s1 .INIT=8'h14;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n79_s2  (
	.I0(\Gowin_EMPU_inst/targflash0_hsel ),
	.I1(\Gowin_EMPU_inst/targflash0_readyout ),
	.I2(\Gowin_EMPU_inst/targflash0_htrans [1]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n79_6 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n79_s2 .INIT=8'h7F;
LUT2 \Gowin_EMPU_inst/u_flash_wrap/n129_s1  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n129_4 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n129_s1 .INIT=4'h1;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/hsel_1d ),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/hready_out_1d ),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/htrans_1d [1]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_9 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4 .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_9 ),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5 .INIT=16'h000B;
DFFC \Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n61_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [14]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [12])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [13]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [11])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [12]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [10])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [11]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [9])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [10]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [8])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [9]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [7])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [8]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [6])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [7]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [5])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [6]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [4])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [5]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [3])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [4]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [2])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [3]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [1])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [2]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [0])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0  (
	.D(\Gowin_EMPU_inst/targflash0_hsel ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/hsel_1d )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0  (
	.D(\Gowin_EMPU_inst/targflash0_htrans [1]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/htrans_1d [1])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0  (
	.D(\Gowin_EMPU_inst/targflash0_readyout ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/hready_out_1d )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/se_out_s0  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n198_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/se_out )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/se_out_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n60_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n129_3 ),
	.CLK(\Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 ),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [12])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n130_3 ),
	.CLK(\Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 ),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [11])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n131_3 ),
	.CLK(\Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 ),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [10])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n132_3 ),
	.CLK(\Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 ),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [9])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n133_3 ),
	.CLK(\Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 ),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [8])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n134_3 ),
	.CLK(\Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 ),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [7])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n135_3 ),
	.CLK(\Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 ),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [6])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n136_3 ),
	.CLK(\Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 ),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [5])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n137_3 ),
	.CLK(\Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 ),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [4])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n138_3 ),
	.CLK(\Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 ),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [3])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n139_3 ),
	.CLK(\Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 ),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [2])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n140_3 ),
	.CLK(\Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 ),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [1])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1 .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n141_3 ),
	.CLK(\Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 ),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.CLEAR(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [0])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1 .INIT=1'b0;
DFFPE \Gowin_EMPU_inst/u_flash_wrap/hready_out_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n79_6 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/hready_out_6 ),
	.PRESET(\Gowin_EMPU_inst/n84_6 ),
	.Q(\Gowin_EMPU_inst/targflash0_readyout )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/hready_out_s1 .INIT=1'b1;
INV \Gowin_EMPU_inst/u_flash_wrap/clk_inv_s2  (
	.I(sys_clk),
	.O(\Gowin_EMPU_inst/u_flash_wrap/clk_inv_6 )
);
INV \Gowin_EMPU_inst/u_flash_wrap/n84_s2  (
	.I(\Gowin_EMPU_inst/ye ),
	.O(\Gowin_EMPU_inst/n84_6 )
);
FLASH256K \Gowin_EMPU_inst/u_flash_wrap/u_flash/flash_inst  (
	.XE(\Gowin_EMPU_inst/ye ),
	.YE(\Gowin_EMPU_inst/ye ),
	.SE(\Gowin_EMPU_inst/u_flash_wrap/se_out ),
	.PROG(GND),
	.ERASE(GND),
	.NVSTR(GND),
	.XADR({\Gowin_EMPU_inst/u_flash_wrap/rom_addr [12:6]}),
	.YADR({\Gowin_EMPU_inst/u_flash_wrap/rom_addr [5:0]}),
	.DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DOUT({\Gowin_EMPU_inst/targflash0_hrdata [31:0]})
);
SDPB \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_0  (
	.CLKA(sys_clk),
	.CEA(\Gowin_EMPU_inst/sram0_wren [0]),
	.RESETA(GND),
	.CLKB(sys_clk),
	.CEB(\Gowin_EMPU_inst/u_sram_subsystem/n36_6 ),
	.RESETB(\Gowin_EMPU_inst/n84_6 ),
	.OCE(VCC),
	.BLKSELA({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.BLKSELB({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [7:0]}),
	.ADA({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.ADB({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO [31:8], \Gowin_EMPU_inst/sram0_rdata [7:0]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_0 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_0 .BIT_WIDTH_0=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_0 .BIT_WIDTH_1=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_0 .RESET_MODE="SYNC";
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_0 .BLK_SEL_0=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_0 .BLK_SEL_1=3'b111;
SDPB \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_1  (
	.CLKA(sys_clk),
	.CEA(\Gowin_EMPU_inst/sram0_wren [1]),
	.RESETA(GND),
	.CLKB(sys_clk),
	.CEB(\Gowin_EMPU_inst/u_sram_subsystem/n70_6 ),
	.RESETB(\Gowin_EMPU_inst/n84_6 ),
	.OCE(VCC),
	.BLKSELA({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.BLKSELB({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [15:8]}),
	.ADA({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.ADB({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_0 [31:8], \Gowin_EMPU_inst/sram0_rdata [15:8]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_1 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_1 .BIT_WIDTH_0=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_1 .BIT_WIDTH_1=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_1 .RESET_MODE="SYNC";
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_1 .BLK_SEL_0=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_1 .BLK_SEL_1=3'b111;
SDPB \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_2  (
	.CLKA(sys_clk),
	.CEA(\Gowin_EMPU_inst/sram0_wren [2]),
	.RESETA(GND),
	.CLKB(sys_clk),
	.CEB(\Gowin_EMPU_inst/u_sram_subsystem/n104_6 ),
	.RESETB(\Gowin_EMPU_inst/n84_6 ),
	.OCE(VCC),
	.BLKSELA({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.BLKSELB({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [23:16]}),
	.ADA({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.ADB({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_1 [31:8], \Gowin_EMPU_inst/sram0_rdata [23:16]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_2 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_2 .BIT_WIDTH_0=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_2 .BIT_WIDTH_1=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_2 .RESET_MODE="SYNC";
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_2 .BLK_SEL_0=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_2 .BLK_SEL_1=3'b111;
SDPB \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_3  (
	.CLKA(sys_clk),
	.CEA(\Gowin_EMPU_inst/sram0_wren [3]),
	.RESETA(GND),
	.CLKB(sys_clk),
	.CEB(\Gowin_EMPU_inst/u_sram_subsystem/n138_6 ),
	.RESETB(\Gowin_EMPU_inst/n84_6 ),
	.OCE(VCC),
	.BLKSELA({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.BLKSELB({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [31:24]}),
	.ADA({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.ADB({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_2 [31:8], \Gowin_EMPU_inst/sram0_rdata [31:24]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_3 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_3 .BIT_WIDTH_0=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_3 .BIT_WIDTH_1=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_3 .RESET_MODE="SYNC";
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_3 .BLK_SEL_0=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_3 .BLK_SEL_1=3'b111;
INV \Gowin_EMPU_inst/u_sram_subsystem/n36_s2  (
	.I(\Gowin_EMPU_inst/sram0_wren [0]),
	.O(\Gowin_EMPU_inst/u_sram_subsystem/n36_6 )
);
INV \Gowin_EMPU_inst/u_sram_subsystem/n70_s2  (
	.I(\Gowin_EMPU_inst/sram0_wren [1]),
	.O(\Gowin_EMPU_inst/u_sram_subsystem/n70_6 )
);
INV \Gowin_EMPU_inst/u_sram_subsystem/n104_s2  (
	.I(\Gowin_EMPU_inst/sram0_wren [2]),
	.O(\Gowin_EMPU_inst/u_sram_subsystem/n104_6 )
);
INV \Gowin_EMPU_inst/u_sram_subsystem/n138_s2  (
	.I(\Gowin_EMPU_inst/sram0_wren [3]),
	.O(\Gowin_EMPU_inst/u_sram_subsystem/n138_6 )
);
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(master_psel1)
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_s .INIT=4'h8;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_14 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.F(\Gowin_EMPU_inst/apbtargexp2_pready )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_s .INIT=8'h1F;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pslverr_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_pslverr1),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_pslverr )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pslverr_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_0_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_1_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_1_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_2_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_2_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_3_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_3_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_4_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_4_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_5_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_5_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_6_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_6_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_7_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_7_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_8_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[8]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_8_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_9_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_9_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_10_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[10]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_10_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_11_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[11]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_11_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_12_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[12]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_12_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_13_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[13]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_13_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_14_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[14]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_14_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_15_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[15]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_15_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_16_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[16]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [16])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_16_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_17_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[17]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [17])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_17_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_18_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[18]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [18])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_18_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_19_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[19]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [19])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_19_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_20_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[20]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [20])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_20_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_21_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[21]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [21])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_21_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_22_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[22]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [22])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_22_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_23_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[23]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [23])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_23_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_24_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[24]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [24])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_24_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_25_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[25]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [25])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_25_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_26_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[26]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [26])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_26_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_27_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[27]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [27])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_27_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_28_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[28]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [28])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_28_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_29_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[29]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [29])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_29_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_30_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[30]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [30])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_30_s .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_31_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I1(master_prdata1[31]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 ),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [31])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_prdata_31_s .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_s0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/master_psel1_d_s0 .INIT=16'h0100;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_s0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I2(master_pready1),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_14 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_s0 .INIT=16'hEF00;
endmodule
