Timing Analyzer report for Sram_CIC
Thu Sep  5 12:58:25 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 13. Slow 1200mV 85C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 14. Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'
 15. Slow 1200mV 85C Model Setup: 'Clk_50'
 16. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 17. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 18. Slow 1200mV 85C Model Setup: 'Pix_clk'
 19. Slow 1200mV 85C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 20. Slow 1200mV 85C Model Hold: 'Clk_50'
 21. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 22. Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'
 23. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 24. Slow 1200mV 85C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 25. Slow 1200mV 85C Model Hold: 'Pix_clk'
 26. Slow 1200mV 85C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 27. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 28. Slow 1200mV 85C Model Recovery: 'Pix_clk'
 29. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 30. Slow 1200mV 85C Model Recovery: 'Clk_50'
 31. Slow 1200mV 85C Model Removal: 'Clk_50'
 32. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 33. Slow 1200mV 85C Model Removal: 'Pix_clk'
 34. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 35. Slow 1200mV 85C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 44. Slow 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 45. Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 46. Slow 1200mV 0C Model Setup: 'Clk_50'
 47. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 48. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 49. Slow 1200mV 0C Model Setup: 'Pix_clk'
 50. Slow 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 51. Slow 1200mV 0C Model Hold: 'Clk_50'
 52. Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 53. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 54. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 55. Slow 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 56. Slow 1200mV 0C Model Hold: 'Pix_clk'
 57. Slow 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 58. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 59. Slow 1200mV 0C Model Recovery: 'Pix_clk'
 60. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 61. Slow 1200mV 0C Model Recovery: 'Clk_50'
 62. Slow 1200mV 0C Model Removal: 'Clk_50'
 63. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 64. Slow 1200mV 0C Model Removal: 'Pix_clk'
 65. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 66. Slow 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 67. Slow 1200mV 0C Model Metastability Summary
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'
 74. Fast 1200mV 0C Model Setup: 'Clk_50'
 75. Fast 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'
 76. Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 77. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 78. Fast 1200mV 0C Model Setup: 'Pix_clk'
 79. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 80. Fast 1200mV 0C Model Hold: 'Clk_50'
 81. Fast 1200mV 0C Model Hold: 'Pix_clk'
 82. Fast 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'
 83. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 84. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 85. Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 86. Fast 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'
 87. Fast 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'
 88. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 89. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 90. Fast 1200mV 0C Model Recovery: 'Pix_clk'
 91. Fast 1200mV 0C Model Recovery: 'Clk_50'
 92. Fast 1200mV 0C Model Removal: 'Pix_clk'
 93. Fast 1200mV 0C Model Removal: 'Clk_50'
 94. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 95. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 96. Fast 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'
 97. Fast 1200mV 0C Model Metastability Summary
 98. Multicorner Timing Analysis Summary
 99. Board Trace Model Assignments
100. Input Transition Times
101. Signal Integrity Metrics (Slow 1200mv 0c Model)
102. Signal Integrity Metrics (Slow 1200mv 85c Model)
103. Signal Integrity Metrics (Fast 1200mv 0c Model)
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths Summary
111. Clock Status Summary
112. Unconstrained Input Ports
113. Unconstrained Output Ports
114. Unconstrained Input Ports
115. Unconstrained Output Ports
116. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Sram_CIC                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CIC_SRAM_controller_UART:inst|clk_25 }                           ;
; Clk_50                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk_50 }                                                         ;
; divisor:inst2|clk_int                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:inst2|clk_int }                                          ;
; Pix_clk                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Pix_clk }                                                        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst5|controlador:inst|clk_int }   ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst5|controlador:inst|clk_int_2 } ;
; Sram_CIC_3:inst1|clk_int                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Sram_CIC_3:inst1|clk_int }                                       ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 199.96 MHz ; 199.96 MHz      ; CIC_SRAM_controller_UART:inst|clk_25                           ;                                                               ;
; 220.6 MHz  ; 220.6 MHz       ; Sram_CIC_3:inst1|clk_int                                       ;                                                               ;
; 240.91 MHz ; 240.91 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 319.39 MHz ; 319.39 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ;                                                               ;
; 321.13 MHz ; 250.0 MHz       ; Pix_clk                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 342.82 MHz ; 342.82 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ;                                                               ;
; 460.19 MHz ; 250.0 MHz       ; Clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -4.136 ; -199.058      ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -4.001 ; -103.355      ;
; divisor:inst2|clk_int                                          ; -3.151 ; -63.792       ;
; Clk_50                                                         ; -2.663 ; -165.509      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.262 ; -24.618       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -2.131 ; -25.750       ;
; Pix_clk                                                        ; -2.114 ; -53.608       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.387 ; 0.000         ;
; Clk_50                                                         ; 0.401 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.402 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.402 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.403 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.403 ; 0.000         ;
; Pix_clk                                                        ; 0.428 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                  ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -2.018 ; -53.190       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.091 ; -19.614       ;
; Pix_clk                                                        ; -1.014 ; -27.924       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.777 ; -11.571       ;
; Clk_50                                                         ; -0.697 ; -12.531       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                  ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 1.075 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 1.149 ; 0.000         ;
; Pix_clk                                                        ; 1.213 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.471 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 1.561 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -131.500      ;
; Pix_clk                                                        ; -3.000 ; -50.545       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.285 ; -68.105       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -51.400       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.285 ; -42.405       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
+----------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                           ;
+--------+-------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+
; -4.136 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.246     ; 4.878      ;
; -4.136 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.246     ; 4.878      ;
; -4.136 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.246     ; 4.878      ;
; -4.136 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.246     ; 4.878      ;
; -4.059 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[19] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.225     ; 4.822      ;
; -4.059 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[18] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.225     ; 4.822      ;
; -4.059 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[20] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.225     ; 4.822      ;
; -4.059 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[10] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.225     ; 4.822      ;
; -4.059 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[11] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.225     ; 4.822      ;
; -4.059 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[8]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.225     ; 4.822      ;
; -4.059 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[9]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.225     ; 4.822      ;
; -4.048 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[0]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.227     ; 4.809      ;
; -4.048 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[1]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.227     ; 4.809      ;
; -4.048 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[3]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.227     ; 4.809      ;
; -4.048 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[5]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.227     ; 4.809      ;
; -3.993 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.729      ;
; -3.993 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.729      ;
; -3.993 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.729      ;
; -3.993 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.729      ;
; -3.989 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.725      ;
; -3.989 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.725      ;
; -3.989 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.725      ;
; -3.989 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.725      ;
; -3.950 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.686      ;
; -3.950 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.686      ;
; -3.950 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.686      ;
; -3.950 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.686      ;
; -3.945 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.681      ;
; -3.945 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.681      ;
; -3.945 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.681      ;
; -3.945 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.252     ; 4.681      ;
; -3.916 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[19] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.673      ;
; -3.916 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[18] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.673      ;
; -3.916 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[20] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.673      ;
; -3.916 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[10] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.673      ;
; -3.916 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[11] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.673      ;
; -3.916 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[8]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.673      ;
; -3.916 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[9]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.673      ;
; -3.912 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[19] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.669      ;
; -3.912 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[18] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.669      ;
; -3.912 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[20] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.669      ;
; -3.912 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[10] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.669      ;
; -3.912 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[11] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.669      ;
; -3.912 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[8]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.669      ;
; -3.912 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[9]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.669      ;
; -3.905 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[0]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.660      ;
; -3.905 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[1]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.660      ;
; -3.905 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[3]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.660      ;
; -3.905 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[5]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.660      ;
; -3.901 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[0]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.656      ;
; -3.901 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[1]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.656      ;
; -3.901 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[3]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.656      ;
; -3.901 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[5]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.656      ;
; -3.873 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[19] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.630      ;
; -3.873 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[18] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.630      ;
; -3.873 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[20] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.630      ;
; -3.873 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[10] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.630      ;
; -3.873 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[11] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.630      ;
; -3.873 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[8]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.630      ;
; -3.873 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[9]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.630      ;
; -3.869 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[1]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.607      ;
; -3.869 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[2]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.607      ;
; -3.869 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[3]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.607      ;
; -3.869 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[4]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.607      ;
; -3.869 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[5]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.607      ;
; -3.869 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[6]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.607      ;
; -3.869 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[7]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.607      ;
; -3.869 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[8]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.607      ;
; -3.869 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[9]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.607      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|pix_previo[19] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.625      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|pix_previo[18] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.625      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|pix_previo[20] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.625      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|pix_previo[10] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.625      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|pix_previo[11] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.625      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|pix_previo[8]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.625      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|pix_previo[9]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.231     ; 4.625      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[1]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.606      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[2]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.606      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[3]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.606      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[4]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.606      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[5]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.606      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[6]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.606      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[7]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.606      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[8]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.606      ;
; -3.868 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[9]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.250     ; 4.606      ;
; -3.862 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[0]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.617      ;
; -3.862 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[1]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.617      ;
; -3.862 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[3]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.617      ;
; -3.862 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[5]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.617      ;
; -3.857 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[0]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.612      ;
; -3.857 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[1]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.612      ;
; -3.857 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[3]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.612      ;
; -3.857 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[5]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.612      ;
; -3.856 ; buffer_intermed:inst7|pix_cnt_o[1]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.246     ; 4.598      ;
; -3.856 ; buffer_intermed:inst7|pix_cnt_o[1]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.246     ; 4.598      ;
; -3.856 ; buffer_intermed:inst7|pix_cnt_o[1]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.246     ; 4.598      ;
; -3.856 ; buffer_intermed:inst7|pix_cnt_o[1]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.246     ; 4.598      ;
; -3.837 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[17] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.235     ; 4.590      ;
; -3.837 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[16] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.235     ; 4.590      ;
; -3.837 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[2]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.235     ; 4.590      ;
+--------+-------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                       ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -4.001 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.512     ; 4.487      ;
; -3.955 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.507     ; 4.446      ;
; -3.947 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.508     ; 4.437      ;
; -3.942 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.436      ;
; -3.924 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.087     ; 4.835      ;
; -3.902 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.503     ; 4.397      ;
; -3.890 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.388      ;
; -3.879 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.795      ;
; -3.867 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.786      ;
; -3.850 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.344      ;
; -3.848 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.342      ;
; -3.846 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.340      ;
; -3.843 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.337      ;
; -3.799 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.293      ;
; -3.798 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.296      ;
; -3.796 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.294      ;
; -3.794 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.292      ;
; -3.791 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.289      ;
; -3.775 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.694      ;
; -3.773 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.692      ;
; -3.771 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.690      ;
; -3.768 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.687      ;
; -3.747 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.245      ;
; -3.741 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.084     ; 4.655      ;
; -3.736 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.087     ; 4.647      ;
; -3.724 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.643      ;
; -3.723 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.087     ; 4.634      ;
; -3.720 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.087     ; 4.631      ;
; -3.695 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.614      ;
; -3.691 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.607      ;
; -3.687 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.181      ;
; -3.683 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.177      ;
; -3.681 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.175      ;
; -3.681 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.175      ;
; -3.679 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.598      ;
; -3.678 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.594      ;
; -3.675 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.591      ;
; -3.674 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.593      ;
; -3.666 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.585      ;
; -3.663 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.582      ;
; -3.657 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.076     ; 4.579      ;
; -3.651 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.087     ; 4.562      ;
; -3.635 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.133      ;
; -3.631 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.129      ;
; -3.629 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.553      ;
; -3.629 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.127      ;
; -3.629 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.127      ;
; -3.617 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.544      ;
; -3.612 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.531      ;
; -3.608 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.527      ;
; -3.606 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.522      ;
; -3.606 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.525      ;
; -3.606 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.525      ;
; -3.594 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.513      ;
; -3.589 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.100     ; 4.487      ;
; -3.587 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.506      ;
; -3.586 ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.087     ; 4.497      ;
; -3.585 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.504      ;
; -3.583 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.502      ;
; -3.580 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.499      ;
; -3.575 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.069      ;
; -3.574 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.068      ;
; -3.574 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.493      ;
; -3.572 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.491      ;
; -3.571 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.490      ;
; -3.570 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.489      ;
; -3.569 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.063      ;
; -3.569 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.488      ;
; -3.567 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.486      ;
; -3.567 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.486      ;
; -3.566 ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.485      ;
; -3.564 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.483      ;
; -3.562 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.056      ;
; -3.561 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.055      ;
; -3.559 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.504     ; 4.053      ;
; -3.550 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.076     ; 4.472      ;
; -3.548 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.076     ; 4.470      ;
; -3.546 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.076     ; 4.468      ;
; -3.544 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.096     ; 4.446      ;
; -3.543 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.076     ; 4.465      ;
; -3.541 ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.082     ; 4.457      ;
; -3.538 ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.457      ;
; -3.536 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.455      ;
; -3.534 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.096     ; 4.436      ;
; -3.529 ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.448      ;
; -3.525 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.452      ;
; -3.523 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.450      ;
; -3.523 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.442      ;
; -3.523 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.021      ;
; -3.522 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.020      ;
; -3.521 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.448      ;
; -3.520 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.439      ;
; -3.518 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.445      ;
; -3.517 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.015      ;
; -3.511 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.087     ; 4.422      ;
; -3.511 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; 0.325      ; 4.834      ;
; -3.510 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.008      ;
; -3.509 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.007      ;
; -3.507 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.500     ; 4.005      ;
; -3.503 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.079     ; 4.422      ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -3.151 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 4.069      ;
; -3.095 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 4.012      ;
; -3.082 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.999      ;
; -3.015 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.932      ;
; -2.996 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.913      ;
; -2.932 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.849      ;
; -2.759 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.676      ;
; -2.726 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.643      ;
; -2.411 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.328      ;
; -2.276 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.193      ;
; -2.194 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.113      ;
; -2.181 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.100      ;
; -2.181 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.100      ;
; -2.181 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.100      ;
; -2.181 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.100      ;
; -2.181 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.100      ;
; -2.181 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.100      ;
; -2.181 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.100      ;
; -2.181 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.100      ;
; -2.181 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.100      ;
; -2.181 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 3.100      ;
; -2.122 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.039      ;
; -2.076 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.995      ;
; -2.040 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.959      ;
; -2.029 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.948      ;
; -2.027 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.946      ;
; -2.027 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.946      ;
; -2.027 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.946      ;
; -2.027 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.946      ;
; -2.027 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.946      ;
; -2.027 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.946      ;
; -2.027 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.946      ;
; -2.027 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.946      ;
; -2.027 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.946      ;
; -2.027 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.946      ;
; -2.026 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.945      ;
; -1.973 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.890      ;
; -1.966 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.883      ;
; -1.922 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.841      ;
; -1.891 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.810      ;
; -1.878 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.797      ;
; -1.878 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.797      ;
; -1.878 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.797      ;
; -1.878 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.797      ;
; -1.878 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.797      ;
; -1.878 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.797      ;
; -1.878 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.797      ;
; -1.878 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.797      ;
; -1.878 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.797      ;
; -1.878 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.797      ;
; -1.872 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.791      ;
; -1.811 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.728      ;
; -1.773 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.692      ;
; -1.772 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.689      ;
; -1.771 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.688      ;
; -1.737 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.654      ;
; -1.737 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.654      ;
; -1.737 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.654      ;
; -1.729 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.648      ;
; -1.723 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.642      ;
; -1.720 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.637      ;
; -1.719 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.636      ;
; -1.718 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.635      ;
; -1.718 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.635      ;
; -1.716 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.635      ;
; -1.716 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.635      ;
; -1.716 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.635      ;
; -1.716 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.635      ;
; -1.716 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.635      ;
; -1.716 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.635      ;
; -1.716 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.635      ;
; -1.716 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.635      ;
; -1.716 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.635      ;
; -1.716 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.635      ;
; -1.702 ; UART_TX:inst6|r_TX_Data[5]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.078     ; 2.622      ;
; -1.701 ; UART_TX:inst6|r_TX_Done                                              ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.620      ;
; -1.690 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.609      ;
; -1.689 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.608      ;
; -1.677 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.596      ;
; -1.677 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.596      ;
; -1.677 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.596      ;
; -1.677 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.596      ;
; -1.677 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.596      ;
; -1.677 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.596      ;
; -1.677 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.596      ;
; -1.677 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.596      ;
; -1.677 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.596      ;
; -1.677 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.596      ;
; -1.676 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.595      ;
; -1.676 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.595      ;
; -1.676 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.595      ;
; -1.676 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.595      ;
; -1.676 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.595      ;
; -1.676 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.595      ;
; -1.676 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.595      ;
; -1.676 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.595      ;
; -1.676 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.595      ;
; -1.676 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.595      ;
; -1.665 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.584      ;
; -1.635 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.079     ; 2.554      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_50'                                                                                                                                                            ;
+--------+-----------------------------------------------------+-------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -2.663 ; Capture_Input_Controller:inst4|pix_count_int[9]     ; buffer_intermed:inst7|pix_cnt_o[9]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.551     ; 1.600      ;
; -2.620 ; Capture_Input_Controller:inst4|pix_count_int[8]     ; buffer_intermed:inst7|pix_cnt_o[8]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.551     ; 1.557      ;
; -2.606 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; buffer_intermed:inst7|pix_cnt_o[0]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.588     ; 1.506      ;
; -2.601 ; Capture_Input_Controller:inst4|pix_count_int[5]     ; buffer_intermed:inst7|pix_cnt_o[5]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.561     ; 1.528      ;
; -2.586 ; Capture_Input_Controller:inst4|pix_count_int[3]     ; buffer_intermed:inst7|pix_cnt_o[3]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.561     ; 1.513      ;
; -2.558 ; Capture_Input_Controller:inst4|pix_count_int[7]     ; buffer_intermed:inst7|pix_cnt_o[7]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.561     ; 1.485      ;
; -2.554 ; Capture_Input_Controller:inst4|pix_count_int[4]     ; buffer_intermed:inst7|pix_cnt_o[4]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.561     ; 1.481      ;
; -2.532 ; Capture_Input_Controller:inst4|pix_count_int[6]     ; buffer_intermed:inst7|pix_cnt_o[6]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.561     ; 1.459      ;
; -2.519 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; buffer_intermed:inst7|pix_cnt_o[2]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.557     ; 1.450      ;
; -2.498 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; buffer_intermed:inst7|pix_cnt_o[1]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.557     ; 1.429      ;
; -2.475 ; Capture_Input_Controller:inst4|pix_count_int[11]    ; buffer_intermed:inst7|pix_cnt_o[11] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.597     ; 1.366      ;
; -2.367 ; Capture_Input_Controller:inst4|pix_count_int[20]    ; buffer_intermed:inst7|pix_cnt_o[20] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.597     ; 1.258      ;
; -2.360 ; Capture_Input_Controller:inst4|pix_count_int[19]    ; buffer_intermed:inst7|pix_cnt_o[19] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.597     ; 1.251      ;
; -2.308 ; Capture_Input_Controller:inst4|pix_count_int[18]    ; buffer_intermed:inst7|pix_cnt_o[18] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.597     ; 1.199      ;
; -2.307 ; Capture_Input_Controller:inst4|pix_count_int[10]    ; buffer_intermed:inst7|pix_cnt_o[10] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.551     ; 1.244      ;
; -2.195 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 3.142      ;
; -2.174 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.029     ; 3.133      ;
; -2.092 ; Capture_Input_Controller:inst4|pix_count_int[13]    ; buffer_intermed:inst7|pix_cnt_o[13] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.601     ; 0.979      ;
; -2.090 ; Capture_Input_Controller:inst4|pix_count_int[15]    ; buffer_intermed:inst7|pix_cnt_o[15] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.601     ; 0.977      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[12]    ; buffer_intermed:inst7|pix_cnt_o[12] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.603     ; 0.967      ;
; -2.038 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.985      ;
; -2.017 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; buffer_intermed:inst7|leer_o        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.023     ; 2.982      ;
; -2.017 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.029     ; 2.976      ;
; -2.010 ; Capture_Input_Controller:inst4|d_buff[1]            ; buffer_intermed:inst7|data_o[1]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.257     ; 1.241      ;
; -1.998 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.965      ;
; -1.998 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.965      ;
; -1.998 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.965      ;
; -1.998 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.965      ;
; -1.998 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.965      ;
; -1.998 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.965      ;
; -1.998 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.965      ;
; -1.998 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.965      ;
; -1.966 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.913      ;
; -1.959 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; buffer_intermed:inst7|leer_o        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.011     ; 2.936      ;
; -1.958 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.030     ; 2.916      ;
; -1.957 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.902      ;
; -1.953 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.898      ;
; -1.945 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.029     ; 2.904      ;
; -1.938 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.883      ;
; -1.926 ; Capture_Input_Controller:inst4|pix_count_int[16]    ; buffer_intermed:inst7|pix_cnt_o[16] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.601     ; 0.813      ;
; -1.919 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.904      ;
; -1.919 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.904      ;
; -1.919 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.904      ;
; -1.919 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.904      ;
; -1.919 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.904      ;
; -1.919 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.904      ;
; -1.919 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.904      ;
; -1.919 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.904      ;
; -1.918 ; Capture_Input_Controller:inst4|pix_count_int[14]    ; buffer_intermed:inst7|pix_cnt_o[14] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.601     ; 0.805      ;
; -1.916 ; Capture_Input_Controller:inst4|pix_count_int[17]    ; buffer_intermed:inst7|pix_cnt_o[17] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.601     ; 0.803      ;
; -1.912 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[1]~reg0          ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.894      ;
; -1.856 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.803      ;
; -1.815 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.762      ;
; -1.814 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.761      ;
; -1.813 ; CIC_SRAM_controller_UART:inst|state.errase          ; buffer_intermed:inst7|leer_o        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.788      ;
; -1.801 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.030     ; 2.759      ;
; -1.800 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.745      ;
; -1.796 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.030     ; 2.754      ;
; -1.796 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.741      ;
; -1.793 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.738      ;
; -1.781 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.748      ;
; -1.781 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.748      ;
; -1.781 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.748      ;
; -1.781 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.748      ;
; -1.781 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.748      ;
; -1.781 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.748      ;
; -1.781 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.748      ;
; -1.781 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.748      ;
; -1.781 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.726      ;
; -1.743 ; CIC_SRAM_controller_UART:inst|count_mem[4]          ; sram:inst3|SRAM_ADDR[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.450     ; 2.281      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.702      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.702      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.702      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.702      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.702      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.702      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.702      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 2.702      ;
; -1.732 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.029     ; 2.691      ;
; -1.732 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.029     ; 2.691      ;
; -1.732 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.029     ; 2.691      ;
; -1.729 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.030     ; 2.687      ;
; -1.728 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.673      ;
; -1.724 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.669      ;
; -1.709 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.654      ;
; -1.708 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.653      ;
; -1.707 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.652      ;
; -1.699 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.646      ;
; -1.697 ; CIC_SRAM_controller_UART:inst|count_mem[3]          ; sram:inst3|SRAM_ADDR[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.035     ; 2.650      ;
; -1.658 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.605      ;
; -1.657 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.604      ;
; -1.643 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.037     ; 2.594      ;
; -1.639 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.030     ; 2.597      ;
; -1.636 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.043     ; 2.581      ;
; -1.635 ; CIC_SRAM_controller_UART:inst|state.trigger_wait    ; buffer_intermed:inst7|leer_o        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.023     ; 2.600      ;
; -1.628 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[6]~reg0          ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.025     ; 2.591      ;
; -1.627 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.041     ; 2.574      ;
; -1.626 ; Capture_Input_Controller:inst4|d_buff[0]            ; buffer_intermed:inst7|data_o[0]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.299     ; 0.815      ;
; -1.626 ; Capture_Input_Controller:inst4|d_buff[3]            ; buffer_intermed:inst7|data_o[3]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.299     ; 0.815      ;
; -1.625 ; Capture_Input_Controller:inst4|d_buff[4]            ; buffer_intermed:inst7|data_o[4]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.299     ; 0.814      ;
+--------+-----------------------------------------------------+-------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.262 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 3.126      ;
; -2.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 3.105      ;
; -2.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 3.105      ;
; -2.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 3.105      ;
; -2.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 3.105      ;
; -2.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 3.105      ;
; -2.220 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 3.085      ;
; -2.220 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 3.085      ;
; -2.220 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 3.085      ;
; -2.220 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 3.085      ;
; -2.220 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 3.085      ;
; -2.215 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 3.080      ;
; -2.061 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.926      ;
; -2.061 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.926      ;
; -2.061 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.926      ;
; -2.061 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.926      ;
; -2.061 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.926      ;
; -2.057 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.921      ;
; -1.972 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.838      ;
; -1.972 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.838      ;
; -1.972 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.838      ;
; -1.972 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.838      ;
; -1.972 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.838      ;
; -1.969 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.833      ;
; -1.954 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.820      ;
; -1.954 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.820      ;
; -1.954 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.820      ;
; -1.954 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.820      ;
; -1.954 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.820      ;
; -1.946 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.811      ;
; -1.946 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.811      ;
; -1.946 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.811      ;
; -1.946 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.811      ;
; -1.946 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.811      ;
; -1.923 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.786      ;
; -1.917 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.835      ;
; -1.915 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.779      ;
; -1.905 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.824      ;
; -1.905 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.824      ;
; -1.905 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.824      ;
; -1.905 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.824      ;
; -1.905 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.824      ;
; -1.903 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.766      ;
; -1.871 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.735      ;
; -1.865 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.730      ;
; -1.865 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.730      ;
; -1.865 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.730      ;
; -1.865 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.730      ;
; -1.865 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.730      ;
; -1.759 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.678      ;
; -1.759 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.678      ;
; -1.759 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.678      ;
; -1.759 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.678      ;
; -1.759 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.079     ; 2.678      ;
; -1.744 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.607      ;
; -1.722 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.587      ;
; -1.721 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.639      ;
; -1.653 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.519      ;
; -1.653 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.519      ;
; -1.653 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.519      ;
; -1.653 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.519      ;
; -1.653 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.519      ;
; -1.629 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.492      ;
; -1.612 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.475      ;
; -1.595 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.460      ;
; -1.553 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.417      ;
; -1.540 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.403      ;
; -1.528 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.394      ;
; -1.528 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.394      ;
; -1.528 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.394      ;
; -1.528 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.394      ;
; -1.528 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.132     ; 2.394      ;
; -1.459 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.323      ;
; -1.439 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.303      ;
; -1.384 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.247      ;
; -1.314 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.178      ;
; -1.281 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.144      ;
; -1.280 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.144      ;
; -1.272 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 2.189      ;
; -1.219 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.082      ;
; -1.205 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.070      ;
; -1.181 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 2.046      ;
; -1.175 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.135     ; 2.038      ;
; -1.165 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 2.029      ;
; -1.153 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.071      ;
; -1.153 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.071      ;
; -1.153 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.071      ;
; -1.076 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.940      ;
; -1.060 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 1.925      ;
; -1.052 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.970      ;
; -1.052 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.970      ;
; -1.052 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.970      ;
; -1.027 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 1.892      ;
; -1.025 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.081     ; 1.942      ;
; -1.024 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.888      ;
; -1.024 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.888      ;
; -1.024 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.888      ;
; -0.896 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 1.761      ;
; -0.881 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 1.746      ;
; -0.858 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.776      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -2.131 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 3.048      ;
; -2.131 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 3.048      ;
; -2.074 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 2.992      ;
; -2.074 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 2.992      ;
; -1.916 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.833      ;
; -1.916 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.833      ;
; -1.828 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.745      ;
; -1.828 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.745      ;
; -1.824 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 2.742      ;
; -1.824 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 2.742      ;
; -1.742 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.659      ;
; -1.742 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.659      ;
; -1.742 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.659      ;
; -1.742 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 2.659      ;
; -1.697 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 2.615      ;
; -1.697 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 2.615      ;
; -1.568 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 2.417      ;
; -1.568 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 2.417      ;
; -1.419 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.269      ;
; -1.417 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.267      ;
; -1.417 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 2.266      ;
; -1.417 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 2.266      ;
; -1.413 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.263      ;
; -1.397 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.316      ;
; -1.397 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.247      ;
; -1.394 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.244      ;
; -1.393 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.243      ;
; -1.386 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.305      ;
; -1.386 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.305      ;
; -1.367 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.217      ;
; -1.347 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.197      ;
; -1.346 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.265      ;
; -1.346 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.265      ;
; -1.346 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.265      ;
; -1.342 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.192      ;
; -1.265 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 2.113      ;
; -1.265 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 2.113      ;
; -1.265 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 2.113      ;
; -1.265 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 2.114      ;
; -1.265 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.149     ; 2.114      ;
; -1.256 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.106      ;
; -1.253 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.103      ;
; -1.252 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.102      ;
; -1.248 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.167      ;
; -1.237 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.156      ;
; -1.237 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.156      ;
; -1.232 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.082      ;
; -1.209 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.059      ;
; -1.207 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.057      ;
; -1.205 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.055      ;
; -1.197 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.116      ;
; -1.197 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.116      ;
; -1.197 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.116      ;
; -1.166 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.016      ;
; -1.162 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 2.012      ;
; -1.111 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.959      ;
; -1.108 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.956      ;
; -1.108 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.956      ;
; -1.108 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.956      ;
; -0.942 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.859      ;
; -0.918 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 1.768      ;
; -0.875 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.723      ;
; -0.793 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.710      ;
; -0.777 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 1.627      ;
; -0.776 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.624      ;
; -0.771 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.619      ;
; -0.628 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.546      ;
; -0.605 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.524      ;
; -0.604 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.452      ;
; -0.599 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.516      ;
; -0.599 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.447      ;
; -0.597 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.516      ;
; -0.597 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.516      ;
; -0.597 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.516      ;
; -0.577 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.493      ;
; -0.456 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.375      ;
; -0.450 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.367      ;
; -0.448 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.367      ;
; -0.448 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.367      ;
; -0.448 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.367      ;
; -0.448 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.296      ;
; -0.447 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.364      ;
; -0.409 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.257      ;
; -0.365 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.283      ;
; -0.306 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.225      ;
; -0.277 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.195      ;
; -0.265 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.181      ;
; -0.262 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.179      ;
; -0.262 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.180      ;
; -0.256 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.174      ;
; -0.254 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.173      ;
; -0.250 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.168      ;
; -0.244 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.161      ;
; -0.229 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 1.146      ;
; -0.052 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 0.969      ;
; 0.082  ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.836      ;
; 0.106  ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.812      ;
; 0.109  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.809      ;
; 0.127  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.081     ; 0.790      ;
; 0.153  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.765      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Pix_clk'                                                                                                                                                                     ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -2.114 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.094     ; 3.038      ;
; -1.982 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.094     ; 2.906      ;
; -1.975 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.094     ; 2.899      ;
; -1.913 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.818      ;
; -1.906 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.811      ;
; -1.887 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.792      ;
; -1.850 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.094     ; 2.774      ;
; -1.843 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.094     ; 2.767      ;
; -1.821 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.726      ;
; -1.786 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.691      ;
; -1.781 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.686      ;
; -1.774 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.679      ;
; -1.774 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.679      ;
; -1.755 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.660      ;
; -1.755 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.660      ;
; -1.718 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.094     ; 2.642      ;
; -1.711 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.094     ; 2.635      ;
; -1.689 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.594      ;
; -1.685 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.590      ;
; -1.654 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.559      ;
; -1.654 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.559      ;
; -1.649 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.554      ;
; -1.642 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.547      ;
; -1.642 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.547      ;
; -1.639 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.544      ;
; -1.623 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.528      ;
; -1.623 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.528      ;
; -1.620 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.525      ;
; -1.586 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.094     ; 2.510      ;
; -1.579 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.094     ; 2.503      ;
; -1.557 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.462      ;
; -1.553 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.458      ;
; -1.552 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.457      ;
; -1.548 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.188     ; 2.378      ;
; -1.522 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.427      ;
; -1.522 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.427      ;
; -1.521 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.426      ;
; -1.517 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.422      ;
; -1.510 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.415      ;
; -1.510 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.415      ;
; -1.507 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.412      ;
; -1.507 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.412      ;
; -1.501 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 3.407      ;
; -1.501 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 3.407      ;
; -1.501 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 3.407      ;
; -1.501 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 3.407      ;
; -1.501 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 3.407      ;
; -1.501 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 3.407      ;
; -1.501 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 3.407      ;
; -1.501 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 3.407      ;
; -1.501 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 3.407      ;
; -1.501 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 3.407      ;
; -1.491 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.396      ;
; -1.491 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.396      ;
; -1.488 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.393      ;
; -1.488 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.393      ;
; -1.447 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.094     ; 2.371      ;
; -1.432 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.430      ; 3.350      ;
; -1.432 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.430      ; 3.350      ;
; -1.432 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.430      ; 3.350      ;
; -1.432 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.430      ; 3.350      ;
; -1.432 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.430      ; 3.350      ;
; -1.432 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.430      ; 3.350      ;
; -1.432 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.430      ; 3.350      ;
; -1.432 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.430      ; 3.350      ;
; -1.432 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.430      ; 3.350      ;
; -1.432 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.430      ; 3.350      ;
; -1.425 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.330      ;
; -1.423 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|contador[7]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 3.301      ;
; -1.423 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|contador[0]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 3.301      ;
; -1.423 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|contador[1]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 3.301      ;
; -1.423 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|contador[2]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 3.301      ;
; -1.423 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|contador[3]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 3.301      ;
; -1.423 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|contador[4]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 3.301      ;
; -1.423 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|contador[5]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 3.301      ;
; -1.423 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|contador[6]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 3.301      ;
; -1.421 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.326      ;
; -1.420 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.325      ;
; -1.420 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.325      ;
; -1.416 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.188     ; 2.246      ;
; -1.409 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.188     ; 2.239      ;
; -1.390 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.295      ;
; -1.390 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.295      ;
; -1.389 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.294      ;
; -1.389 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.294      ;
; -1.385 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.290      ;
; -1.378 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.283      ;
; -1.378 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.283      ;
; -1.375 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.280      ;
; -1.375 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.280      ;
; -1.374 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.279      ;
; -1.359 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.264      ;
; -1.359 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.264      ;
; -1.356 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.261      ;
; -1.356 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.261      ;
; -1.355 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.113     ; 2.260      ;
; -1.350 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|contador[7]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.402      ; 3.240      ;
; -1.350 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|contador[0]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.402      ; 3.240      ;
; -1.350 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|contador[1]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.402      ; 3.240      ;
; -1.350 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|contador[2]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.402      ; 3.240      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                             ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.387 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.096      ; 0.669      ;
; 0.389 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.094      ; 0.669      ;
; 0.394 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.094      ; 0.674      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.078      ; 0.669      ;
; 0.430 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.094      ; 0.710      ;
; 0.436 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.094      ; 0.716      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.094      ; 0.717      ;
; 0.470 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.078      ; 0.734      ;
; 0.579 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.078      ; 0.843      ;
; 0.667 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.094      ; 0.947      ;
; 0.709 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.094      ; 0.989      ;
; 0.830 ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.078      ; 1.094      ;
; 0.851 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.125      ; 1.182      ;
; 0.878 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.143      ;
; 0.894 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.159      ;
; 0.920 ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.080      ; 1.186      ;
; 1.069 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.078      ; 1.333      ;
; 1.124 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.131      ; 1.461      ;
; 1.125 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.125      ; 1.456      ;
; 1.146 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.078      ; 1.410      ;
; 1.160 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.504      ; 1.850      ;
; 1.196 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.078      ; 1.460      ;
; 1.201 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.500      ; 1.887      ;
; 1.208 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.473      ;
; 1.210 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.475      ;
; 1.211 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.476      ;
; 1.218 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.483      ;
; 1.222 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.487      ;
; 1.223 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.488      ;
; 1.310 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.504      ; 2.000      ;
; 1.325 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.590      ;
; 1.325 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.590      ;
; 1.327 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.592      ;
; 1.331 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.596      ;
; 1.331 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.596      ;
; 1.351 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.500      ; 2.037      ;
; 1.358 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.623      ;
; 1.360 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.625      ;
; 1.361 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.626      ;
; 1.368 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.633      ;
; 1.372 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.637      ;
; 1.373 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.638      ;
; 1.409 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.674      ;
; 1.435 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.525      ; 2.166      ;
; 1.448 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.084      ; 1.718      ;
; 1.450 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.715      ;
; 1.452 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.717      ;
; 1.454 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.529      ; 2.189      ;
; 1.455 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.720      ;
; 1.455 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.104      ; 1.765      ;
; 1.456 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.104      ; 1.766      ;
; 1.457 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.722      ;
; 1.457 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.104      ; 1.767      ;
; 1.457 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.104      ; 1.767      ;
; 1.458 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.104      ; 1.768      ;
; 1.459 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.104      ; 1.769      ;
; 1.459 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.104      ; 1.769      ;
; 1.472 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.061      ; 1.719      ;
; 1.474 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.739      ;
; 1.475 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.740      ;
; 1.475 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.740      ;
; 1.477 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.742      ;
; 1.481 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.746      ;
; 1.481 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.746      ;
; 1.481 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.746      ;
; 1.482 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.747      ;
; 1.517 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.104      ; 1.827      ;
; 1.520 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.785      ;
; 1.534 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.799      ;
; 1.545 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.104      ; 1.855      ;
; 1.545 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.104      ; 1.855      ;
; 1.547 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.812      ;
; 1.547 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.104      ; 1.857      ;
; 1.547 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.104      ; 1.857      ;
; 1.563 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.500      ; 2.249      ;
; 1.569 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.102      ; 1.877      ;
; 1.570 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.079      ; 1.835      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_50'                                                                                                                                                             ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.401 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.082      ; 0.669      ;
; 0.406 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.082      ; 0.674      ;
; 0.435 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.082      ; 0.703      ;
; 0.435 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.082      ; 0.703      ;
; 0.436 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.082      ; 0.704      ;
; 0.445 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.082      ; 0.713      ;
; 0.512 ; Sram_CIC_3:inst1|clk_int                            ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 3.102      ; 4.062      ;
; 0.561 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.082      ; 0.829      ;
; 0.651 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.082      ; 0.919      ;
; 0.716 ; Sram_CIC_3:inst1|add_count[6]                       ; sram:inst3|SRAM_ADDR[6]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.230      ; 1.162      ;
; 0.724 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.082      ; 0.992      ;
; 0.739 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.082      ; 1.007      ;
; 0.747 ; CIC_SRAM_controller_UART:inst|clk_25                ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 3.102      ; 4.297      ;
; 0.761 ; Sram_CIC_3:inst1|add_count[10]                      ; sram:inst3|SRAM_ADDR[10]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.203      ; 1.180      ;
; 0.785 ; Sram_CIC_3:inst1|add_count[7]                       ; sram:inst3|SRAM_ADDR[7]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 1.232      ;
; 0.797 ; Sram_CIC_3:inst1|add_count[18]                      ; sram:inst3|SRAM_ADDR[18]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.205      ; 1.218      ;
; 0.806 ; Sram_CIC_3:inst1|add_count[12]                      ; sram:inst3|SRAM_ADDR[12]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.203      ; 1.225      ;
; 0.867 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.222      ; 1.305      ;
; 0.872 ; Sram_CIC_3:inst1|add_count[2]                       ; sram:inst3|SRAM_ADDR[2]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.230      ; 1.318      ;
; 0.934 ; Sram_CIC_3:inst1|add_count[13]                      ; sram:inst3|SRAM_ADDR[13]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.203      ; 1.353      ;
; 0.947 ; Sram_CIC_3:inst1|add_count[9]                       ; sram:inst3|SRAM_ADDR[9]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 1.394      ;
; 0.997 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.220      ; 1.433      ;
; 0.999 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.220      ; 1.435      ;
; 1.013 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.447      ;
; 1.016 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.450      ;
; 1.017 ; Sram_CIC_3:inst1|add_count[4]                       ; sram:inst3|SRAM_ADDR[4]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 1.464      ;
; 1.018 ; Sram_CIC_3:inst1|add_count[5]                       ; sram:inst3|SRAM_ADDR[5]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 1.465      ;
; 1.026 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.218      ; 1.460      ;
; 1.027 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.461      ;
; 1.029 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.463      ;
; 1.032 ; Sram_CIC_3:inst1|add_count[3]                       ; sram:inst3|SRAM_ADDR[3]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.224      ; 1.472      ;
; 1.035 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.218      ; 1.469      ;
; 1.044 ; Sram_CIC_3:inst1|data_reg[7]                        ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 1.491      ;
; 1.050 ; Sram_CIC_3:inst1|data_reg[2]                        ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 1.497      ;
; 1.054 ; Sram_CIC_3:inst1|data_reg[6]                        ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 1.501      ;
; 1.062 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.222      ; 1.500      ;
; 1.063 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.222      ; 1.501      ;
; 1.064 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.222      ; 1.502      ;
; 1.065 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.222      ; 1.503      ;
; 1.071 ; Sram_CIC_3:inst1|clk_int                            ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; -0.500       ; 3.102      ; 4.121      ;
; 1.072 ; Sram_CIC_3:inst1|data_reg[4]                        ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 1.519      ;
; 1.078 ; Sram_CIC_3:inst1|add_count[1]                       ; sram:inst3|SRAM_ADDR[1]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.230      ; 1.524      ;
; 1.091 ; Sram_CIC_3:inst1|data_reg[3]                        ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 1.538      ;
; 1.093 ; Sram_CIC_3:inst1|data_reg[5]                        ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 1.540      ;
; 1.094 ; Sram_CIC_3:inst1|data_reg[0]                        ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 1.541      ;
; 1.095 ; Sram_CIC_3:inst1|add_count[0]                       ; sram:inst3|SRAM_ADDR[0]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.216      ; 1.527      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[17]                      ; sram:inst3|SRAM_ADDR[17]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.205      ; 1.517      ;
; 1.106 ; Sram_CIC_3:inst1|add_count[8]                       ; sram:inst3|SRAM_ADDR[8]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.216      ; 1.538      ;
; 1.147 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.235      ; 1.598      ;
; 1.147 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.235      ; 1.598      ;
; 1.158 ; Sram_CIC_3:inst1|data_reg[1]                        ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.231      ; 1.605      ;
; 1.160 ; CIC_SRAM_controller_UART:inst|count_mem[17]         ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.583      ;
; 1.162 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int                ; Clk_50      ; 0.000        ; 3.101      ; 4.711      ;
; 1.171 ; Sram_CIC_3:inst1|add_count[19]                      ; sram:inst3|SRAM_ADDR[19]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.205      ; 1.592      ;
; 1.176 ; Sram_CIC_3:inst1|add_count[11]                      ; sram:inst3|SRAM_ADDR[11]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.203      ; 1.595      ;
; 1.194 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.639      ; 2.049      ;
; 1.222 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.650      ;
; 1.224 ; Sram_CIC_3:inst1|add_count[16]                      ; sram:inst3|SRAM_ADDR[16]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.205      ; 1.645      ;
; 1.238 ; CIC_SRAM_controller_UART:inst|count_mem[0]          ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.661      ;
; 1.243 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.235      ; 1.694      ;
; 1.256 ; CIC_SRAM_controller_UART:inst|count_mem[19]         ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.679      ;
; 1.259 ; Sram_CIC_3:inst1|add_count[15]                      ; sram:inst3|SRAM_ADDR[15]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.205      ; 1.680      ;
; 1.267 ; Sram_CIC_3:inst1|add_count[14]                      ; sram:inst3|SRAM_ADDR[14]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.203      ; 1.686      ;
; 1.272 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.639      ; 2.127      ;
; 1.281 ; CIC_SRAM_controller_UART:inst|count_mem[16]         ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.704      ;
; 1.284 ; CIC_SRAM_controller_UART:inst|clk_25                ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; -0.500       ; 3.102      ; 4.334      ;
; 1.302 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.220      ; 1.738      ;
; 1.312 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.225      ; 1.753      ;
; 1.317 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.745      ;
; 1.339 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.224      ; 1.779      ;
; 1.352 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.210      ; 1.778      ;
; 1.352 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.237      ; 1.805      ;
; 1.355 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.210      ; 1.781      ;
; 1.355 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.237      ; 1.808      ;
; 1.355 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.237      ; 1.808      ;
; 1.356 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.237      ; 1.809      ;
; 1.363 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.234      ; 1.813      ;
; 1.380 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.224      ; 1.820      ;
; 1.389 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[0]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.847      ;
; 1.389 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[3]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.847      ;
; 1.390 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[5]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.848      ;
; 1.391 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.639      ; 2.246      ;
; 1.395 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.210      ; 1.821      ;
; 1.396 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[11]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.210      ; 1.822      ;
; 1.415 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.838      ;
; 1.415 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.207      ; 1.838      ;
; 1.419 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.656      ; 2.291      ;
; 1.426 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.220      ; 1.862      ;
; 1.428 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.220      ; 1.864      ;
; 1.439 ; CIC_SRAM_controller_UART:inst|count_mem[15]         ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.210      ; 1.865      ;
; 1.439 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.212      ; 1.867      ;
; 1.440 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[15]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.611      ; 2.267      ;
; 1.440 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[14]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.611      ; 2.267      ;
; 1.440 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[13]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.611      ; 2.267      ;
; 1.440 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[12]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.611      ; 2.267      ;
; 1.440 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[11]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.611      ; 2.267      ;
; 1.440 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[10]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.611      ; 2.267      ;
; 1.440 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[9]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.611      ; 2.267      ;
; 1.440 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[8]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.611      ; 2.267      ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.674      ;
; 0.429 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.697      ;
; 0.452 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.718      ;
; 0.466 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.732      ;
; 0.622 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.889      ;
; 0.644 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.911      ;
; 0.670 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.936      ;
; 0.676 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.943      ;
; 0.707 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.973      ;
; 0.708 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 0.975      ;
; 0.709 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.975      ;
; 0.799 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.066      ;
; 0.802 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.068      ;
; 0.817 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.156      ;
; 0.825 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.164      ;
; 0.833 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.101      ;
; 0.846 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.111      ;
; 0.866 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.132      ;
; 0.883 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.151      ;
; 0.951 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.218      ;
; 0.975 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.314      ;
; 0.980 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.319      ;
; 0.989 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.256      ;
; 0.998 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.265      ;
; 0.998 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.265      ;
; 0.998 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.265      ;
; 1.003 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.269      ;
; 1.065 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.330      ;
; 1.086 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.352      ;
; 1.107 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.374      ;
; 1.111 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.450      ;
; 1.115 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.454      ;
; 1.116 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.383      ;
; 1.116 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.383      ;
; 1.116 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.383      ;
; 1.118 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.458      ;
; 1.121 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.387      ;
; 1.226 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.565      ;
; 1.268 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.534      ;
; 1.283 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.623      ;
; 1.329 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.668      ;
; 1.386 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.652      ;
; 1.485 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.825      ;
; 1.489 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.829      ;
; 1.508 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.848      ;
; 1.517 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.857      ;
; 1.521 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.861      ;
; 1.523 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.863      ;
; 1.530 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.795      ;
; 1.538 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.878      ;
; 1.539 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.879      ;
; 1.542 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.882      ;
; 1.555 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.820      ;
; 1.556 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.823      ;
; 1.557 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.822      ;
; 1.590 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.929      ;
; 1.590 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.929      ;
; 1.590 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.929      ;
; 1.596 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.861      ;
; 1.640 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.905      ;
; 1.644 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.984      ;
; 1.645 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.985      ;
; 1.647 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.987      ;
; 1.648 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.988      ;
; 1.649 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.989      ;
; 1.651 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.916      ;
; 1.674 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.014      ;
; 1.694 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.034      ;
; 1.695 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.035      ;
; 1.697 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 2.037      ;
; 1.712 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.979      ;
; 1.712 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.979      ;
; 1.721 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.988      ;
; 1.721 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.988      ;
; 1.721 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.988      ;
; 1.725 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.990      ;
; 1.731 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 1.998      ;
; 1.737 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 2.076      ;
; 1.737 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 2.076      ;
; 1.751 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 2.016      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 2.090      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 2.090      ;
; 1.751 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 2.090      ;
; 1.830 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.081      ; 2.097      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.674      ;
; 0.434 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.699      ;
; 0.444 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.057      ; 0.717      ;
; 0.446 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.057      ; 0.719      ;
; 0.448 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.713      ;
; 0.577 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.844      ;
; 0.614 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.881      ;
; 0.615 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.057      ; 0.888      ;
; 0.615 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.057      ; 0.888      ;
; 0.615 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.057      ; 0.888      ;
; 0.616 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.057      ; 0.889      ;
; 0.617 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.057      ; 0.890      ;
; 0.617 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.057      ; 0.890      ;
; 0.636 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.901      ;
; 0.641 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.906      ;
; 0.646 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.914      ;
; 0.652 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.917      ;
; 0.657 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.925      ;
; 0.702 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.967      ;
; 0.703 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.968      ;
; 0.704 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.969      ;
; 0.705 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.970      ;
; 0.725 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.990      ;
; 0.734 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 0.999      ;
; 0.735 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.000      ;
; 0.742 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.007      ;
; 0.753 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.018      ;
; 0.760 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.025      ;
; 0.809 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.074      ;
; 0.816 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.174      ; 1.196      ;
; 0.823 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.088      ;
; 0.823 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.088      ;
; 0.832 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.097      ;
; 0.860 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 1.128      ;
; 0.861 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 1.129      ;
; 0.901 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.166      ;
; 0.903 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.168      ;
; 0.906 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 3.038      ; 4.382      ;
; 0.926 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.191      ;
; 0.949 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.216      ;
; 0.953 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.220      ;
; 0.954 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.219      ;
; 0.955 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.222      ;
; 0.957 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.222      ;
; 0.963 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.228      ;
; 0.965 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.230      ;
; 0.968 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.233      ;
; 0.970 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.237      ;
; 0.970 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.235      ;
; 0.973 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.238      ;
; 0.979 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.244      ;
; 0.990 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.255      ;
; 1.010 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.277      ;
; 1.022 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.289      ;
; 1.034 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.299      ;
; 1.039 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.306      ;
; 1.057 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.174      ; 1.437      ;
; 1.070 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.335      ;
; 1.075 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.340      ;
; 1.077 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.344      ;
; 1.078 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.345      ;
; 1.078 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.345      ;
; 1.079 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.346      ;
; 1.080 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.345      ;
; 1.081 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.348      ;
; 1.084 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 3.039      ; 4.561      ;
; 1.084 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.349      ;
; 1.089 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.354      ;
; 1.091 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.356      ;
; 1.094 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.359      ;
; 1.096 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.361      ;
; 1.099 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.364      ;
; 1.116 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.383      ;
; 1.120 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.082      ; 1.388      ;
; 1.130 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.395      ;
; 1.136 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.401      ;
; 1.141 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.406      ;
; 1.141 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.406      ;
; 1.150 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.415      ;
; 1.150 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.415      ;
; 1.151 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.416      ;
; 1.155 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.420      ;
; 1.161 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.426      ;
; 1.201 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.466      ;
; 1.202 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.469      ;
; 1.206 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.079      ; 1.471      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.430 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.696      ;
; 0.465 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.731      ;
; 0.467 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.733      ;
; 0.486 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.752      ;
; 0.538 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 0.893      ;
; 0.544 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 0.899      ;
; 0.557 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 0.913      ;
; 0.572 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.838      ;
; 0.601 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.867      ;
; 0.608 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.874      ;
; 0.609 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.875      ;
; 0.614 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.880      ;
; 0.619 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.885      ;
; 0.642 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 0.997      ;
; 0.656 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.011      ;
; 0.657 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.012      ;
; 0.664 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.019      ;
; 0.678 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.033      ;
; 0.690 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.956      ;
; 0.717 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.983      ;
; 0.727 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.993      ;
; 0.728 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.994      ;
; 0.758 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.024      ;
; 0.769 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.035      ;
; 0.789 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 1.146      ;
; 0.810 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.076      ;
; 0.818 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.084      ;
; 0.823 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.178      ;
; 0.827 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.182      ;
; 0.842 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.197      ;
; 0.857 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 1.213      ;
; 0.865 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.220      ;
; 0.879 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 1.236      ;
; 0.884 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 1.241      ;
; 0.905 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.260      ;
; 0.939 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 1.295      ;
; 0.971 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.326      ;
; 0.978 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.243      ;
; 1.025 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 1.382      ;
; 1.036 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.302      ;
; 1.048 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.315      ;
; 1.066 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.333      ;
; 1.069 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.081      ; 1.336      ;
; 1.076 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 1.432      ;
; 1.092 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 1.449      ;
; 1.093 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.359      ;
; 1.135 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.401      ;
; 1.218 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 1.574      ;
; 1.255 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 1.611      ;
; 1.287 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.642      ;
; 1.291 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 1.647      ;
; 1.305 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.660      ;
; 1.306 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.572      ;
; 1.331 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 1.687      ;
; 1.363 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.629      ;
; 1.364 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.630      ;
; 1.380 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 1.737      ;
; 1.457 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.722      ;
; 1.459 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.148      ; 1.813      ;
; 1.483 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.148      ; 1.837      ;
; 1.517 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 1.874      ;
; 1.556 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.147      ; 1.909      ;
; 1.569 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.924      ;
; 1.569 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.924      ;
; 1.569 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.924      ;
; 1.572 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.927      ;
; 1.577 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.932      ;
; 1.611 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.148      ; 1.965      ;
; 1.615 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.970      ;
; 1.617 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.972      ;
; 1.617 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.972      ;
; 1.632 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.147      ; 1.985      ;
; 1.634 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 1.991      ;
; 1.660 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 2.017      ;
; 1.683 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.147      ; 2.036      ;
; 1.707 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.972      ;
; 1.768 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.147      ; 2.121      ;
; 1.779 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.148      ; 2.133      ;
; 1.785 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.148      ; 2.139      ;
; 1.817 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 2.083      ;
; 1.817 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 2.083      ;
; 1.817 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 2.083      ;
; 1.819 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.147      ; 2.172      ;
; 1.843 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.147      ; 2.196      ;
; 1.918 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 2.273      ;
; 1.962 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.147      ; 2.315      ;
; 1.971 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.147      ; 2.324      ;
; 2.023 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 2.289      ;
; 2.030 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 2.387      ;
; 2.030 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 2.387      ;
; 2.030 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 2.387      ;
; 2.030 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 2.387      ;
; 2.030 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.151      ; 2.387      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                               ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.403 ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.444 ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.709      ;
; 0.601 ; buffer_intermed:inst7|pix_cnt_o[4]    ; Sram_CIC_3:inst1|pix_previo[4]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.019      ; 0.836      ;
; 0.612 ; buffer_intermed:inst7|pix_cnt_o[19]   ; Sram_CIC_3:inst1|pix_previo[19]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.020      ; 0.848      ;
; 0.644 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.910      ;
; 0.649 ; buffer_intermed:inst7|pix_cnt_o[10]   ; Sram_CIC_3:inst1|pix_previo[10]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.020      ; 0.885      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; buffer_intermed:inst7|pix_cnt_o[18]   ; Sram_CIC_3:inst1|pix_previo[18]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.020      ; 0.896      ;
; 0.660 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.927      ;
; 0.664 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.929      ;
; 0.677 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 0.942      ;
; 0.684 ; buffer_intermed:inst7|pix_cnt_o[12]   ; Sram_CIC_3:inst1|pix_previo[12]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.017      ; 0.917      ;
; 0.761 ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.027      ;
; 0.822 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.087      ;
; 0.825 ; buffer_intermed:inst7|pix_cnt_o[11]   ; Sram_CIC_3:inst1|pix_previo[11]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.020      ; 1.061      ;
; 0.828 ; buffer_intermed:inst7|pix_cnt_o[20]   ; Sram_CIC_3:inst1|pix_previo[20]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.020      ; 1.064      ;
; 0.850 ; buffer_intermed:inst7|pix_cnt_o[1]    ; Sram_CIC_3:inst1|pix_previo[1]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.017      ; 1.083      ;
; 0.855 ; buffer_intermed:inst7|pix_cnt_o[16]   ; Sram_CIC_3:inst1|pix_previo[16]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.013      ; 1.084      ;
; 0.876 ; buffer_intermed:inst7|pix_cnt_o[8]    ; Sram_CIC_3:inst1|pix_previo[8]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.020      ; 1.112      ;
; 0.962 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.227      ;
; 0.971 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.236      ;
; 0.975 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.242      ;
; 0.978 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.243      ;
; 0.986 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.252      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.254      ;
; 0.990 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.255      ;
; 0.991 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.256      ;
; 0.991 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.256      ;
; 0.992 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.257      ;
; 0.994 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.259      ;
; 0.994 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.259      ;
; 0.995 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.260      ;
; 0.996 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.261      ;
; 1.009 ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.080      ; 1.275      ;
; 1.022 ; buffer_intermed:inst7|pix_cnt_o[2]    ; Sram_CIC_3:inst1|pix_previo[2]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.015      ; 1.253      ;
; 1.027 ; buffer_intermed:inst7|pix_cnt_o[7]    ; Sram_CIC_3:inst1|pix_previo[7]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.021      ; 1.264      ;
; 1.035 ; buffer_intermed:inst7|pix_cnt_o[9]    ; Sram_CIC_3:inst1|pix_previo[9]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.020      ; 1.271      ;
; 1.047 ; buffer_intermed:inst7|pix_cnt_o[13]   ; Sram_CIC_3:inst1|pix_previo[13]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.015      ; 1.278      ;
; 1.050 ; buffer_intermed:inst7|pix_cnt_o[5]    ; Sram_CIC_3:inst1|pix_previo[5]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.019      ; 1.285      ;
; 1.052 ; buffer_intermed:inst7|pix_cnt_o[15]   ; Sram_CIC_3:inst1|pix_previo[15]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.015      ; 1.283      ;
; 1.056 ; buffer_intermed:inst7|pix_cnt_o[0]    ; Sram_CIC_3:inst1|pix_previo[0]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.017      ; 1.289      ;
; 1.057 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.322      ;
; 1.058 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.077      ; 1.321      ;
; 1.083 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.348      ;
; 1.084 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.092      ; 1.362      ;
; 1.086 ; buffer_intermed:inst7|pix_cnt_o[17]   ; Sram_CIC_3:inst1|pix_previo[17]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.013      ; 1.315      ;
; 1.088 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.353      ;
; 1.089 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.092      ; 1.367      ;
; 1.090 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.346      ;
; 1.096 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.086      ; 1.368      ;
; 1.096 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.361      ;
; 1.097 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.098 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.363      ;
; 1.098 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.363      ;
; 1.101 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.366      ;
; 1.102 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.103 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.368      ;
; 1.103 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.368      ;
; 1.112 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.377      ;
; 1.113 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.378      ;
; 1.115 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.380      ;
; 1.115 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.380      ;
; 1.116 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.381      ;
; 1.117 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.382      ;
; 1.118 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.383      ;
; 1.120 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.385      ;
; 1.120 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.385      ;
; 1.121 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.386      ;
; 1.136 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.092      ; 1.414      ;
; 1.141 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.092      ; 1.419      ;
; 1.209 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.079      ; 1.474      ;
; 1.210 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.092      ; 1.488      ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Pix_clk'                                                                                                                                                                     ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.428 ; Capture_Input_Controller:inst4|contador[1]       ; Capture_Input_Controller:inst4|d_buff[1]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.260      ; 0.874      ;
; 0.430 ; Capture_Input_Controller:inst4|contador[3]       ; Capture_Input_Controller:inst4|d_buff[3]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.260      ; 0.876      ;
; 0.454 ; Capture_Input_Controller:inst4|contador[4]       ; Capture_Input_Controller:inst4|d_buff[4]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.260      ; 0.900      ;
; 0.455 ; Capture_Input_Controller:inst4|contador[2]       ; Capture_Input_Controller:inst4|d_buff[2]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.260      ; 0.901      ;
; 0.455 ; Capture_Input_Controller:inst4|contador[6]       ; Capture_Input_Controller:inst4|d_buff[6]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.260      ; 0.901      ;
; 0.480 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.709      ;
; 0.585 ; Capture_Input_Controller:inst4|contador[5]       ; Capture_Input_Controller:inst4|d_buff[5]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.260      ; 1.031      ;
; 0.588 ; Capture_Input_Controller:inst4|contador[0]       ; Capture_Input_Controller:inst4|d_buff[0]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.260      ; 1.034      ;
; 0.623 ; Capture_Input_Controller:inst4|contador[7]       ; Capture_Input_Controller:inst4|contador[7]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.852      ;
; 0.678 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.907      ;
; 0.682 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.911      ;
; 0.692 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.921      ;
; 0.692 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.921      ;
; 0.693 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; Capture_Input_Controller:inst4|contador[5]       ; Capture_Input_Controller:inst4|contador[5]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.922      ;
; 0.694 ; Capture_Input_Controller:inst4|contador[3]       ; Capture_Input_Controller:inst4|contador[3]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.923      ;
; 0.695 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.924      ;
; 0.695 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.924      ;
; 0.696 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; Capture_Input_Controller:inst4|contador[1]       ; Capture_Input_Controller:inst4|contador[1]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.925      ;
; 0.697 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.926      ;
; 0.697 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.926      ;
; 0.698 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.927      ;
; 0.699 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; Capture_Input_Controller:inst4|contador[2]       ; Capture_Input_Controller:inst4|contador[2]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; Capture_Input_Controller:inst4|contador[4]       ; Capture_Input_Controller:inst4|contador[4]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; Capture_Input_Controller:inst4|contador[6]       ; Capture_Input_Controller:inst4|contador[6]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.928      ;
; 0.700 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.929      ;
; 0.704 ; Capture_Input_Controller:inst4|contador[7]       ; Capture_Input_Controller:inst4|d_buff[7]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.260      ; 1.150      ;
; 0.712 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.941      ;
; 0.722 ; Capture_Input_Controller:inst4|contador[0]       ; Capture_Input_Controller:inst4|contador[0]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 0.951      ;
; 0.835 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.127      ; 1.148      ;
; 0.850 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.239      ;
; 0.855 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 1.084      ;
; 0.855 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 1.084      ;
; 0.864 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.043      ; 1.093      ;
; 0.870 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.259      ;
; 0.971 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.360      ;
; 0.976 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.365      ;
; 0.976 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.365      ;
; 0.990 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.225      ;
; 0.991 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.380      ;
; 0.996 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.385      ;
; 0.996 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.385      ;
; 1.002 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.239      ;
; 1.003 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.240      ;
; 1.003 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.238      ;
; 1.004 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.241      ;
; 1.004 ; Capture_Input_Controller:inst4|contador[5]       ; Capture_Input_Controller:inst4|contador[6]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.050      ; 1.240      ;
; 1.005 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.242      ;
; 1.005 ; Capture_Input_Controller:inst4|contador[3]       ; Capture_Input_Controller:inst4|contador[4]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.050      ; 1.241      ;
; 1.006 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.241      ;
; 1.006 ; Capture_Input_Controller:inst4|contador[1]       ; Capture_Input_Controller:inst4|contador[2]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.050      ; 1.242      ;
; 1.008 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.243      ;
; 1.008 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.243      ;
; 1.014 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.251      ;
; 1.017 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.254      ;
; 1.017 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.254      ;
; 1.017 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.254      ;
; 1.018 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.255      ;
; 1.018 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.253      ;
; 1.019 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.256      ;
; 1.019 ; Capture_Input_Controller:inst4|contador[0]       ; Capture_Input_Controller:inst4|contador[1]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.050      ; 1.255      ;
; 1.019 ; Capture_Input_Controller:inst4|contador[2]       ; Capture_Input_Controller:inst4|contador[3]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.050      ; 1.255      ;
; 1.019 ; Capture_Input_Controller:inst4|contador[4]       ; Capture_Input_Controller:inst4|contador[5]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.050      ; 1.255      ;
; 1.019 ; Capture_Input_Controller:inst4|contador[6]       ; Capture_Input_Controller:inst4|contador[7]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.050      ; 1.255      ;
; 1.021 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.256      ;
; 1.022 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.259      ;
; 1.022 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.259      ;
; 1.023 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.260      ;
; 1.023 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.258      ;
; 1.024 ; Capture_Input_Controller:inst4|contador[0]       ; Capture_Input_Controller:inst4|contador[2]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.050      ; 1.260      ;
; 1.024 ; Capture_Input_Controller:inst4|contador[2]       ; Capture_Input_Controller:inst4|contador[4]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.050      ; 1.260      ;
; 1.024 ; Capture_Input_Controller:inst4|contador[4]       ; Capture_Input_Controller:inst4|contador[6]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.050      ; 1.260      ;
; 1.097 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.486      ;
; 1.097 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.486      ;
; 1.097 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.802      ; 2.615      ;
; 1.097 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.802      ; 2.615      ;
; 1.097 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.802      ; 2.615      ;
; 1.097 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.802      ; 2.615      ;
; 1.097 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.802      ; 2.615      ;
; 1.097 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.802      ; 2.615      ;
; 1.097 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.802      ; 2.615      ;
; 1.097 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.802      ; 2.615      ;
; 1.102 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.491      ;
; 1.102 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.491      ;
; 1.103 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.492      ;
; 1.111 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.346      ;
; 1.116 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.049      ; 1.351      ;
; 1.117 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.506      ;
; 1.117 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.506      ;
; 1.122 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.511      ;
; 1.122 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.511      ;
; 1.122 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.203      ; 1.511      ;
; 1.123 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.360      ;
; 1.124 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.361      ;
; 1.125 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.051      ; 1.362      ;
; 1.125 ; Capture_Input_Controller:inst4|contador[5]       ; Capture_Input_Controller:inst4|contador[7]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.050      ; 1.361      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; -2.018 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.140     ; 2.876      ;
; -1.854 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.125     ; 2.727      ;
; -1.854 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.125     ; 2.727      ;
; -1.854 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.125     ; 2.727      ;
; -1.854 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.125     ; 2.727      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.142     ; 2.542      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.142     ; 2.542      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.142     ; 2.542      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.142     ; 2.542      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.142     ; 2.542      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.142     ; 2.542      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.142     ; 2.542      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.142     ; 2.542      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.142     ; 2.542      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.555      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.555      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.555      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.555      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.555      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.555      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.555      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.555      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.555      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.555      ;
; -1.618 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.144     ; 2.472      ;
; -1.618 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.144     ; 2.472      ;
; -1.618 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.144     ; 2.472      ;
; -1.618 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.144     ; 2.472      ;
; -1.614 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.131     ; 2.481      ;
; -1.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.125     ; 2.085      ;
; -1.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.125     ; 2.085      ;
; -1.212 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.125     ; 2.085      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.091 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 1.941      ;
; -1.091 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 1.941      ;
; -1.091 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 1.941      ;
; -1.091 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 1.941      ;
; -1.091 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 1.941      ;
; -1.091 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 1.941      ;
; -1.091 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 1.941      ;
; -1.091 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 1.941      ;
; -1.091 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 1.941      ;
; -1.091 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.148     ; 1.941      ;
; -1.088 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.936      ;
; -1.088 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.936      ;
; -1.088 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.936      ;
; -1.088 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.936      ;
; -1.088 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.936      ;
; -1.088 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.936      ;
; -1.088 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.936      ;
; -1.088 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.150     ; 1.936      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Pix_clk'                                                                                                                                                                     ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.014 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.374      ; 2.876      ;
; -1.014 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.374      ; 2.876      ;
; -1.014 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.374      ; 2.876      ;
; -1.014 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.374      ; 2.876      ;
; -1.014 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.374      ; 2.876      ;
; -1.014 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.374      ; 2.876      ;
; -1.014 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.374      ; 2.876      ;
; -1.014 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.374      ; 2.876      ;
; -1.014 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.374      ; 2.876      ;
; -1.014 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.374      ; 2.876      ;
; -0.952 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[7]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 2.830      ;
; -0.952 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[0]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 2.830      ;
; -0.952 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[1]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 2.830      ;
; -0.952 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[2]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 2.830      ;
; -0.952 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[3]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 2.830      ;
; -0.952 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[4]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 2.830      ;
; -0.952 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[5]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 2.830      ;
; -0.952 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[6]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.390      ; 2.830      ;
; -0.938 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.404      ; 2.830      ;
; -0.923 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 2.829      ;
; -0.923 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 2.829      ;
; -0.923 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 2.829      ;
; -0.923 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 2.829      ;
; -0.923 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 2.829      ;
; -0.923 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 2.829      ;
; -0.923 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 2.829      ;
; -0.923 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 2.829      ;
; -0.923 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 2.829      ;
; -0.923 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.418      ; 2.829      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.777 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 1.642      ;
; -0.777 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 1.642      ;
; -0.777 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.133     ; 1.642      ;
; -0.770 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.634      ;
; -0.770 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.634      ;
; -0.770 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.634      ;
; -0.770 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.634      ;
; -0.770 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.634      ;
; -0.770 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.634      ;
; -0.770 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.634      ;
; -0.770 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.634      ;
; -0.770 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.634      ;
; -0.770 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.634      ;
; -0.770 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.634      ;
; -0.770 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.134     ; 1.634      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk_50'                                                                                                                                           ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.697 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.023     ; 1.662      ;
; -0.697 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.023     ; 1.662      ;
; -0.697 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.023     ; 1.662      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
; -0.696 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.021     ; 1.663      ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk_50'                                                                                                                                           ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.075 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.226      ; 1.517      ;
; 1.079 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.224      ; 1.519      ;
; 1.079 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.224      ; 1.519      ;
; 1.079 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.224      ; 1.519      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.149 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.504      ;
; 1.149 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.504      ;
; 1.149 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.504      ;
; 1.149 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.504      ;
; 1.149 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.504      ;
; 1.149 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.504      ;
; 1.149 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.504      ;
; 1.149 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.504      ;
; 1.149 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.504      ;
; 1.149 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.504      ;
; 1.149 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.504      ;
; 1.149 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.149      ; 1.504      ;
; 1.153 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 1.509      ;
; 1.153 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 1.509      ;
; 1.153 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.150      ; 1.509      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Pix_clk'                                                                                                                                                                     ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 1.213 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.729      ; 2.658      ;
; 1.213 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.729      ; 2.658      ;
; 1.213 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.729      ; 2.658      ;
; 1.213 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.729      ; 2.658      ;
; 1.213 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.729      ; 2.658      ;
; 1.213 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.729      ; 2.658      ;
; 1.213 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.729      ; 2.658      ;
; 1.213 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.729      ; 2.658      ;
; 1.213 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.729      ; 2.658      ;
; 1.213 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.729      ; 2.658      ;
; 1.229 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.714      ; 2.659      ;
; 1.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[7]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.700      ; 2.659      ;
; 1.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[0]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.700      ; 2.659      ;
; 1.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[1]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.700      ; 2.659      ;
; 1.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[2]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.700      ; 2.659      ;
; 1.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[3]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.700      ; 2.659      ;
; 1.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[4]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.700      ; 2.659      ;
; 1.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[5]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.700      ; 2.659      ;
; 1.243 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[6]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.700      ; 2.659      ;
; 1.298 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.683      ; 2.697      ;
; 1.298 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.683      ; 2.697      ;
; 1.298 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.683      ; 2.697      ;
; 1.298 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.683      ; 2.697      ;
; 1.298 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.683      ; 2.697      ;
; 1.298 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.683      ; 2.697      ;
; 1.298 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.683      ; 2.697      ;
; 1.298 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.683      ; 2.697      ;
; 1.298 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.683      ; 2.697      ;
; 1.298 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.683      ; 2.697      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.471 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.811      ;
; 1.471 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.811      ;
; 1.471 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.811      ;
; 1.471 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.811      ;
; 1.471 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.811      ;
; 1.471 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.811      ;
; 1.471 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.811      ;
; 1.471 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.811      ;
; 1.471 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.811      ;
; 1.471 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.134      ; 1.811      ;
; 1.472 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.811      ;
; 1.472 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.811      ;
; 1.472 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.811      ;
; 1.472 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.811      ;
; 1.472 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.811      ;
; 1.472 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.811      ;
; 1.472 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.811      ;
; 1.472 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.133      ; 1.811      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; 1.561 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.150      ; 1.917      ;
; 1.561 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.150      ; 1.917      ;
; 1.561 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.150      ; 1.917      ;
; 1.977 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.143      ; 2.326      ;
; 1.985 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.321      ;
; 1.985 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.321      ;
; 1.985 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.321      ;
; 1.985 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.321      ;
; 2.025 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.145      ; 2.376      ;
; 2.025 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.145      ; 2.376      ;
; 2.025 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.145      ; 2.376      ;
; 2.025 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.145      ; 2.376      ;
; 2.025 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.145      ; 2.376      ;
; 2.025 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.145      ; 2.376      ;
; 2.025 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.145      ; 2.376      ;
; 2.025 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.145      ; 2.376      ;
; 2.025 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.145      ; 2.376      ;
; 2.025 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.145      ; 2.376      ;
; 2.043 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.381      ;
; 2.043 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.381      ;
; 2.043 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.381      ;
; 2.043 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.381      ;
; 2.043 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.381      ;
; 2.043 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.381      ;
; 2.043 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.381      ;
; 2.043 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.381      ;
; 2.043 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.132      ; 2.381      ;
; 2.219 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.150      ; 2.575      ;
; 2.219 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.150      ; 2.575      ;
; 2.219 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.150      ; 2.575      ;
; 2.219 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.150      ; 2.575      ;
; 2.357 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.134      ; 2.697      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 216.12 MHz ; 216.12 MHz      ; CIC_SRAM_controller_UART:inst|clk_25                           ;                                                               ;
; 241.95 MHz ; 241.95 MHz      ; Sram_CIC_3:inst1|clk_int                                       ;                                                               ;
; 263.02 MHz ; 263.02 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 347.95 MHz ; 347.95 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ;                                                               ;
; 356.76 MHz ; 250.0 MHz       ; Pix_clk                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 371.47 MHz ; 371.47 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ;                                                               ;
; 497.76 MHz ; 250.0 MHz       ; Clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -3.730 ; -179.249      ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -3.627 ; -92.039       ;
; divisor:inst2|clk_int                                          ; -2.802 ; -54.191       ;
; Clk_50                                                         ; -2.386 ; -142.206      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.015 ; -20.747       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.874 ; -21.257       ;
; Pix_clk                                                        ; -1.803 ; -46.023       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.339 ; 0.000         ;
; Clk_50                                                         ; 0.352 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.353 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.354 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.354 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.355 ; 0.000         ;
; Pix_clk                                                        ; 0.392 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -1.730 ; -44.888       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.885 ; -15.882       ;
; Pix_clk                                                        ; -0.849 ; -23.240       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.600 ; -8.976        ;
; Clk_50                                                         ; -0.503 ; -8.979        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.964 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 1.049 ; 0.000         ;
; Pix_clk                                                        ; 1.144 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.344 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 1.428 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -131.500      ;
; Pix_clk                                                        ; -3.000 ; -50.545       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.285 ; -68.105       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -51.400       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.285 ; -42.405       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
+----------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                            ;
+--------+-------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+
; -3.730 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.247     ; 4.472      ;
; -3.730 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.247     ; 4.472      ;
; -3.730 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.247     ; 4.472      ;
; -3.730 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.247     ; 4.472      ;
; -3.658 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[19] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.227     ; 4.420      ;
; -3.658 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[18] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.227     ; 4.420      ;
; -3.658 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[20] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.227     ; 4.420      ;
; -3.658 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[10] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.227     ; 4.420      ;
; -3.658 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[11] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.227     ; 4.420      ;
; -3.658 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[8]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.227     ; 4.420      ;
; -3.658 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[9]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.227     ; 4.420      ;
; -3.653 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[0]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.229     ; 4.413      ;
; -3.653 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[1]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.229     ; 4.413      ;
; -3.653 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[3]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.229     ; 4.413      ;
; -3.653 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[5]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.229     ; 4.413      ;
; -3.565 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.301      ;
; -3.565 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.301      ;
; -3.565 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.301      ;
; -3.565 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.301      ;
; -3.556 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.292      ;
; -3.556 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.292      ;
; -3.556 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.292      ;
; -3.556 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.292      ;
; -3.524 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.260      ;
; -3.524 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.260      ;
; -3.524 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.260      ;
; -3.524 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.260      ;
; -3.515 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.251      ;
; -3.515 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.251      ;
; -3.515 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.251      ;
; -3.515 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.253     ; 4.251      ;
; -3.501 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[1]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.239      ;
; -3.501 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[2]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.239      ;
; -3.501 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[3]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.239      ;
; -3.501 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[4]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.239      ;
; -3.501 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[5]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.239      ;
; -3.501 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[6]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.239      ;
; -3.501 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[7]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.239      ;
; -3.501 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[8]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.239      ;
; -3.501 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|add_count[9]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.239      ;
; -3.500 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[1]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.238      ;
; -3.500 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[2]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.238      ;
; -3.500 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[3]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.238      ;
; -3.500 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[4]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.238      ;
; -3.500 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[5]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.238      ;
; -3.500 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[6]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.238      ;
; -3.500 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[7]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.238      ;
; -3.500 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[8]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.238      ;
; -3.500 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|add_count[9]   ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.251     ; 4.238      ;
; -3.484 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[19] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.240      ;
; -3.484 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[18] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.240      ;
; -3.484 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[20] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.240      ;
; -3.484 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[10] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.240      ;
; -3.484 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[11] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.240      ;
; -3.484 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[8]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.240      ;
; -3.484 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[9]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.240      ;
; -3.479 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[0]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.235     ; 4.233      ;
; -3.479 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[1]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.235     ; 4.233      ;
; -3.479 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[3]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.235     ; 4.233      ;
; -3.479 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[5]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.235     ; 4.233      ;
; -3.478 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[19] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.234      ;
; -3.478 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[18] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.234      ;
; -3.478 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[20] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.234      ;
; -3.478 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[10] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.234      ;
; -3.478 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[11] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.234      ;
; -3.478 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[8]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.234      ;
; -3.478 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[9]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.234      ;
; -3.473 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[0]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.235     ; 4.227      ;
; -3.473 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[1]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.235     ; 4.227      ;
; -3.473 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[3]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.235     ; 4.227      ;
; -3.473 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[5]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.235     ; 4.227      ;
; -3.467 ; buffer_intermed:inst7|pix_cnt_o[13] ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.249     ; 4.207      ;
; -3.467 ; buffer_intermed:inst7|pix_cnt_o[13] ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.249     ; 4.207      ;
; -3.467 ; buffer_intermed:inst7|pix_cnt_o[13] ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.249     ; 4.207      ;
; -3.467 ; buffer_intermed:inst7|pix_cnt_o[13] ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.249     ; 4.207      ;
; -3.466 ; buffer_intermed:inst7|pix_cnt_o[1]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.247     ; 4.208      ;
; -3.466 ; buffer_intermed:inst7|pix_cnt_o[1]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.247     ; 4.208      ;
; -3.466 ; buffer_intermed:inst7|pix_cnt_o[1]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.247     ; 4.208      ;
; -3.466 ; buffer_intermed:inst7|pix_cnt_o[1]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.247     ; 4.208      ;
; -3.461 ; buffer_intermed:inst7|pix_cnt_o[17] ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.249     ; 4.201      ;
; -3.461 ; buffer_intermed:inst7|pix_cnt_o[17] ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.249     ; 4.201      ;
; -3.461 ; buffer_intermed:inst7|pix_cnt_o[17] ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.249     ; 4.201      ;
; -3.461 ; buffer_intermed:inst7|pix_cnt_o[17] ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.249     ; 4.201      ;
; -3.450 ; buffer_intermed:inst7|pix_cnt_o[5]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.243     ; 4.196      ;
; -3.450 ; buffer_intermed:inst7|pix_cnt_o[5]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.243     ; 4.196      ;
; -3.450 ; buffer_intermed:inst7|pix_cnt_o[5]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.243     ; 4.196      ;
; -3.450 ; buffer_intermed:inst7|pix_cnt_o[5]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.243     ; 4.196      ;
; -3.447 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[17] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 4.200      ;
; -3.447 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[16] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 4.200      ;
; -3.447 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[2]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 4.200      ;
; -3.447 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[3]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 4.200      ;
; -3.447 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[4]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 4.200      ;
; -3.447 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[5]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.236     ; 4.200      ;
; -3.443 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[19] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.199      ;
; -3.443 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[18] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.199      ;
; -3.443 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[20] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.199      ;
; -3.443 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[10] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.199      ;
; -3.443 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[11] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.199      ;
; -3.443 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[8]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.199      ;
; -3.443 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[9]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.233     ; 4.199      ;
+--------+-------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                        ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -3.627 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.468     ; 4.158      ;
; -3.587 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.465     ; 4.121      ;
; -3.573 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.465     ; 4.107      ;
; -3.546 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.459     ; 4.086      ;
; -3.533 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.462     ; 4.070      ;
; -3.496 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.415      ;
; -3.492 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 4.035      ;
; -3.456 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.378      ;
; -3.415 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.343      ;
; -3.397 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.459     ; 3.937      ;
; -3.396 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.459     ; 3.936      ;
; -3.393 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.459     ; 3.933      ;
; -3.391 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.459     ; 3.931      ;
; -3.391 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.074     ; 4.316      ;
; -3.359 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.461     ; 3.897      ;
; -3.351 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.279      ;
; -3.343 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 3.886      ;
; -3.342 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 3.885      ;
; -3.339 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 3.882      ;
; -3.337 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 3.880      ;
; -3.334 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.253      ;
; -3.330 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.249      ;
; -3.330 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.249      ;
; -3.326 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.461     ; 3.864      ;
; -3.323 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.461     ; 3.861      ;
; -3.321 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.461     ; 3.859      ;
; -3.321 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.461     ; 3.859      ;
; -3.315 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.458     ; 3.856      ;
; -3.310 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.065     ; 4.244      ;
; -3.305 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.070     ; 4.234      ;
; -3.294 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.216      ;
; -3.290 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.212      ;
; -3.290 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.212      ;
; -3.281 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.209      ;
; -3.280 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.208      ;
; -3.279 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.205      ;
; -3.278 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.197      ;
; -3.277 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.205      ;
; -3.275 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.203      ;
; -3.272 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.458     ; 3.813      ;
; -3.269 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.458     ; 3.810      ;
; -3.267 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.458     ; 3.808      ;
; -3.267 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.458     ; 3.808      ;
; -3.265 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.067     ; 4.197      ;
; -3.253 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.181      ;
; -3.249 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.090     ; 4.158      ;
; -3.249 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.177      ;
; -3.249 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.177      ;
; -3.247 ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.080     ; 4.166      ;
; -3.238 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.160      ;
; -3.224 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.061     ; 4.162      ;
; -3.208 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.086     ; 4.121      ;
; -3.207 ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.077     ; 4.129      ;
; -3.197 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.125      ;
; -3.195 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.121      ;
; -3.195 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.087     ; 4.107      ;
; -3.192 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.118      ;
; -3.190 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.116      ;
; -3.190 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.116      ;
; -3.180 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.459     ; 3.720      ;
; -3.179 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.459     ; 3.719      ;
; -3.175 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.459     ; 3.715      ;
; -3.169 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.459     ; 3.709      ;
; -3.168 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.459     ; 3.708      ;
; -3.166 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.459     ; 3.706      ;
; -3.166 ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.094      ;
; -3.161 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.065     ; 4.095      ;
; -3.160 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.065     ; 4.094      ;
; -3.157 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.065     ; 4.091      ;
; -3.155 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.065     ; 4.089      ;
; -3.154 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.083     ; 4.070      ;
; -3.147 ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.073      ;
; -3.133 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.054      ;
; -3.126 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 3.669      ;
; -3.125 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 3.668      ;
; -3.121 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 3.664      ;
; -3.118 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; 0.298      ; 4.415      ;
; -3.115 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 3.658      ;
; -3.114 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 3.657      ;
; -3.112 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.456     ; 3.655      ;
; -3.111 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.039      ;
; -3.110 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.038      ;
; -3.109 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.078     ; 4.030      ;
; -3.109 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.035      ;
; -3.108 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.067     ; 4.040      ;
; -3.107 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.035      ;
; -3.105 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.033      ;
; -3.104 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.032      ;
; -3.103 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.031      ;
; -3.102 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.030      ;
; -3.101 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.027      ;
; -3.100 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.028      ;
; -3.099 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.027      ;
; -3.099 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.027      ;
; -3.097 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.073     ; 4.023      ;
; -3.097 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.025      ;
; -3.096 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.024      ;
; -3.094 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.022      ;
; -3.093 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.075     ; 4.017      ;
; -3.091 ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.071     ; 4.019      ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.802 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.729      ;
; -2.754 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.680      ;
; -2.741 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.667      ;
; -2.671 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.597      ;
; -2.656 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.582      ;
; -2.605 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.531      ;
; -2.422 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.348      ;
; -2.415 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.341      ;
; -2.144 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 3.070      ;
; -1.992 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.074     ; 2.917      ;
; -1.918 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.845      ;
; -1.891 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.819      ;
; -1.891 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.819      ;
; -1.891 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.819      ;
; -1.891 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.819      ;
; -1.891 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.819      ;
; -1.891 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.819      ;
; -1.891 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.819      ;
; -1.891 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.819      ;
; -1.891 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.819      ;
; -1.891 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.819      ;
; -1.836 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.074     ; 2.761      ;
; -1.781 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.708      ;
; -1.758 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.686      ;
; -1.758 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.686      ;
; -1.758 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.686      ;
; -1.758 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.686      ;
; -1.758 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.686      ;
; -1.758 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.686      ;
; -1.758 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.686      ;
; -1.758 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.686      ;
; -1.758 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.686      ;
; -1.758 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.686      ;
; -1.747 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.674      ;
; -1.745 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.673      ;
; -1.743 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.670      ;
; -1.707 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.633      ;
; -1.706 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.074     ; 2.631      ;
; -1.648 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.575      ;
; -1.628 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.556      ;
; -1.628 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.556      ;
; -1.628 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.556      ;
; -1.628 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.556      ;
; -1.628 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.556      ;
; -1.628 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.556      ;
; -1.628 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.556      ;
; -1.628 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.556      ;
; -1.628 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.556      ;
; -1.628 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.556      ;
; -1.615 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.542      ;
; -1.610 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.537      ;
; -1.568 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.074     ; 2.493      ;
; -1.519 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.074     ; 2.444      ;
; -1.518 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.445      ;
; -1.517 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.074     ; 2.442      ;
; -1.508 ; UART_TX:inst6|r_TX_Done                                              ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.436      ;
; -1.508 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.074     ; 2.433      ;
; -1.494 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.421      ;
; -1.480 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.408      ;
; -1.480 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.408      ;
; -1.480 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.408      ;
; -1.480 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.408      ;
; -1.480 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.408      ;
; -1.480 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.408      ;
; -1.480 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.408      ;
; -1.480 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.408      ;
; -1.480 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.408      ;
; -1.480 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.408      ;
; -1.480 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.407      ;
; -1.464 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.390      ;
; -1.464 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.390      ;
; -1.463 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.389      ;
; -1.458 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.384      ;
; -1.458 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.384      ;
; -1.457 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.073     ; 2.383      ;
; -1.456 ; UART_TX:inst6|r_TX_Data[5]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.070     ; 2.385      ;
; -1.441 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.369      ;
; -1.441 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.369      ;
; -1.441 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.369      ;
; -1.441 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.369      ;
; -1.441 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.369      ;
; -1.441 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.369      ;
; -1.441 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.369      ;
; -1.441 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.369      ;
; -1.441 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.369      ;
; -1.441 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.369      ;
; -1.439 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.366      ;
; -1.439 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.367      ;
; -1.439 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.367      ;
; -1.439 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.367      ;
; -1.439 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.367      ;
; -1.439 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.367      ;
; -1.439 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.367      ;
; -1.439 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.367      ;
; -1.439 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.367      ;
; -1.439 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.367      ;
; -1.439 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.367      ;
; -1.438 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.365      ;
; -1.434 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.361      ;
; -1.424 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.352      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_50'                                                                                                                                                             ;
+--------+-----------------------------------------------------+-------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -2.386 ; Capture_Input_Controller:inst4|pix_count_int[9]     ; buffer_intermed:inst7|pix_cnt_o[9]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.399     ; 1.476      ;
; -2.356 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; buffer_intermed:inst7|pix_cnt_o[0]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.441     ; 1.404      ;
; -2.345 ; Capture_Input_Controller:inst4|pix_count_int[8]     ; buffer_intermed:inst7|pix_cnt_o[8]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.399     ; 1.435      ;
; -2.333 ; Capture_Input_Controller:inst4|pix_count_int[5]     ; buffer_intermed:inst7|pix_cnt_o[5]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.409     ; 1.413      ;
; -2.329 ; Capture_Input_Controller:inst4|pix_count_int[3]     ; buffer_intermed:inst7|pix_cnt_o[3]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.409     ; 1.409      ;
; -2.303 ; Capture_Input_Controller:inst4|pix_count_int[7]     ; buffer_intermed:inst7|pix_cnt_o[7]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.409     ; 1.383      ;
; -2.296 ; Capture_Input_Controller:inst4|pix_count_int[4]     ; buffer_intermed:inst7|pix_cnt_o[4]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.409     ; 1.376      ;
; -2.273 ; Capture_Input_Controller:inst4|pix_count_int[6]     ; buffer_intermed:inst7|pix_cnt_o[6]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.409     ; 1.353      ;
; -2.216 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; buffer_intermed:inst7|pix_cnt_o[2]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.405     ; 1.300      ;
; -2.199 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; buffer_intermed:inst7|pix_cnt_o[1]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.405     ; 1.283      ;
; -2.186 ; Capture_Input_Controller:inst4|pix_count_int[11]    ; buffer_intermed:inst7|pix_cnt_o[11] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.445     ; 1.230      ;
; -2.110 ; Capture_Input_Controller:inst4|pix_count_int[20]    ; buffer_intermed:inst7|pix_cnt_o[20] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.445     ; 1.154      ;
; -2.102 ; Capture_Input_Controller:inst4|pix_count_int[19]    ; buffer_intermed:inst7|pix_cnt_o[19] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.445     ; 1.146      ;
; -2.065 ; Capture_Input_Controller:inst4|pix_count_int[18]    ; buffer_intermed:inst7|pix_cnt_o[18] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.445     ; 1.109      ;
; -2.045 ; Capture_Input_Controller:inst4|pix_count_int[10]    ; buffer_intermed:inst7|pix_cnt_o[10] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.399     ; 1.135      ;
; -1.889 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.865      ;
; -1.854 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.840      ;
; -1.843 ; Capture_Input_Controller:inst4|pix_count_int[13]    ; buffer_intermed:inst7|pix_cnt_o[13] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.449     ; 0.883      ;
; -1.842 ; Capture_Input_Controller:inst4|pix_count_int[15]    ; buffer_intermed:inst7|pix_cnt_o[15] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.449     ; 0.882      ;
; -1.828 ; Capture_Input_Controller:inst4|pix_count_int[12]    ; buffer_intermed:inst7|pix_cnt_o[12] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.451     ; 0.866      ;
; -1.777 ; Capture_Input_Controller:inst4|d_buff[1]            ; buffer_intermed:inst7|data_o[1]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.134     ; 1.132      ;
; -1.749 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 2.723      ;
; -1.735 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; buffer_intermed:inst7|leer_o        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 2.726      ;
; -1.722 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.005     ; 2.706      ;
; -1.718 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.716      ;
; -1.718 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.716      ;
; -1.718 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.716      ;
; -1.718 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.716      ;
; -1.718 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.716      ;
; -1.718 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.716      ;
; -1.718 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.716      ;
; -1.718 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.716      ;
; -1.718 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; buffer_intermed:inst7|leer_o        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.015      ; 2.722      ;
; -1.694 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.670      ;
; -1.692 ; Capture_Input_Controller:inst4|pix_count_int[16]    ; buffer_intermed:inst7|pix_cnt_o[16] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.449     ; 0.732      ;
; -1.686 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.004     ; 2.671      ;
; -1.685 ; Capture_Input_Controller:inst4|pix_count_int[14]    ; buffer_intermed:inst7|pix_cnt_o[14] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.449     ; 0.725      ;
; -1.684 ; Capture_Input_Controller:inst4|pix_count_int[17]    ; buffer_intermed:inst7|pix_cnt_o[17] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.449     ; 0.724      ;
; -1.682 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 2.656      ;
; -1.679 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 2.653      ;
; -1.659 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.645      ;
; -1.657 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 2.631      ;
; -1.652 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[1]~reg0          ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.020      ; 2.661      ;
; -1.651 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.667      ;
; -1.651 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.667      ;
; -1.651 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.667      ;
; -1.651 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.667      ;
; -1.651 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.667      ;
; -1.651 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.667      ;
; -1.651 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.667      ;
; -1.651 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.027      ; 2.667      ;
; -1.593 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.569      ;
; -1.564 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.540      ;
; -1.563 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.013     ; 2.539      ;
; -1.561 ; CIC_SRAM_controller_UART:inst|state.errase          ; buffer_intermed:inst7|leer_o        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.013      ; 2.563      ;
; -1.551 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.549      ;
; -1.551 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.549      ;
; -1.551 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.549      ;
; -1.551 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.549      ;
; -1.551 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.549      ;
; -1.551 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.549      ;
; -1.551 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.549      ;
; -1.551 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 2.549      ;
; -1.546 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.006     ; 2.529      ;
; -1.542 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 2.514      ;
; -1.539 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 2.511      ;
; -1.537 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.004     ; 2.522      ;
; -1.532 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 2.506      ;
; -1.517 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.017     ; 2.489      ;
; -1.514 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.510      ;
; -1.514 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.510      ;
; -1.514 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.510      ;
; -1.514 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.510      ;
; -1.514 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.510      ;
; -1.514 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.510      ;
; -1.514 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.510      ;
; -1.514 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 2.510      ;
; -1.491 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.004     ; 2.476      ;
; -1.489 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.475      ;
; -1.489 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.475      ;
; -1.489 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.003     ; 2.475      ;
; -1.487 ; CIC_SRAM_controller_UART:inst|count_mem[4]          ; sram:inst3|SRAM_ADDR[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.390     ; 2.086      ;
; -1.487 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 2.461      ;
; -1.484 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 2.458      ;
; -1.465 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 2.439      ;
; -1.463 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 2.437      ;
; -1.462 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 2.436      ;
; -1.453 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 2.427      ;
; -1.424 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 2.398      ;
; -1.423 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.015     ; 2.397      ;
; -1.422 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[7]~reg0          ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 2.411      ;
; -1.421 ; Capture_Input_Controller:inst4|d_buff[0]            ; buffer_intermed:inst7|data_o[0]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.176     ; 0.734      ;
; -1.420 ; Capture_Input_Controller:inst4|d_buff[3]            ; buffer_intermed:inst7|data_o[3]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.176     ; 0.733      ;
; -1.420 ; Capture_Input_Controller:inst4|d_buff[4]            ; buffer_intermed:inst7|data_o[4]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.176     ; 0.733      ;
; -1.420 ; Capture_Input_Controller:inst4|d_buff[6]            ; buffer_intermed:inst7|data_o[6]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.176     ; 0.733      ;
; -1.419 ; Capture_Input_Controller:inst4|d_buff[2]            ; buffer_intermed:inst7|data_o[2]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.176     ; 0.732      ;
; -1.418 ; Capture_Input_Controller:inst4|d_buff[5]            ; buffer_intermed:inst7|data_o[5]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.176     ; 0.731      ;
; -1.418 ; Capture_Input_Controller:inst4|d_buff[7]            ; buffer_intermed:inst7|data_o[7]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.176     ; 0.731      ;
; -1.415 ; CIC_SRAM_controller_UART:inst|count_mem[3]          ; sram:inst3|SRAM_ADDR[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.009     ; 2.395      ;
; -1.414 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[4]~reg0          ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.000      ; 2.403      ;
+--------+-----------------------------------------------------+-------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.015 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.122     ; 2.892      ;
; -1.961 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.839      ;
; -1.961 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.839      ;
; -1.961 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.839      ;
; -1.961 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.839      ;
; -1.961 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.839      ;
; -1.960 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.839      ;
; -1.944 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.822      ;
; -1.944 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.822      ;
; -1.944 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.822      ;
; -1.944 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.822      ;
; -1.944 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.822      ;
; -1.809 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.687      ;
; -1.809 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.687      ;
; -1.809 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.687      ;
; -1.809 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.687      ;
; -1.809 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.687      ;
; -1.807 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.122     ; 2.684      ;
; -1.708 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.588      ;
; -1.708 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.588      ;
; -1.708 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.588      ;
; -1.708 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.588      ;
; -1.708 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.588      ;
; -1.707 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.583      ;
; -1.707 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.122     ; 2.584      ;
; -1.703 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.581      ;
; -1.703 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.581      ;
; -1.703 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.581      ;
; -1.703 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.581      ;
; -1.703 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.581      ;
; -1.694 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.574      ;
; -1.694 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.574      ;
; -1.694 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.574      ;
; -1.694 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.574      ;
; -1.694 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.574      ;
; -1.692 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.619      ;
; -1.690 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.566      ;
; -1.665 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.122     ; 2.542      ;
; -1.655 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.583      ;
; -1.655 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.583      ;
; -1.655 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.583      ;
; -1.655 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.583      ;
; -1.655 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.583      ;
; -1.643 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.521      ;
; -1.643 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.521      ;
; -1.643 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.521      ;
; -1.643 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.521      ;
; -1.643 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.521      ;
; -1.580 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.122     ; 2.457      ;
; -1.555 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.431      ;
; -1.520 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.448      ;
; -1.520 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.448      ;
; -1.520 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.448      ;
; -1.520 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.448      ;
; -1.520 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 2.448      ;
; -1.481 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.360      ;
; -1.449 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.329      ;
; -1.449 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.329      ;
; -1.449 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.329      ;
; -1.449 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.329      ;
; -1.449 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.329      ;
; -1.449 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.325      ;
; -1.431 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 2.358      ;
; -1.421 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.297      ;
; -1.366 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.244      ;
; -1.361 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.120     ; 2.240      ;
; -1.331 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.207      ;
; -1.313 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.193      ;
; -1.313 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.193      ;
; -1.313 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.193      ;
; -1.313 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.193      ;
; -1.313 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.119     ; 2.193      ;
; -1.254 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.122     ; 2.131      ;
; -1.237 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.122     ; 2.114      ;
; -1.213 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 2.089      ;
; -1.139 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 2.017      ;
; -1.113 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.989      ;
; -1.102 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.122     ; 1.979      ;
; -1.071 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.947      ;
; -1.052 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.930      ;
; -1.047 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.973      ;
; -0.996 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.122     ; 1.873      ;
; -0.986 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.123     ; 1.862      ;
; -0.984 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.862      ;
; -0.952 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.879      ;
; -0.952 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.879      ;
; -0.952 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.879      ;
; -0.890 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.769      ;
; -0.880 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.122     ; 1.757      ;
; -0.859 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.786      ;
; -0.859 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.786      ;
; -0.859 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.786      ;
; -0.845 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.723      ;
; -0.845 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.723      ;
; -0.845 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.723      ;
; -0.817 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.696      ;
; -0.812 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 1.738      ;
; -0.774 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.652      ;
; -0.727 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.606      ;
; -0.706 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.584      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.874 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.800      ;
; -1.874 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.800      ;
; -1.819 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.747      ;
; -1.819 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.747      ;
; -1.666 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.592      ;
; -1.666 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.592      ;
; -1.597 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.525      ;
; -1.597 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.525      ;
; -1.575 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.501      ;
; -1.575 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.501      ;
; -1.533 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.459      ;
; -1.533 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.459      ;
; -1.495 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.421      ;
; -1.495 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.421      ;
; -1.477 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.405      ;
; -1.477 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.405      ;
; -1.331 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.196      ;
; -1.331 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.196      ;
; -1.197 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.062      ;
; -1.197 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 2.062      ;
; -1.186 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.114      ;
; -1.161 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 2.027      ;
; -1.159 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 2.025      ;
; -1.155 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 2.021      ;
; -1.149 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.077      ;
; -1.149 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.077      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 2.013      ;
; -1.144 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 2.010      ;
; -1.143 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 2.009      ;
; -1.137 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.065      ;
; -1.136 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.064      ;
; -1.136 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.064      ;
; -1.125 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.991      ;
; -1.094 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.960      ;
; -1.090 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.956      ;
; -1.075 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.003      ;
; -1.071 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.936      ;
; -1.071 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.134     ; 1.936      ;
; -1.066 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.932      ;
; -1.063 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.929      ;
; -1.062 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.928      ;
; -1.053 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.917      ;
; -1.053 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.917      ;
; -1.053 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.917      ;
; -1.047 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.913      ;
; -1.038 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.966      ;
; -1.038 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.966      ;
; -1.027 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.893      ;
; -1.026 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.954      ;
; -1.026 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.892      ;
; -1.025 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.953      ;
; -1.025 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.953      ;
; -1.023 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.889      ;
; -0.992 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.858      ;
; -0.988 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.854      ;
; -0.935 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.799      ;
; -0.935 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.799      ;
; -0.935 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.799      ;
; -0.892 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.756      ;
; -0.743 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.669      ;
; -0.726 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.592      ;
; -0.713 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.577      ;
; -0.627 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.493      ;
; -0.619 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.545      ;
; -0.602 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.466      ;
; -0.597 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.461      ;
; -0.462 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.326      ;
; -0.458 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.322      ;
; -0.450 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.377      ;
; -0.447 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.375      ;
; -0.434 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.362      ;
; -0.433 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.361      ;
; -0.433 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.359      ;
; -0.433 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.361      ;
; -0.429 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.354      ;
; -0.310 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.238      ;
; -0.307 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.233      ;
; -0.304 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.231      ;
; -0.299 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.227      ;
; -0.299 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.227      ;
; -0.299 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.227      ;
; -0.291 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.155      ;
; -0.264 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.128      ;
; -0.218 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.145      ;
; -0.193 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.122      ;
; -0.183 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.110      ;
; -0.168 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.074     ; 1.093      ;
; -0.146 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.075      ;
; -0.133 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.060      ;
; -0.131 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.058      ;
; -0.127 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.054      ;
; -0.122 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.049      ;
; -0.118 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.045      ;
; -0.111 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.038      ;
; 0.061  ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.866      ;
; 0.174  ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.753      ;
; 0.193  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.734      ;
; 0.196  ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.731      ;
; 0.216  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.711      ;
; 0.244  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.683      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Pix_clk'                                                                                                                                                                     ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.803 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.089     ; 2.733      ;
; -1.687 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.089     ; 2.617      ;
; -1.658 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.089     ; 2.588      ;
; -1.595 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.517      ;
; -1.581 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.503      ;
; -1.571 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.089     ; 2.501      ;
; -1.552 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.474      ;
; -1.542 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.089     ; 2.472      ;
; -1.507 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.429      ;
; -1.484 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.406      ;
; -1.479 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.401      ;
; -1.465 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.387      ;
; -1.465 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.387      ;
; -1.455 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.089     ; 2.385      ;
; -1.436 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.358      ;
; -1.436 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.358      ;
; -1.426 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.089     ; 2.356      ;
; -1.391 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.313      ;
; -1.386 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.308      ;
; -1.368 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.290      ;
; -1.368 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.290      ;
; -1.363 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.285      ;
; -1.349 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.271      ;
; -1.349 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.271      ;
; -1.345 ; Capture_Input_Controller:inst4|pix_count_int[6] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.267      ;
; -1.339 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.089     ; 2.269      ;
; -1.320 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.242      ;
; -1.320 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.242      ;
; -1.316 ; Capture_Input_Controller:inst4|pix_count_int[6] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.238      ;
; -1.313 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 3.111      ;
; -1.313 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 3.111      ;
; -1.313 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 3.111      ;
; -1.313 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 3.111      ;
; -1.313 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 3.111      ;
; -1.313 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 3.111      ;
; -1.313 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 3.111      ;
; -1.313 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 3.111      ;
; -1.313 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 3.111      ;
; -1.313 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 3.111      ;
; -1.312 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.178     ; 2.153      ;
; -1.310 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.089     ; 2.240      ;
; -1.296 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.322      ; 3.107      ;
; -1.296 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.322      ; 3.107      ;
; -1.296 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.322      ; 3.107      ;
; -1.296 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.322      ; 3.107      ;
; -1.296 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.322      ; 3.107      ;
; -1.296 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.322      ; 3.107      ;
; -1.296 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.322      ; 3.107      ;
; -1.296 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.322      ; 3.107      ;
; -1.296 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.322      ; 3.107      ;
; -1.296 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.322      ; 3.107      ;
; -1.275 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.197      ;
; -1.270 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.192      ;
; -1.270 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.192      ;
; -1.252 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.174      ;
; -1.252 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.174      ;
; -1.252 ; Capture_Input_Controller:inst4|pix_count_int[7] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.174      ;
; -1.252 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|contador[7]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 3.021      ;
; -1.252 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|contador[0]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 3.021      ;
; -1.252 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|contador[1]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 3.021      ;
; -1.252 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|contador[2]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 3.021      ;
; -1.252 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|contador[3]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 3.021      ;
; -1.252 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|contador[4]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 3.021      ;
; -1.252 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|contador[5]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 3.021      ;
; -1.252 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|contador[6]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 3.021      ;
; -1.247 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.169      ;
; -1.235 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|contador[7]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.293      ; 3.017      ;
; -1.235 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|contador[0]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.293      ; 3.017      ;
; -1.235 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|contador[1]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.293      ; 3.017      ;
; -1.235 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|contador[2]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.293      ; 3.017      ;
; -1.235 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|contador[3]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.293      ; 3.017      ;
; -1.235 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|contador[4]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.293      ; 3.017      ;
; -1.235 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|contador[5]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.293      ; 3.017      ;
; -1.235 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|contador[6]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.293      ; 3.017      ;
; -1.233 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.155      ;
; -1.233 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.155      ;
; -1.229 ; Capture_Input_Controller:inst4|pix_count_int[6] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.151      ;
; -1.228 ; Capture_Input_Controller:inst4|pix_count_int[8] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.150      ;
; -1.204 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.126      ;
; -1.204 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.126      ;
; -1.200 ; Capture_Input_Controller:inst4|pix_count_int[6] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.122      ;
; -1.199 ; Capture_Input_Controller:inst4|pix_count_int[8] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.121      ;
; -1.196 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.178     ; 2.037      ;
; -1.194 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.089     ; 2.124      ;
; -1.167 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.178     ; 2.008      ;
; -1.160 ; CIC_SRAM_controller_UART:inst|state.wait_done   ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.299      ; 2.948      ;
; -1.159 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.081      ;
; -1.154 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.076      ;
; -1.154 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.076      ;
; -1.153 ; Capture_Input_Controller:inst4|pix_count_int[7] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 1.000        ; -0.097     ; 2.075      ;
; -1.143 ; CIC_SRAM_controller_UART:inst|state.reset_state ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.312      ; 2.944      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|state.errase      ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.320      ; 2.948      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|state.errase      ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.320      ; 2.948      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|state.errase      ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.320      ; 2.948      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|state.errase      ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.320      ; 2.948      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|state.errase      ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.320      ; 2.948      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|state.errase      ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.320      ; 2.948      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|state.errase      ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.320      ; 2.948      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|state.errase      ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.320      ; 2.948      ;
; -1.139 ; CIC_SRAM_controller_UART:inst|state.errase      ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.320      ; 2.948      ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                              ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.339 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.086      ; 0.597      ;
; 0.341 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.085      ; 0.597      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.085      ; 0.608      ;
; 0.352 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.085      ; 0.608      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.070      ; 0.597      ;
; 0.394 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.085      ; 0.650      ;
; 0.394 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.085      ; 0.650      ;
; 0.396 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.085      ; 0.652      ;
; 0.432 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.070      ; 0.673      ;
; 0.531 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.070      ; 0.772      ;
; 0.611 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.085      ; 0.867      ;
; 0.645 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.085      ; 0.901      ;
; 0.766 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.113      ; 1.070      ;
; 0.771 ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.070      ; 1.012      ;
; 0.816 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.069      ; 1.056      ;
; 0.826 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.069      ; 1.066      ;
; 0.851 ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 1.094      ;
; 0.977 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.070      ; 1.218      ;
; 1.009 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.120      ; 1.320      ;
; 1.020 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.113      ; 1.324      ;
; 1.041 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.459      ; 1.671      ;
; 1.049 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.070      ; 1.290      ;
; 1.079 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.456      ; 1.706      ;
; 1.093 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.335      ;
; 1.095 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.337      ;
; 1.096 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.338      ;
; 1.103 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.345      ;
; 1.107 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.349      ;
; 1.108 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.350      ;
; 1.108 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.070      ; 1.349      ;
; 1.187 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.461      ; 1.819      ;
; 1.196 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.069      ; 1.436      ;
; 1.196 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.069      ; 1.436      ;
; 1.198 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.069      ; 1.438      ;
; 1.202 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.069      ; 1.442      ;
; 1.202 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.069      ; 1.442      ;
; 1.225 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.458      ; 1.854      ;
; 1.239 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.483      ;
; 1.241 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.485      ;
; 1.242 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.486      ;
; 1.249 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.493      ;
; 1.253 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.497      ;
; 1.254 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.498      ;
; 1.286 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.528      ;
; 1.286 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.478      ; 1.955      ;
; 1.304 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.481      ; 1.976      ;
; 1.309 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.551      ;
; 1.311 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.553      ;
; 1.314 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.556      ;
; 1.316 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.558      ;
; 1.318 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.093      ; 1.602      ;
; 1.318 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.093      ; 1.602      ;
; 1.320 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.093      ; 1.604      ;
; 1.320 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.093      ; 1.604      ;
; 1.321 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.093      ; 1.605      ;
; 1.322 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.093      ; 1.606      ;
; 1.322 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.093      ; 1.606      ;
; 1.329 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.051      ; 1.551      ;
; 1.342 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.584      ;
; 1.342 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.584      ;
; 1.344 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.586      ;
; 1.345 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.077      ; 1.593      ;
; 1.348 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.590      ;
; 1.348 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.590      ;
; 1.360 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.069      ; 1.600      ;
; 1.365 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.069      ; 1.605      ;
; 1.366 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.093      ; 1.650      ;
; 1.370 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.069      ; 1.610      ;
; 1.375 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.073      ; 1.619      ;
; 1.389 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.093      ; 1.673      ;
; 1.390 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.093      ; 1.674      ;
; 1.391 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.093      ; 1.675      ;
; 1.392 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.071      ; 1.634      ;
; 1.392 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.093      ; 1.676      ;
; 1.403 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.419      ; 1.993      ;
; 1.406 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.069      ; 1.646      ;
; 1.407 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.458      ; 2.036      ;
; 1.414 ; UART_TX:inst6|o_TX_Active                              ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.089      ; 1.694      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_50'                                                                                                                                                              ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.352 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.597      ;
; 0.363 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.608      ;
; 0.393 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.638      ;
; 0.393 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.638      ;
; 0.393 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.638      ;
; 0.410 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.655      ;
; 0.471 ; Sram_CIC_3:inst1|clk_int                            ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 2.819      ; 3.704      ;
; 0.514 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.759      ;
; 0.595 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.840      ;
; 0.629 ; Sram_CIC_3:inst1|add_count[6]                       ; sram:inst3|SRAM_ADDR[6]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.229      ; 1.059      ;
; 0.661 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.906      ;
; 0.672 ; Sram_CIC_3:inst1|add_count[10]                      ; sram:inst3|SRAM_ADDR[10]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.205      ; 1.078      ;
; 0.673 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.074      ; 0.918      ;
; 0.686 ; CIC_SRAM_controller_UART:inst|clk_25                ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 2.819      ; 3.919      ;
; 0.702 ; Sram_CIC_3:inst1|add_count[7]                       ; sram:inst3|SRAM_ADDR[7]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.230      ; 1.133      ;
; 0.703 ; Sram_CIC_3:inst1|add_count[18]                      ; sram:inst3|SRAM_ADDR[18]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.208      ; 1.112      ;
; 0.713 ; Sram_CIC_3:inst1|add_count[12]                      ; sram:inst3|SRAM_ADDR[12]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.205      ; 1.119      ;
; 0.770 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.225      ; 1.196      ;
; 0.791 ; Sram_CIC_3:inst1|add_count[2]                       ; sram:inst3|SRAM_ADDR[2]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.229      ; 1.221      ;
; 0.845 ; Sram_CIC_3:inst1|add_count[9]                       ; sram:inst3|SRAM_ADDR[9]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.230      ; 1.276      ;
; 0.851 ; Sram_CIC_3:inst1|add_count[13]                      ; sram:inst3|SRAM_ADDR[13]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.205      ; 1.257      ;
; 0.874 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.217      ; 1.292      ;
; 0.880 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.217      ; 1.298      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[3]                       ; sram:inst3|SRAM_ADDR[3]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.226      ; 1.316      ;
; 0.908 ; Sram_CIC_3:inst1|add_count[4]                       ; sram:inst3|SRAM_ADDR[4]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.230      ; 1.339      ;
; 0.910 ; Sram_CIC_3:inst1|add_count[5]                       ; sram:inst3|SRAM_ADDR[5]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.230      ; 1.341      ;
; 0.911 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.222      ; 1.334      ;
; 0.913 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.222      ; 1.336      ;
; 0.918 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.220      ; 1.339      ;
; 0.927 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.217      ; 1.345      ;
; 0.927 ; Sram_CIC_3:inst1|data_reg[7]                        ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.230      ; 1.358      ;
; 0.929 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.217      ; 1.347      ;
; 0.938 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.220      ; 1.359      ;
; 0.947 ; Sram_CIC_3:inst1|add_count[1]                       ; sram:inst3|SRAM_ADDR[1]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.229      ; 1.377      ;
; 0.948 ; Sram_CIC_3:inst1|data_reg[4]                        ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.230      ; 1.379      ;
; 0.949 ; Sram_CIC_3:inst1|data_reg[2]                        ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.230      ; 1.380      ;
; 0.956 ; Sram_CIC_3:inst1|data_reg[6]                        ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.230      ; 1.387      ;
; 0.958 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.225      ; 1.384      ;
; 0.959 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.225      ; 1.385      ;
; 0.961 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.225      ; 1.387      ;
; 0.962 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.225      ; 1.388      ;
; 0.965 ; Sram_CIC_3:inst1|add_count[17]                      ; sram:inst3|SRAM_ADDR[17]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.208      ; 1.374      ;
; 0.965 ; Sram_CIC_3:inst1|add_count[0]                       ; sram:inst3|SRAM_ADDR[0]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.218      ; 1.384      ;
; 0.979 ; Sram_CIC_3:inst1|add_count[8]                       ; sram:inst3|SRAM_ADDR[8]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.217      ; 1.397      ;
; 0.986 ; Sram_CIC_3:inst1|data_reg[3]                        ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 1.419      ;
; 0.987 ; Sram_CIC_3:inst1|data_reg[5]                        ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 1.420      ;
; 0.988 ; Sram_CIC_3:inst1|data_reg[0]                        ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 1.421      ;
; 1.030 ; Sram_CIC_3:inst1|clk_int                            ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; -0.500       ; 2.819      ; 3.763      ;
; 1.031 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.609      ; 1.841      ;
; 1.032 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.235      ; 1.468      ;
; 1.032 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.235      ; 1.468      ;
; 1.032 ; Sram_CIC_3:inst1|add_count[19]                      ; sram:inst3|SRAM_ADDR[19]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.208      ; 1.441      ;
; 1.036 ; CIC_SRAM_controller_UART:inst|count_mem[17]         ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.445      ;
; 1.045 ; Sram_CIC_3:inst1|add_count[11]                      ; sram:inst3|SRAM_ADDR[11]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.205      ; 1.451      ;
; 1.048 ; Sram_CIC_3:inst1|data_reg[1]                        ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.232      ; 1.481      ;
; 1.104 ; CIC_SRAM_controller_UART:inst|count_mem[0]          ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.513      ;
; 1.108 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int                ; Clk_50      ; 0.000        ; 2.818      ; 4.340      ;
; 1.115 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.607      ; 1.923      ;
; 1.115 ; Sram_CIC_3:inst1|add_count[16]                      ; sram:inst3|SRAM_ADDR[16]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.208      ; 1.524      ;
; 1.120 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.214      ; 1.535      ;
; 1.123 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.235      ; 1.559      ;
; 1.139 ; Sram_CIC_3:inst1|add_count[15]                      ; sram:inst3|SRAM_ADDR[15]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.208      ; 1.548      ;
; 1.142 ; CIC_SRAM_controller_UART:inst|count_mem[19]         ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.551      ;
; 1.151 ; Sram_CIC_3:inst1|add_count[14]                      ; sram:inst3|SRAM_ADDR[14]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.205      ; 1.557      ;
; 1.162 ; CIC_SRAM_controller_UART:inst|count_mem[16]         ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.208      ; 1.571      ;
; 1.175 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.224      ; 1.600      ;
; 1.189 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.223      ; 1.613      ;
; 1.191 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.222      ; 1.614      ;
; 1.199 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.214      ; 1.614      ;
; 1.211 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.623      ;
; 1.213 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.625      ;
; 1.214 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.609      ; 2.024      ;
; 1.224 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.223      ; 1.648      ;
; 1.225 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[0]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.668      ;
; 1.227 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[3]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.670      ;
; 1.228 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[5]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.242      ; 1.671      ;
; 1.231 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.234      ; 1.666      ;
; 1.234 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.237      ; 1.672      ;
; 1.236 ; CIC_SRAM_controller_UART:inst|clk_25                ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; -0.500       ; 2.819      ; 3.969      ;
; 1.237 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.237      ; 1.675      ;
; 1.237 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.237      ; 1.675      ;
; 1.237 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.237      ; 1.675      ;
; 1.243 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.626      ; 2.070      ;
; 1.248 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.660      ;
; 1.249 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[11]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.661      ;
; 1.251 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.210      ; 1.662      ;
; 1.251 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.210      ; 1.662      ;
; 1.278 ; CIC_SRAM_controller_UART:inst|count_mem[15]         ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.214      ; 1.693      ;
; 1.291 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.214      ; 1.706      ;
; 1.292 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.214      ; 1.707      ;
; 1.296 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[15]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.577      ; 2.074      ;
; 1.296 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[14]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.577      ; 2.074      ;
; 1.296 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[13]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.577      ; 2.074      ;
; 1.296 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[12]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.577      ; 2.074      ;
; 1.296 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[11]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.577      ; 2.074      ;
; 1.296 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[10]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.577      ; 2.074      ;
; 1.296 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[9]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.577      ; 2.074      ;
; 1.296 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[8]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.577      ; 2.074      ;
; 1.304 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.211      ; 1.716      ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.353 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.597      ;
; 0.355 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.608      ;
; 0.391 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.633      ;
; 0.413 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.655      ;
; 0.432 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.026      ; 0.659      ;
; 0.433 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.026      ; 0.660      ;
; 0.532 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.776      ;
; 0.569 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.813      ;
; 0.581 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.823      ;
; 0.583 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.026      ; 0.810      ;
; 0.584 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.026      ; 0.811      ;
; 0.584 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.026      ; 0.811      ;
; 0.585 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.026      ; 0.812      ;
; 0.586 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.026      ; 0.813      ;
; 0.586 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; 0.026      ; 0.813      ;
; 0.587 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.829      ;
; 0.591 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.833      ;
; 0.595 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.837      ;
; 0.601 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.846      ;
; 0.640 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.882      ;
; 0.640 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.882      ;
; 0.642 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.884      ;
; 0.643 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.885      ;
; 0.664 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.906      ;
; 0.674 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.916      ;
; 0.675 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.917      ;
; 0.681 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.923      ;
; 0.683 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.925      ;
; 0.696 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.938      ;
; 0.724 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.158      ; 1.073      ;
; 0.752 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 0.994      ;
; 0.761 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.003      ;
; 0.764 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.006      ;
; 0.770 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.012      ;
; 0.796 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.074      ; 1.041      ;
; 0.797 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.074      ; 1.042      ;
; 0.815 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.057      ;
; 0.836 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.070      ; 1.077      ;
; 0.849 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.070      ; 1.090      ;
; 0.867 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.109      ;
; 0.869 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.113      ;
; 0.870 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.112      ;
; 0.875 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.117      ;
; 0.876 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.120      ;
; 0.877 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.121      ;
; 0.878 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.120      ;
; 0.881 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.123      ;
; 0.882 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.126      ;
; 0.883 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.125      ;
; 0.885 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.070      ; 1.126      ;
; 0.886 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.128      ;
; 0.899 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 2.739      ; 4.043      ;
; 0.920 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.164      ;
; 0.929 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.173      ;
; 0.938 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.158      ; 1.287      ;
; 0.939 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.183      ;
; 0.950 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.192      ;
; 0.966 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.208      ;
; 0.975 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.219      ;
; 0.977 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.219      ;
; 0.977 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.219      ;
; 0.980 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.222      ;
; 0.982 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.224      ;
; 0.985 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.227      ;
; 0.988 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.230      ;
; 0.991 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.233      ;
; 0.996 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.238      ;
; 0.998 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.242      ;
; 0.999 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.243      ;
; 1.001 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.245      ;
; 1.002 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.246      ;
; 1.009 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.253      ;
; 1.032 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.074      ; 1.277      ;
; 1.034 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.276      ;
; 1.036 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.278      ;
; 1.040 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.282      ;
; 1.047 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 2.740      ; 4.191      ;
; 1.050 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.292      ;
; 1.051 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.293      ;
; 1.056 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.298      ;
; 1.056 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.298      ;
; 1.060 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.302      ;
; 1.072 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.070      ; 1.313      ;
; 1.076 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.318      ;
; 1.087 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.329      ;
; 1.087 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.071      ; 1.329      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.397 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.640      ;
; 0.420 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.663      ;
; 0.422 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.665      ;
; 0.439 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.682      ;
; 0.498 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 0.823      ;
; 0.504 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 0.829      ;
; 0.513 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 0.839      ;
; 0.519 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.762      ;
; 0.549 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.792      ;
; 0.555 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.798      ;
; 0.557 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.800      ;
; 0.561 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.804      ;
; 0.573 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.816      ;
; 0.583 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 0.908      ;
; 0.602 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 0.927      ;
; 0.612 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 0.937      ;
; 0.619 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 0.944      ;
; 0.619 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 0.944      ;
; 0.634 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.877      ;
; 0.651 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.894      ;
; 0.664 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.907      ;
; 0.666 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.909      ;
; 0.693 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.936      ;
; 0.706 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.136      ; 1.033      ;
; 0.714 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.957      ;
; 0.733 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.976      ;
; 0.752 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.077      ;
; 0.760 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.003      ;
; 0.765 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.090      ;
; 0.769 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.094      ;
; 0.796 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 1.122      ;
; 0.800 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.125      ;
; 0.810 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.136      ; 1.137      ;
; 0.816 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.136      ; 1.143      ;
; 0.827 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.152      ;
; 0.845 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 1.171      ;
; 0.858 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.183      ;
; 0.895 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.137      ;
; 0.920 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.163      ;
; 0.942 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.136      ; 1.269      ;
; 0.963 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.207      ;
; 0.967 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.211      ;
; 0.970 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 1.296      ;
; 0.975 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.073      ; 1.219      ;
; 0.991 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.136      ; 1.318      ;
; 1.010 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.253      ;
; 1.055 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.298      ;
; 1.098 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 1.424      ;
; 1.143 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 1.469      ;
; 1.154 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.479      ;
; 1.168 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.493      ;
; 1.194 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.437      ;
; 1.195 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 1.521      ;
; 1.198 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 1.524      ;
; 1.235 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.136      ; 1.562      ;
; 1.263 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.506      ;
; 1.265 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.508      ;
; 1.324 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.566      ;
; 1.326 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.650      ;
; 1.329 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.653      ;
; 1.360 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.136      ; 1.687      ;
; 1.406 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.132      ; 1.729      ;
; 1.431 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.756      ;
; 1.437 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.762      ;
; 1.441 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.766      ;
; 1.441 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.766      ;
; 1.441 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.766      ;
; 1.441 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.765      ;
; 1.445 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.770      ;
; 1.451 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.776      ;
; 1.451 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.132      ; 1.774      ;
; 1.458 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.783      ;
; 1.472 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.136      ; 1.799      ;
; 1.486 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.136      ; 1.813      ;
; 1.502 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.132      ; 1.825      ;
; 1.555 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.797      ;
; 1.581 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.132      ; 1.904      ;
; 1.599 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.923      ;
; 1.606 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.133      ; 1.930      ;
; 1.641 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.132      ; 1.964      ;
; 1.644 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.132      ; 1.967      ;
; 1.675 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.918      ;
; 1.675 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.918      ;
; 1.675 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.918      ;
; 1.709 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 2.034      ;
; 1.748 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.132      ; 2.071      ;
; 1.756 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.132      ; 2.079      ;
; 1.840 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 2.083      ;
; 1.857 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.136      ; 2.184      ;
; 1.857 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.136      ; 2.184      ;
; 1.857 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.136      ; 2.184      ;
; 1.857 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.136      ; 2.184      ;
; 1.857 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.136      ; 2.184      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.608      ;
; 0.387 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.630      ;
; 0.397 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.640      ;
; 0.416 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.659      ;
; 0.430 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.673      ;
; 0.574 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.817      ;
; 0.593 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 0.837      ;
; 0.612 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.855      ;
; 0.618 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.861      ;
; 0.646 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.889      ;
; 0.647 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.890      ;
; 0.648 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.891      ;
; 0.741 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.984      ;
; 0.745 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.988      ;
; 0.749 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 0.994      ;
; 0.752 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.063      ;
; 0.758 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.999      ;
; 0.764 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.075      ;
; 0.768 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.011      ;
; 0.794 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.039      ;
; 0.874 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.117      ;
; 0.877 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.188      ;
; 0.882 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.193      ;
; 0.913 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.157      ;
; 0.916 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.160      ;
; 0.916 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.158      ;
; 0.917 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.161      ;
; 0.917 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.161      ;
; 0.957 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.198      ;
; 1.001 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.314      ;
; 1.005 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 1.248      ;
; 1.019 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.263      ;
; 1.019 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.330      ;
; 1.023 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.334      ;
; 1.035 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.279      ;
; 1.035 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.279      ;
; 1.035 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.279      ;
; 1.043 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.285      ;
; 1.092 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.403      ;
; 1.172 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.414      ;
; 1.181 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.494      ;
; 1.220 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.531      ;
; 1.278 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.520      ;
; 1.317 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.630      ;
; 1.321 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.634      ;
; 1.343 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.656      ;
; 1.345 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.658      ;
; 1.349 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.662      ;
; 1.351 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.664      ;
; 1.369 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.682      ;
; 1.370 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.683      ;
; 1.373 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.686      ;
; 1.375 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.617      ;
; 1.408 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.650      ;
; 1.413 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.657      ;
; 1.424 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.666      ;
; 1.444 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.755      ;
; 1.444 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.755      ;
; 1.444 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.755      ;
; 1.462 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.704      ;
; 1.485 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.727      ;
; 1.496 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.738      ;
; 1.515 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.828      ;
; 1.516 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.829      ;
; 1.518 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.831      ;
; 1.519 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.832      ;
; 1.521 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.765      ;
; 1.521 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.834      ;
; 1.522 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.766      ;
; 1.540 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.784      ;
; 1.540 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.784      ;
; 1.541 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.785      ;
; 1.542 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.855      ;
; 1.556 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.869      ;
; 1.557 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.870      ;
; 1.560 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.873      ;
; 1.564 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.808      ;
; 1.568 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.810      ;
; 1.581 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.121      ; 1.893      ;
; 1.581 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.121      ; 1.893      ;
; 1.593 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.835      ;
; 1.613 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.924      ;
; 1.613 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.924      ;
; 1.613 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.924      ;
; 1.654 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.898      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.355 ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.597      ;
; 0.401 ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.643      ;
; 0.575 ; buffer_intermed:inst7|pix_cnt_o[4]    ; Sram_CIC_3:inst1|pix_previo[4]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.009     ; 0.767      ;
; 0.585 ; buffer_intermed:inst7|pix_cnt_o[19]   ; Sram_CIC_3:inst1|pix_previo[19]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.009     ; 0.777      ;
; 0.589 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.830      ;
; 0.591 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.832      ;
; 0.601 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.845      ;
; 0.605 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.846      ;
; 0.607 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.848      ;
; 0.622 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 0.863      ;
; 0.623 ; buffer_intermed:inst7|pix_cnt_o[10]   ; Sram_CIC_3:inst1|pix_previo[10]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.009     ; 0.815      ;
; 0.626 ; buffer_intermed:inst7|pix_cnt_o[18]   ; Sram_CIC_3:inst1|pix_previo[18]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.009     ; 0.818      ;
; 0.655 ; buffer_intermed:inst7|pix_cnt_o[12]   ; Sram_CIC_3:inst1|pix_previo[12]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.011     ; 0.845      ;
; 0.686 ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 0.928      ;
; 0.762 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.003      ;
; 0.788 ; buffer_intermed:inst7|pix_cnt_o[11]   ; Sram_CIC_3:inst1|pix_previo[11]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.009     ; 0.980      ;
; 0.791 ; buffer_intermed:inst7|pix_cnt_o[20]   ; Sram_CIC_3:inst1|pix_previo[20]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.009     ; 0.983      ;
; 0.792 ; buffer_intermed:inst7|pix_cnt_o[16]   ; Sram_CIC_3:inst1|pix_previo[16]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.015     ; 0.978      ;
; 0.803 ; buffer_intermed:inst7|pix_cnt_o[8]    ; Sram_CIC_3:inst1|pix_previo[8]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.009     ; 0.995      ;
; 0.813 ; buffer_intermed:inst7|pix_cnt_o[1]    ; Sram_CIC_3:inst1|pix_previo[1]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.011     ; 1.003      ;
; 0.877 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.118      ;
; 0.878 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.119      ;
; 0.887 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.129      ;
; 0.888 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.129      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.131      ;
; 0.889 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.133      ;
; 0.891 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.132      ;
; 0.891 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.132      ;
; 0.892 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.133      ;
; 0.893 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.135      ;
; 0.895 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.136      ;
; 0.895 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.137      ;
; 0.895 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.136      ;
; 0.900 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.142      ;
; 0.901 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.143      ;
; 0.904 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.146      ;
; 0.906 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.147      ;
; 0.906 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.148      ;
; 0.906 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.147      ;
; 0.928 ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.170      ;
; 0.950 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.068      ; 1.189      ;
; 0.957 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.198      ;
; 0.971 ; buffer_intermed:inst7|pix_cnt_o[2]    ; Sram_CIC_3:inst1|pix_previo[2]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.013     ; 1.159      ;
; 0.977 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.231      ;
; 0.977 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.218      ;
; 0.978 ; buffer_intermed:inst7|pix_cnt_o[9]    ; Sram_CIC_3:inst1|pix_previo[9]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.009     ; 1.170      ;
; 0.978 ; buffer_intermed:inst7|pix_cnt_o[7]    ; Sram_CIC_3:inst1|pix_previo[7]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.007     ; 1.172      ;
; 0.986 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.228      ;
; 0.987 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.228      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.229      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.242      ;
; 0.988 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.230      ;
; 0.989 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.231      ;
; 0.990 ; buffer_intermed:inst7|pix_cnt_o[5]    ; Sram_CIC_3:inst1|pix_previo[5]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.009     ; 1.182      ;
; 0.990 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.232      ;
; 0.990 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.231      ;
; 0.991 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.076      ; 1.238      ;
; 0.991 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.232      ;
; 0.995 ; buffer_intermed:inst7|pix_cnt_o[13]   ; Sram_CIC_3:inst1|pix_previo[13]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.013     ; 1.183      ;
; 0.997 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.239      ;
; 0.998 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.239      ;
; 0.999 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.241      ;
; 0.999 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.241      ;
; 1.000 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.242      ;
; 1.000 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.242      ;
; 1.001 ; buffer_intermed:inst7|pix_cnt_o[0]    ; Sram_CIC_3:inst1|pix_previo[0]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.011     ; 1.191      ;
; 1.001 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.243      ;
; 1.001 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.242      ;
; 1.002 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.243      ;
; 1.003 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.245      ;
; 1.005 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.061      ; 1.237      ;
; 1.005 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.246      ;
; 1.005 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.246      ;
; 1.008 ; buffer_intermed:inst7|pix_cnt_o[15]   ; Sram_CIC_3:inst1|pix_previo[15]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.013     ; 1.196      ;
; 1.010 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.252      ;
; 1.011 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.253      ;
; 1.014 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.256      ;
; 1.016 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.257      ;
; 1.016 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.257      ;
; 1.022 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.276      ;
; 1.031 ; buffer_intermed:inst7|pix_cnt_o[17]   ; Sram_CIC_3:inst1|pix_previo[17]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.015     ; 1.217      ;
; 1.048 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.302      ;
; 1.084 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.083      ; 1.338      ;
; 1.087 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.070      ; 1.328      ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Pix_clk'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.392 ; Capture_Input_Controller:inst4|contador[1]       ; Capture_Input_Controller:inst4|d_buff[1]         ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.240      ; 0.803      ;
; 0.393 ; Capture_Input_Controller:inst4|contador[3]       ; Capture_Input_Controller:inst4|d_buff[3]         ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.240      ; 0.804      ;
; 0.412 ; Capture_Input_Controller:inst4|contador[4]       ; Capture_Input_Controller:inst4|d_buff[4]         ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.240      ; 0.823      ;
; 0.413 ; Capture_Input_Controller:inst4|contador[2]       ; Capture_Input_Controller:inst4|d_buff[2]         ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.240      ; 0.824      ;
; 0.413 ; Capture_Input_Controller:inst4|contador[6]       ; Capture_Input_Controller:inst4|d_buff[6]         ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.240      ; 0.824      ;
; 0.433 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.643      ;
; 0.546 ; Capture_Input_Controller:inst4|contador[5]       ; Capture_Input_Controller:inst4|d_buff[5]         ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.240      ; 0.957      ;
; 0.549 ; Capture_Input_Controller:inst4|contador[0]       ; Capture_Input_Controller:inst4|d_buff[0]         ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.240      ; 0.960      ;
; 0.574 ; Capture_Input_Controller:inst4|contador[7]       ; Capture_Input_Controller:inst4|contador[7]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.784      ;
; 0.618 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.828      ;
; 0.621 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.831      ;
; 0.629 ; Capture_Input_Controller:inst4|contador[7]       ; Capture_Input_Controller:inst4|d_buff[7]         ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.240      ; 1.040      ;
; 0.631 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.841      ;
; 0.632 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; Capture_Input_Controller:inst4|contador[5]       ; Capture_Input_Controller:inst4|contador[5]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.842      ;
; 0.633 ; Capture_Input_Controller:inst4|contador[3]       ; Capture_Input_Controller:inst4|contador[3]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.843      ;
; 0.635 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.845      ;
; 0.636 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; Capture_Input_Controller:inst4|contador[1]       ; Capture_Input_Controller:inst4|contador[1]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.846      ;
; 0.637 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; Capture_Input_Controller:inst4|contador[6]       ; Capture_Input_Controller:inst4|contador[6]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.847      ;
; 0.638 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; Capture_Input_Controller:inst4|contador[2]       ; Capture_Input_Controller:inst4|contador[2]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; Capture_Input_Controller:inst4|contador[4]       ; Capture_Input_Controller:inst4|contador[4]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.848      ;
; 0.639 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.849      ;
; 0.653 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.863      ;
; 0.659 ; Capture_Input_Controller:inst4|contador[0]       ; Capture_Input_Controller:inst4|contador[0]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 0.869      ;
; 0.761 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.107      ; 1.039      ;
; 0.768 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.127      ;
; 0.787 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.146      ;
; 0.792 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.002      ;
; 0.792 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.002      ;
; 0.800 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.039      ; 1.010      ;
; 0.867 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.226      ;
; 0.878 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.237      ;
; 0.879 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.238      ;
; 0.886 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.245      ;
; 0.897 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.256      ;
; 0.897 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.256      ;
; 0.898 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.114      ;
; 0.903 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.119      ;
; 0.908 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.128      ;
; 0.908 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.128      ;
; 0.911 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.131      ;
; 0.911 ; Capture_Input_Controller:inst4|contador[5]       ; Capture_Input_Controller:inst4|contador[6]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.128      ;
; 0.912 ; Capture_Input_Controller:inst4|contador[3]       ; Capture_Input_Controller:inst4|contador[4]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.129      ;
; 0.913 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.133      ;
; 0.913 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.133      ;
; 0.914 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.130      ;
; 0.915 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.135      ;
; 0.915 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.135      ;
; 0.916 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.136      ;
; 0.916 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.136      ;
; 0.916 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.132      ;
; 0.916 ; Capture_Input_Controller:inst4|contador[1]       ; Capture_Input_Controller:inst4|contador[2]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.133      ;
; 0.918 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.134      ;
; 0.918 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.134      ;
; 0.918 ; Capture_Input_Controller:inst4|contador[6]       ; Capture_Input_Controller:inst4|contador[7]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.135      ;
; 0.919 ; Capture_Input_Controller:inst4|contador[0]       ; Capture_Input_Controller:inst4|contador[1]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.136      ;
; 0.919 ; Capture_Input_Controller:inst4|contador[2]       ; Capture_Input_Controller:inst4|contador[3]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.136      ;
; 0.919 ; Capture_Input_Controller:inst4|contador[4]       ; Capture_Input_Controller:inst4|contador[5]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.136      ;
; 0.921 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.137      ;
; 0.922 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.142      ;
; 0.926 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.146      ;
; 0.927 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.147      ;
; 0.927 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.147      ;
; 0.929 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.145      ;
; 0.930 ; Capture_Input_Controller:inst4|contador[0]       ; Capture_Input_Controller:inst4|contador[2]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.147      ;
; 0.930 ; Capture_Input_Controller:inst4|contador[2]       ; Capture_Input_Controller:inst4|contador[4]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.147      ;
; 0.930 ; Capture_Input_Controller:inst4|contador[4]       ; Capture_Input_Controller:inst4|contador[6]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.147      ;
; 0.977 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.336      ;
; 0.978 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.337      ;
; 0.988 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.347      ;
; 0.989 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.348      ;
; 0.989 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.348      ;
; 0.996 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.355      ;
; 0.996 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.355      ;
; 0.997 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.213      ;
; 1.007 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.227      ;
; 1.007 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.366      ;
; 1.007 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.227      ;
; 1.007 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.366      ;
; 1.008 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.188      ; 1.367      ;
; 1.008 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.224      ;
; 1.010 ; Capture_Input_Controller:inst4|contador[5]       ; Capture_Input_Controller:inst4|contador[7]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.227      ;
; 1.011 ; Capture_Input_Controller:inst4|contador[3]       ; Capture_Input_Controller:inst4|contador[5]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.228      ;
; 1.012 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.232      ;
; 1.012 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.232      ;
; 1.013 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.229      ;
; 1.015 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.231      ;
; 1.015 ; Capture_Input_Controller:inst4|contador[1]       ; Capture_Input_Controller:inst4|contador[3]       ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.046      ; 1.232      ;
; 1.017 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 1.233      ;
; 1.018 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.238      ;
; 1.021 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.049      ; 1.241      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; -1.730 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.127     ; 2.602      ;
; -1.602 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.113     ; 2.488      ;
; -1.602 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.113     ; 2.488      ;
; -1.602 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.113     ; 2.488      ;
; -1.602 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.113     ; 2.488      ;
; -1.425 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.295      ;
; -1.425 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.295      ;
; -1.425 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.295      ;
; -1.425 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.295      ;
; -1.425 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.295      ;
; -1.425 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.295      ;
; -1.425 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.295      ;
; -1.425 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.295      ;
; -1.425 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.129     ; 2.295      ;
; -1.411 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.117     ; 2.293      ;
; -1.411 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.117     ; 2.293      ;
; -1.411 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.117     ; 2.293      ;
; -1.411 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.117     ; 2.293      ;
; -1.411 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.117     ; 2.293      ;
; -1.411 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.117     ; 2.293      ;
; -1.411 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.117     ; 2.293      ;
; -1.411 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.117     ; 2.293      ;
; -1.411 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.117     ; 2.293      ;
; -1.411 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.117     ; 2.293      ;
; -1.368 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.131     ; 2.236      ;
; -1.368 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.131     ; 2.236      ;
; -1.368 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.131     ; 2.236      ;
; -1.368 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.131     ; 2.236      ;
; -1.361 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.118     ; 2.242      ;
; -0.994 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.113     ; 1.880      ;
; -0.994 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.113     ; 1.880      ;
; -0.994 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.113     ; 1.880      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.885 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.751      ;
; -0.885 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.751      ;
; -0.885 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.751      ;
; -0.885 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.751      ;
; -0.885 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.751      ;
; -0.885 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.751      ;
; -0.885 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.751      ;
; -0.885 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.751      ;
; -0.885 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.751      ;
; -0.885 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.133     ; 1.751      ;
; -0.879 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.743      ;
; -0.879 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.743      ;
; -0.879 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.743      ;
; -0.879 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.743      ;
; -0.879 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.743      ;
; -0.879 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.743      ;
; -0.879 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.743      ;
; -0.879 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.135     ; 1.743      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Pix_clk'                                                                                                                                                                      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.849 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.264      ; 2.602      ;
; -0.849 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.264      ; 2.602      ;
; -0.849 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.264      ; 2.602      ;
; -0.849 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.264      ; 2.602      ;
; -0.849 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.264      ; 2.602      ;
; -0.849 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.264      ; 2.602      ;
; -0.849 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.264      ; 2.602      ;
; -0.849 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.264      ; 2.602      ;
; -0.849 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.264      ; 2.602      ;
; -0.849 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.264      ; 2.602      ;
; -0.791 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[7]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 2.560      ;
; -0.791 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[0]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 2.560      ;
; -0.791 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[1]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 2.560      ;
; -0.791 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[2]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 2.560      ;
; -0.791 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[3]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 2.560      ;
; -0.791 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[4]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 2.560      ;
; -0.791 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[5]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 2.560      ;
; -0.791 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[6]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.280      ; 2.560      ;
; -0.772 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.299      ; 2.560      ;
; -0.765 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 2.563      ;
; -0.765 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 2.563      ;
; -0.765 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 2.563      ;
; -0.765 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 2.563      ;
; -0.765 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 2.563      ;
; -0.765 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 2.563      ;
; -0.765 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 2.563      ;
; -0.765 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 2.563      ;
; -0.765 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 2.563      ;
; -0.765 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.309      ; 2.563      ;
+--------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.600 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.479      ;
; -0.600 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.479      ;
; -0.600 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.120     ; 1.479      ;
; -0.598 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.476      ;
; -0.598 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.476      ;
; -0.598 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.476      ;
; -0.598 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.476      ;
; -0.598 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.476      ;
; -0.598 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.476      ;
; -0.598 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.476      ;
; -0.598 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.476      ;
; -0.598 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.476      ;
; -0.598 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.476      ;
; -0.598 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.476      ;
; -0.598 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.121     ; 1.476      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk_50'                                                                                                                                            ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -0.503 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 1.497      ;
; -0.503 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 1.497      ;
; -0.503 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.005      ; 1.497      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
; -0.498 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.494      ;
+--------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk_50'                                                                                                                                            ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.964 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.229      ; 1.394      ;
; 0.967 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.227      ; 1.395      ;
; 0.967 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.227      ; 1.395      ;
; 0.967 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.227      ; 1.395      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.374      ;
; 1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.374      ;
; 1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.374      ;
; 1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.374      ;
; 1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.374      ;
; 1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.374      ;
; 1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.374      ;
; 1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.374      ;
; 1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.374      ;
; 1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.374      ;
; 1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.374      ;
; 1.049 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.134      ; 1.374      ;
; 1.055 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 1.381      ;
; 1.055 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 1.381      ;
; 1.055 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.135      ; 1.381      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Pix_clk'                                                                                                                                                                      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.590      ; 2.435      ;
; 1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.590      ; 2.435      ;
; 1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.590      ; 2.435      ;
; 1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.590      ; 2.435      ;
; 1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.590      ; 2.435      ;
; 1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.590      ; 2.435      ;
; 1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.590      ; 2.435      ;
; 1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.590      ; 2.435      ;
; 1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.590      ; 2.435      ;
; 1.144 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.590      ; 2.435      ;
; 1.155 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.580      ; 2.436      ;
; 1.174 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[7]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.561      ; 2.436      ;
; 1.174 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[0]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.561      ; 2.436      ;
; 1.174 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[1]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.561      ; 2.436      ;
; 1.174 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[2]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.561      ; 2.436      ;
; 1.174 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[3]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.561      ; 2.436      ;
; 1.174 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[4]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.561      ; 2.436      ;
; 1.174 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[5]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.561      ; 2.436      ;
; 1.174 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[6]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.561      ; 2.436      ;
; 1.232 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.544      ; 2.477      ;
; 1.232 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.544      ; 2.477      ;
; 1.232 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.544      ; 2.477      ;
; 1.232 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.544      ; 2.477      ;
; 1.232 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.544      ; 2.477      ;
; 1.232 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.544      ; 2.477      ;
; 1.232 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.544      ; 2.477      ;
; 1.232 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.544      ; 2.477      ;
; 1.232 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.544      ; 2.477      ;
; 1.232 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.544      ; 2.477      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.344 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.657      ;
; 1.344 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.657      ;
; 1.344 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.657      ;
; 1.344 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.657      ;
; 1.344 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.657      ;
; 1.344 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.657      ;
; 1.344 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.657      ;
; 1.344 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.657      ;
; 1.344 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.657      ;
; 1.344 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.122      ; 1.657      ;
; 1.346 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.657      ;
; 1.346 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.657      ;
; 1.346 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.657      ;
; 1.346 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.657      ;
; 1.346 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.657      ;
; 1.346 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.657      ;
; 1.346 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.657      ;
; 1.346 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.120      ; 1.657      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; 1.428 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.134      ; 1.753      ;
; 1.428 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.134      ; 1.753      ;
; 1.428 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.134      ; 1.753      ;
; 1.818 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.128      ; 2.137      ;
; 1.825 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.115      ; 2.131      ;
; 1.825 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.115      ; 2.131      ;
; 1.825 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.115      ; 2.131      ;
; 1.825 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.115      ; 2.131      ;
; 1.876 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.197      ;
; 1.876 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.197      ;
; 1.876 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.197      ;
; 1.876 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.197      ;
; 1.876 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.197      ;
; 1.876 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.197      ;
; 1.876 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.197      ;
; 1.876 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.197      ;
; 1.876 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.197      ;
; 1.876 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.130      ; 2.197      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.117      ; 2.187      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.117      ; 2.187      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.117      ; 2.187      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.117      ; 2.187      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.117      ; 2.187      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.117      ; 2.187      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.117      ; 2.187      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.117      ; 2.187      ;
; 1.879 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.117      ; 2.187      ;
; 2.022 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.134      ; 2.347      ;
; 2.022 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.134      ; 2.347      ;
; 2.022 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.134      ; 2.347      ;
; 2.022 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.134      ; 2.347      ;
; 2.167 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.119      ; 2.477      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -1.548 ; -71.156       ;
; Clk_50                                                         ; -1.544 ; -55.100       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.480 ; -34.959       ;
; divisor:inst2|clk_int                                          ; -1.074 ; -12.158       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.611 ; -4.367        ;
; Pix_clk                                                        ; -0.501 ; -4.359        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.495 ; -3.373        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Clk_50                                                         ; 0.155 ; 0.000         ;
; Pix_clk                                                        ; 0.157 ; 0.000         ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; 0.174 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.181 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.181 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.181 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.182 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_3:inst1|clk_int                                       ; -0.542 ; -11.103       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.044 ; -0.768        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.099  ; 0.000         ;
; Pix_clk                                                        ; 0.164  ; 0.000         ;
; Clk_50                                                         ; 0.172  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Pix_clk                                                        ; 0.285 ; 0.000         ;
; Clk_50                                                         ; 0.437 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.521 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.679 ; 0.000         ;
; Sram_CIC_3:inst1|clk_int                                       ; 0.727 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -109.459      ;
; Pix_clk                                                        ; -3.000 ; -58.205       ;
; Sram_CIC_3:inst1|clk_int                                       ; -1.000 ; -53.000       ;
; divisor:inst2|clk_int                                          ; -1.000 ; -40.000       ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; -1.000 ; -33.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.000 ; -24.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.000 ; -20.000       ;
+----------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sram_CIC_3:inst1|clk_int'                                                                                                            ;
+--------+-------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                         ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+
; -1.548 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.168     ; 2.357      ;
; -1.548 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.168     ; 2.357      ;
; -1.548 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.168     ; 2.357      ;
; -1.548 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.168     ; 2.357      ;
; -1.503 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[0]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.157     ; 2.323      ;
; -1.503 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[1]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.157     ; 2.323      ;
; -1.503 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[3]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.157     ; 2.323      ;
; -1.503 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|data_reg[5]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.157     ; 2.323      ;
; -1.501 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[19] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.153     ; 2.325      ;
; -1.501 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[18] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.153     ; 2.325      ;
; -1.501 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[20] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.153     ; 2.325      ;
; -1.501 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[10] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.153     ; 2.325      ;
; -1.501 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[11] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.153     ; 2.325      ;
; -1.501 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[8]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.153     ; 2.325      ;
; -1.501 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[9]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.153     ; 2.325      ;
; -1.481 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.284      ;
; -1.481 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.284      ;
; -1.481 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.284      ;
; -1.481 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.284      ;
; -1.478 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.281      ;
; -1.478 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.281      ;
; -1.478 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.281      ;
; -1.478 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.281      ;
; -1.464 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.267      ;
; -1.464 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.267      ;
; -1.464 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.267      ;
; -1.464 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.267      ;
; -1.462 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.265      ;
; -1.462 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.265      ;
; -1.462 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.265      ;
; -1.462 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.174     ; 2.265      ;
; -1.436 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[0]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.250      ;
; -1.436 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[1]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.250      ;
; -1.436 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[3]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.250      ;
; -1.436 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|data_reg[5]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.250      ;
; -1.434 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[19] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.252      ;
; -1.434 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[18] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.252      ;
; -1.434 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[20] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.252      ;
; -1.434 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[10] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.252      ;
; -1.434 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[11] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.252      ;
; -1.434 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[8]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.252      ;
; -1.434 ; buffer_intermed:inst7|pix_cnt_o[8]  ; Sram_CIC_3:inst1|pix_previo[9]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.252      ;
; -1.433 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[0]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.247      ;
; -1.433 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[1]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.247      ;
; -1.433 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[3]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.247      ;
; -1.433 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|data_reg[5]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.247      ;
; -1.431 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[19] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.249      ;
; -1.431 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[18] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.249      ;
; -1.431 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[20] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.249      ;
; -1.431 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[10] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.249      ;
; -1.431 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[11] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.249      ;
; -1.431 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[8]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.249      ;
; -1.431 ; buffer_intermed:inst7|pix_cnt_o[9]  ; Sram_CIC_3:inst1|pix_previo[9]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.249      ;
; -1.419 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[0]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.233      ;
; -1.419 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[1]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.233      ;
; -1.419 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[3]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.233      ;
; -1.419 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|data_reg[5]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.233      ;
; -1.417 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|pix_previo[19] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.235      ;
; -1.417 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|pix_previo[18] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.235      ;
; -1.417 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|pix_previo[20] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.235      ;
; -1.417 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|pix_previo[10] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.235      ;
; -1.417 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|pix_previo[11] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.235      ;
; -1.417 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|pix_previo[8]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.235      ;
; -1.417 ; buffer_intermed:inst7|pix_cnt_o[10] ; Sram_CIC_3:inst1|pix_previo[9]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.235      ;
; -1.417 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[0]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.231      ;
; -1.417 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[1]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.231      ;
; -1.417 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[3]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.231      ;
; -1.417 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|data_reg[5]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.163     ; 2.231      ;
; -1.416 ; buffer_intermed:inst7|pix_cnt_o[17] ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.170     ; 2.223      ;
; -1.416 ; buffer_intermed:inst7|pix_cnt_o[17] ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.170     ; 2.223      ;
; -1.416 ; buffer_intermed:inst7|pix_cnt_o[17] ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.170     ; 2.223      ;
; -1.416 ; buffer_intermed:inst7|pix_cnt_o[17] ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.170     ; 2.223      ;
; -1.415 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[19] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.233      ;
; -1.415 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[18] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.233      ;
; -1.415 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[20] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.233      ;
; -1.415 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[10] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.233      ;
; -1.415 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[11] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.233      ;
; -1.415 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[8]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.233      ;
; -1.415 ; buffer_intermed:inst7|pix_cnt_o[11] ; Sram_CIC_3:inst1|pix_previo[9]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.159     ; 2.233      ;
; -1.406 ; buffer_intermed:inst7|pix_cnt_o[1]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.168     ; 2.215      ;
; -1.406 ; buffer_intermed:inst7|pix_cnt_o[1]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.168     ; 2.215      ;
; -1.406 ; buffer_intermed:inst7|pix_cnt_o[1]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.168     ; 2.215      ;
; -1.406 ; buffer_intermed:inst7|pix_cnt_o[1]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.168     ; 2.215      ;
; -1.405 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[17] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.162     ; 2.220      ;
; -1.405 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[16] ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.162     ; 2.220      ;
; -1.405 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[2]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.162     ; 2.220      ;
; -1.405 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[3]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.162     ; 2.220      ;
; -1.405 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[4]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.162     ; 2.220      ;
; -1.405 ; buffer_intermed:inst7|pix_cnt_o[2]  ; Sram_CIC_3:inst1|pix_previo[5]  ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.162     ; 2.220      ;
; -1.387 ; buffer_intermed:inst7|pix_cnt_o[5]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.164     ; 2.200      ;
; -1.387 ; buffer_intermed:inst7|pix_cnt_o[5]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.164     ; 2.200      ;
; -1.387 ; buffer_intermed:inst7|pix_cnt_o[5]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.164     ; 2.200      ;
; -1.387 ; buffer_intermed:inst7|pix_cnt_o[5]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.164     ; 2.200      ;
; -1.384 ; buffer_intermed:inst7|pix_cnt_o[4]  ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.164     ; 2.197      ;
; -1.384 ; buffer_intermed:inst7|pix_cnt_o[4]  ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.164     ; 2.197      ;
; -1.384 ; buffer_intermed:inst7|pix_cnt_o[4]  ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.164     ; 2.197      ;
; -1.384 ; buffer_intermed:inst7|pix_cnt_o[4]  ; Sram_CIC_3:inst1|data_reg[7]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.164     ; 2.197      ;
; -1.382 ; buffer_intermed:inst7|pix_cnt_o[13] ; Sram_CIC_3:inst1|data_reg[2]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.170     ; 2.189      ;
; -1.382 ; buffer_intermed:inst7|pix_cnt_o[13] ; Sram_CIC_3:inst1|data_reg[4]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.170     ; 2.189      ;
; -1.382 ; buffer_intermed:inst7|pix_cnt_o[13] ; Sram_CIC_3:inst1|data_reg[6]    ; Clk_50       ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.170     ; 2.189      ;
+--------+-------------------------------------+---------------------------------+--------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_50'                                                                                                                                                             ;
+--------+-----------------------------------------------------+-------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                             ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; -1.544 ; Capture_Input_Controller:inst4|pix_count_int[9]     ; buffer_intermed:inst7|pix_cnt_o[9]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.203     ; 0.818      ;
; -1.521 ; Capture_Input_Controller:inst4|pix_count_int[0]     ; buffer_intermed:inst7|pix_cnt_o[0]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.234     ; 0.764      ;
; -1.520 ; Capture_Input_Controller:inst4|pix_count_int[8]     ; buffer_intermed:inst7|pix_cnt_o[8]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.203     ; 0.794      ;
; -1.514 ; Capture_Input_Controller:inst4|pix_count_int[5]     ; buffer_intermed:inst7|pix_cnt_o[5]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.213     ; 0.778      ;
; -1.508 ; Capture_Input_Controller:inst4|pix_count_int[3]     ; buffer_intermed:inst7|pix_cnt_o[3]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.213     ; 0.772      ;
; -1.493 ; Capture_Input_Controller:inst4|pix_count_int[7]     ; buffer_intermed:inst7|pix_cnt_o[7]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.213     ; 0.757      ;
; -1.492 ; Capture_Input_Controller:inst4|pix_count_int[4]     ; buffer_intermed:inst7|pix_cnt_o[4]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.213     ; 0.756      ;
; -1.479 ; Capture_Input_Controller:inst4|pix_count_int[6]     ; buffer_intermed:inst7|pix_cnt_o[6]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.213     ; 0.743      ;
; -1.453 ; Capture_Input_Controller:inst4|pix_count_int[2]     ; buffer_intermed:inst7|pix_cnt_o[2]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.209     ; 0.721      ;
; -1.441 ; Capture_Input_Controller:inst4|pix_count_int[1]     ; buffer_intermed:inst7|pix_cnt_o[1]  ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.209     ; 0.709      ;
; -1.429 ; Capture_Input_Controller:inst4|pix_count_int[11]    ; buffer_intermed:inst7|pix_cnt_o[11] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.238     ; 0.668      ;
; -1.382 ; Capture_Input_Controller:inst4|pix_count_int[20]    ; buffer_intermed:inst7|pix_cnt_o[20] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.238     ; 0.621      ;
; -1.382 ; Capture_Input_Controller:inst4|pix_count_int[19]    ; buffer_intermed:inst7|pix_cnt_o[19] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.238     ; 0.621      ;
; -1.352 ; Capture_Input_Controller:inst4|pix_count_int[18]    ; buffer_intermed:inst7|pix_cnt_o[18] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.238     ; 0.591      ;
; -1.346 ; Capture_Input_Controller:inst4|pix_count_int[10]    ; buffer_intermed:inst7|pix_cnt_o[10] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.203     ; 0.620      ;
; -1.235 ; Capture_Input_Controller:inst4|pix_count_int[12]    ; buffer_intermed:inst7|pix_cnt_o[12] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.244     ; 0.468      ;
; -1.226 ; Capture_Input_Controller:inst4|pix_count_int[13]    ; buffer_intermed:inst7|pix_cnt_o[13] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.242     ; 0.461      ;
; -1.225 ; Capture_Input_Controller:inst4|d_buff[1]            ; buffer_intermed:inst7|data_o[1]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.075     ; 0.627      ;
; -1.225 ; Capture_Input_Controller:inst4|pix_count_int[15]    ; buffer_intermed:inst7|pix_cnt_o[15] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.242     ; 0.460      ;
; -1.151 ; Capture_Input_Controller:inst4|pix_count_int[16]    ; buffer_intermed:inst7|pix_cnt_o[16] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.242     ; 0.386      ;
; -1.148 ; Capture_Input_Controller:inst4|pix_count_int[14]    ; buffer_intermed:inst7|pix_cnt_o[14] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.242     ; 0.383      ;
; -1.146 ; Capture_Input_Controller:inst4|pix_count_int[17]    ; buffer_intermed:inst7|pix_cnt_o[17] ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.242     ; 0.381      ;
; -1.012 ; Capture_Input_Controller:inst4|d_buff[0]            ; buffer_intermed:inst7|data_o[0]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.101     ; 0.388      ;
; -1.011 ; Capture_Input_Controller:inst4|d_buff[3]            ; buffer_intermed:inst7|data_o[3]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.101     ; 0.387      ;
; -1.011 ; Capture_Input_Controller:inst4|d_buff[6]            ; buffer_intermed:inst7|data_o[6]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.101     ; 0.387      ;
; -1.010 ; Capture_Input_Controller:inst4|d_buff[4]            ; buffer_intermed:inst7|data_o[4]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.101     ; 0.386      ;
; -1.009 ; Capture_Input_Controller:inst4|d_buff[2]            ; buffer_intermed:inst7|data_o[2]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.101     ; 0.385      ;
; -1.009 ; Capture_Input_Controller:inst4|d_buff[5]            ; buffer_intermed:inst7|data_o[5]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.101     ; 0.385      ;
; -1.009 ; Capture_Input_Controller:inst4|d_buff[7]            ; buffer_intermed:inst7|data_o[7]     ; Pix_clk                              ; Clk_50      ; 0.500        ; -1.101     ; 0.385      ;
; -0.558 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.015      ; 1.550      ;
; -0.552 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int               ; divisor:inst2|clk_int                ; Clk_50      ; 0.500        ; 1.601      ; 2.735      ;
; -0.523 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.504      ;
; -0.494 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.496      ;
; -0.494 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.496      ;
; -0.494 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.496      ;
; -0.494 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.496      ;
; -0.494 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.496      ;
; -0.494 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.496      ;
; -0.494 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.496      ;
; -0.494 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|DATA_OUT[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.496      ;
; -0.481 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[1]~reg0          ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.030      ; 1.488      ;
; -0.481 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.014      ; 1.472      ;
; -0.446 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 1.426      ;
; -0.442 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; buffer_intermed:inst7|leer_o        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.033      ; 1.452      ;
; -0.431 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.043      ; 1.451      ;
; -0.431 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.043      ; 1.451      ;
; -0.431 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.043      ; 1.451      ;
; -0.431 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.043      ; 1.451      ;
; -0.431 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.043      ; 1.451      ;
; -0.431 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.043      ; 1.451      ;
; -0.431 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.043      ; 1.451      ;
; -0.431 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|DATA_OUT[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.043      ; 1.451      ;
; -0.430 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.015      ; 1.422      ;
; -0.424 ; CIC_SRAM_controller_UART:inst|state.wait_done       ; buffer_intermed:inst7|leer_o        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.020      ; 1.421      ;
; -0.414 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 1.393      ;
; -0.413 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.013      ; 1.403      ;
; -0.410 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 1.389      ;
; -0.407 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.388      ;
; -0.406 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 1.385      ;
; -0.393 ; CIC_SRAM_controller_UART:inst|count_mem[4]          ; sram:inst3|SRAM_ADDR[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; -0.178     ; 1.192      ;
; -0.388 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.369      ;
; -0.384 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.386      ;
; -0.384 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.386      ;
; -0.384 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.386      ;
; -0.384 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.386      ;
; -0.384 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.386      ;
; -0.384 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.386      ;
; -0.384 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.386      ;
; -0.384 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|DATA_OUT[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.025      ; 1.386      ;
; -0.367 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.348      ;
; -0.365 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.004      ; 1.346      ;
; -0.364 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 1.365      ;
; -0.364 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 1.365      ;
; -0.364 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 1.365      ;
; -0.364 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 1.365      ;
; -0.364 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 1.365      ;
; -0.364 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 1.365      ;
; -0.364 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 1.365      ;
; -0.364 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 1.365      ;
; -0.355 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.339      ;
; -0.354 ; CIC_SRAM_controller_UART:inst|count_mem[3]          ; sram:inst3|SRAM_ADDR[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.009      ; 1.340      ;
; -0.344 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.007      ; 1.328      ;
; -0.340 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.013      ; 1.330      ;
; -0.337 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.015      ; 1.329      ;
; -0.337 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.015      ; 1.329      ;
; -0.337 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.015      ; 1.329      ;
; -0.337 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 1.316      ;
; -0.337 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 1.315      ;
; -0.336 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.012      ; 1.325      ;
; -0.333 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 1.311      ;
; -0.329 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.001      ; 1.307      ;
; -0.314 ; CIC_SRAM_controller_UART:inst|state.errase          ; buffer_intermed:inst7|leer_o        ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.031      ; 1.322      ;
; -0.314 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|SRAM_ADDR[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.003      ; 1.294      ;
; -0.309 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 1.304      ;
; -0.308 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[7]~reg0          ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 1.303      ;
; -0.304 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[4]~reg0          ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 1.299      ;
; -0.303 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|SRAM_ADDR[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 1.282      ;
; -0.297 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_DQ[6]~reg0          ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.018      ; 1.292      ;
; -0.296 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 1.275      ;
; -0.294 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|SRAM_ADDR[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.002      ; 1.273      ;
+--------+-----------------------------------------------------+-------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                        ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.480 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.242     ; 2.225      ;
; -1.479 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.246     ; 2.220      ;
; -1.463 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.050     ; 2.400      ;
; -1.452 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.238     ; 2.201      ;
; -1.451 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.242     ; 2.196      ;
; -1.435 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.376      ;
; -1.419 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.233     ; 2.173      ;
; -1.418 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.237     ; 2.168      ;
; -1.402 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.348      ;
; -1.380 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.050     ; 2.317      ;
; -1.378 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.233     ; 2.132      ;
; -1.377 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.237     ; 2.127      ;
; -1.376 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.233     ; 2.130      ;
; -1.375 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.237     ; 2.125      ;
; -1.374 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.233     ; 2.128      ;
; -1.373 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.233     ; 2.127      ;
; -1.373 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.050     ; 2.310      ;
; -1.373 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.237     ; 2.123      ;
; -1.372 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.237     ; 2.122      ;
; -1.368 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.050     ; 2.305      ;
; -1.367 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.045     ; 2.309      ;
; -1.361 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.307      ;
; -1.359 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.305      ;
; -1.357 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.303      ;
; -1.356 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.302      ;
; -1.352 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.293      ;
; -1.346 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.040     ; 2.293      ;
; -1.345 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.286      ;
; -1.340 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.281      ;
; -1.339 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.285      ;
; -1.325 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.050     ; 2.262      ;
; -1.323 ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.268      ;
; -1.319 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.265      ;
; -1.318 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.036     ; 2.269      ;
; -1.313 ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.050     ; 2.250      ;
; -1.312 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.258      ;
; -1.307 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.253      ;
; -1.306 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.036     ; 2.257      ;
; -1.300 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.234     ; 2.053      ;
; -1.299 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.234     ; 2.052      ;
; -1.299 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.238     ; 2.048      ;
; -1.298 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.238     ; 2.047      ;
; -1.297 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.238      ;
; -1.296 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.234     ; 2.049      ;
; -1.295 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.238     ; 2.044      ;
; -1.294 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.234     ; 2.047      ;
; -1.294 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.234     ; 2.047      ;
; -1.293 ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.239      ;
; -1.293 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.238     ; 2.042      ;
; -1.293 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.238     ; 2.042      ;
; -1.287 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.049     ; 2.225      ;
; -1.286 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.053     ; 2.220      ;
; -1.285 ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.046     ; 2.226      ;
; -1.285 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.031     ; 2.241      ;
; -1.283 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.228      ;
; -1.282 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.227      ;
; -1.279 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.224      ;
; -1.278 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.224      ;
; -1.277 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.222      ;
; -1.277 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.222      ;
; -1.276 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.222      ;
; -1.274 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.220      ;
; -1.273 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.219      ;
; -1.271 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.217      ;
; -1.270 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; 0.143      ; 2.400      ;
; -1.269 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.215      ;
; -1.267 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.213      ;
; -1.266 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.212      ;
; -1.266 ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.212      ;
; -1.265 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.036     ; 2.216      ;
; -1.265 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.210      ;
; -1.264 ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.210      ;
; -1.264 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.210      ;
; -1.263 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.036     ; 2.214      ;
; -1.262 ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.208      ;
; -1.262 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.208      ;
; -1.261 ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.207      ;
; -1.261 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.036     ; 2.212      ;
; -1.260 ; CIC_SRAM_controller_UART:inst|count_mem[15] ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.036     ; 2.211      ;
; -1.259 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.044     ; 2.202      ;
; -1.258 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.048     ; 2.197      ;
; -1.252 ; CIC_SRAM_controller_UART:inst|count_mem[12] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.049     ; 2.190      ;
; -1.252 ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|count_mem[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.198      ;
; -1.244 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.031     ; 2.200      ;
; -1.242 ; CIC_SRAM_controller_UART:inst|count_mem[13] ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.049     ; 2.180      ;
; -1.242 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.031     ; 2.198      ;
; -1.242 ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; 0.148      ; 2.377      ;
; -1.241 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.233     ; 1.995      ;
; -1.240 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.233     ; 1.994      ;
; -1.240 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.031     ; 2.196      ;
; -1.240 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.237     ; 1.990      ;
; -1.239 ; CIC_SRAM_controller_UART:inst|count_mem[6]  ; CIC_SRAM_controller_UART:inst|count_mem[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.031     ; 2.195      ;
; -1.239 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.237     ; 1.989      ;
; -1.237 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.233     ; 1.991      ;
; -1.236 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.237     ; 1.986      ;
; -1.235 ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|count_mem[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.042     ; 2.180      ;
; -1.235 ; CIC_SRAM_controller_UART:inst|count_mem[0]  ; CIC_SRAM_controller_UART:inst|count_mem[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.041     ; 2.181      ;
; -1.229 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.233     ; 1.983      ;
; -1.228 ; CIC_SRAM_controller_UART:inst|count_mem[4]  ; CIC_SRAM_controller_UART:inst|count_mem[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.233     ; 1.982      ;
; -1.228 ; CIC_SRAM_controller_UART:inst|count_mem[14] ; CIC_SRAM_controller_UART:inst|count_mem[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 1.000        ; -0.237     ; 1.978      ;
+--------+---------------------------------------------+---------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                            ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.074 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 2.019      ;
; -1.048 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.993      ;
; -1.042 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.987      ;
; -0.970 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.915      ;
; -0.964 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.909      ;
; -0.946 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.891      ;
; -0.856 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.801      ;
; -0.812 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.757      ;
; -0.716 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.661      ;
; -0.589 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.045     ; 1.531      ;
; -0.566 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.511      ;
; -0.512 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.458      ;
; -0.512 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.458      ;
; -0.512 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.458      ;
; -0.512 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.458      ;
; -0.512 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.458      ;
; -0.512 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.458      ;
; -0.512 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.458      ;
; -0.512 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.458      ;
; -0.512 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.458      ;
; -0.512 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.458      ;
; -0.503 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.045     ; 1.445      ;
; -0.495 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.441      ;
; -0.486 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.431      ;
; -0.481 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.426      ;
; -0.480 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.425      ;
; -0.470 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 1.513      ; 2.575      ;
; -0.461 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.406      ;
; -0.429 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.045     ; 1.371      ;
; -0.426 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.372      ;
; -0.426 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.372      ;
; -0.426 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.372      ;
; -0.426 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.372      ;
; -0.426 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.372      ;
; -0.426 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.372      ;
; -0.426 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.372      ;
; -0.426 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.372      ;
; -0.426 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.372      ;
; -0.426 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.372      ;
; -0.406 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.351      ;
; -0.400 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.345      ;
; -0.396 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 1.513      ; 2.501      ;
; -0.375 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.320      ;
; -0.356 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.045     ; 1.298      ;
; -0.352 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.298      ;
; -0.352 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.298      ;
; -0.352 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.298      ;
; -0.352 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.298      ;
; -0.352 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.298      ;
; -0.352 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.298      ;
; -0.352 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.298      ;
; -0.352 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.298      ;
; -0.352 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.298      ;
; -0.352 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.298      ;
; -0.348 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.045     ; 1.290      ;
; -0.348 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.045     ; 1.290      ;
; -0.334 ; UART_TX:inst6|r_TX_Done                                              ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.280      ;
; -0.333 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.278      ;
; -0.326 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                              ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.271      ;
; -0.325 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.270      ;
; -0.325 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.270      ;
; -0.325 ; UART_TX:inst6|r_TX_Data[5]                                           ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.040     ; 1.272      ;
; -0.317 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.262      ;
; -0.317 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.262      ;
; -0.316 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.261      ;
; -0.311 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|o_TX_Serial                                          ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.257      ;
; -0.307 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.045     ; 1.249      ;
; -0.301 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                             ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.246      ;
; -0.299 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.244      ;
; -0.299 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.244      ;
; -0.298 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.243      ;
; -0.284 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Bit_Index[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.229      ;
; -0.279 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.225      ;
; -0.279 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.225      ;
; -0.279 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.225      ;
; -0.279 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.225      ;
; -0.279 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.225      ;
; -0.279 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.225      ;
; -0.279 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.225      ;
; -0.279 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.225      ;
; -0.279 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.225      ;
; -0.279 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[4]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.225      ;
; -0.276 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_TX_Done                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.044     ; 1.219      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[7]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[8]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[6]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[5]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[0]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[1]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[2]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
; -0.271 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[3]                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.217      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.611 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.528      ;
; -0.590 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.508      ;
; -0.550 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.467      ;
; -0.550 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.467      ;
; -0.550 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.467      ;
; -0.550 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.467      ;
; -0.550 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.467      ;
; -0.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.452      ;
; -0.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.452      ;
; -0.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.452      ;
; -0.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.452      ;
; -0.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.452      ;
; -0.503 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.420      ;
; -0.493 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.438      ;
; -0.467 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.384      ;
; -0.459 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.376      ;
; -0.449 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.366      ;
; -0.449 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.366      ;
; -0.449 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.366      ;
; -0.449 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.366      ;
; -0.449 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.366      ;
; -0.434 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.351      ;
; -0.434 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.352      ;
; -0.434 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.352      ;
; -0.434 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.352      ;
; -0.434 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.352      ;
; -0.434 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.352      ;
; -0.422 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.340      ;
; -0.422 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.340      ;
; -0.422 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.340      ;
; -0.422 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.340      ;
; -0.422 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.340      ;
; -0.405 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.322      ;
; -0.405 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.322      ;
; -0.405 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.322      ;
; -0.405 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.322      ;
; -0.405 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.322      ;
; -0.401 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.318      ;
; -0.401 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.318      ;
; -0.401 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.318      ;
; -0.401 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.318      ;
; -0.401 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.318      ;
; -0.396 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.341      ;
; -0.396 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.341      ;
; -0.396 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.341      ;
; -0.396 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.341      ;
; -0.396 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.341      ;
; -0.395 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.311      ;
; -0.389 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.305      ;
; -0.353 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.298      ;
; -0.324 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.269      ;
; -0.324 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.269      ;
; -0.324 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.269      ;
; -0.324 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.269      ;
; -0.324 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 1.269      ;
; -0.314 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.230      ;
; -0.290 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.208      ;
; -0.278 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.194      ;
; -0.278 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.196      ;
; -0.278 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.196      ;
; -0.278 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.196      ;
; -0.278 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.196      ;
; -0.278 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.196      ;
; -0.257 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.174      ;
; -0.254 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.170      ;
; -0.249 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.167      ;
; -0.249 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.167      ;
; -0.249 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.167      ;
; -0.249 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.167      ;
; -0.249 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.167      ;
; -0.233 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 1.151      ;
; -0.215 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.131      ;
; -0.177 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.094      ;
; -0.171 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.088      ;
; -0.170 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.086      ;
; -0.134 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.050      ;
; -0.133 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 1.077      ;
; -0.126 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.042      ;
; -0.112 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.029      ;
; -0.107 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.024      ;
; -0.101 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.017      ;
; -0.096 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 1.013      ;
; -0.066 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.983      ;
; -0.052 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.997      ;
; -0.052 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.997      ;
; -0.052 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.997      ;
; -0.036 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.953      ;
; -0.020 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 0.964      ;
; -0.011 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.928      ;
; 0.001  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 0.917      ;
; 0.004  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.941      ;
; 0.004  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.941      ;
; 0.004  ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.941      ;
; 0.006  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.911      ;
; 0.006  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.911      ;
; 0.006  ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.911      ;
; 0.024  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 0.894      ;
; 0.051  ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.866      ;
; 0.085  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.860      ;
; 0.086  ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.042     ; 0.859      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Pix_clk'                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.501 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 1.456      ;
; -0.471 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 1.426      ;
; -0.433 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 1.388      ;
; -0.432 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.384      ;
; -0.428 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.380      ;
; -0.417 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.369      ;
; -0.403 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 1.358      ;
; -0.378 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.330      ;
; -0.365 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 1.320      ;
; -0.364 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.316      ;
; -0.363 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.315      ;
; -0.360 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.312      ;
; -0.359 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.311      ;
; -0.349 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.301      ;
; -0.349 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.301      ;
; -0.335 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 1.290      ;
; -0.311 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.263      ;
; -0.310 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.262      ;
; -0.297 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 1.252      ;
; -0.296 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.248      ;
; -0.295 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.247      ;
; -0.292 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.244      ;
; -0.291 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.243      ;
; -0.291 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.243      ;
; -0.287 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.239      ;
; -0.282 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.234      ;
; -0.281 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.233      ;
; -0.281 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.233      ;
; -0.267 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 1.222      ;
; -0.243 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.195      ;
; -0.243 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.195      ;
; -0.242 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.194      ;
; -0.229 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 1.184      ;
; -0.228 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.180      ;
; -0.227 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.179      ;
; -0.224 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.176      ;
; -0.224 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.176      ;
; -0.223 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.175      ;
; -0.223 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.175      ;
; -0.223 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.114     ; 1.116      ;
; -0.220 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.172      ;
; -0.219 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.171      ;
; -0.214 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.166      ;
; -0.214 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.166      ;
; -0.213 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.165      ;
; -0.213 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.165      ;
; -0.199 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.052     ; 1.154      ;
; -0.193 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.114     ; 1.086      ;
; -0.175 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.127      ;
; -0.175 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.127      ;
; -0.175 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.127      ;
; -0.174 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.126      ;
; -0.160 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.112      ;
; -0.159 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.111      ;
; -0.156 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.108      ;
; -0.156 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.108      ;
; -0.155 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.107      ;
; -0.155 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.107      ;
; -0.155 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.107      ;
; -0.155 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.114     ; 1.048      ;
; -0.152 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.104      ;
; -0.151 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.103      ;
; -0.151 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.103      ;
; -0.146 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.098      ;
; -0.146 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.098      ;
; -0.145 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.097      ;
; -0.145 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.097      ;
; -0.145 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.097      ;
; -0.125 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.114     ; 1.018      ;
; -0.107 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.059      ;
; -0.107 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.059      ;
; -0.107 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.059      ;
; -0.107 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.059      ;
; -0.106 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.058      ;
; -0.091 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.043      ;
; -0.088 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.040      ;
; -0.087 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.039      ;
; -0.087 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.039      ;
; -0.087 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.039      ;
; -0.087 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.114     ; 0.980      ;
; -0.084 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.036      ;
; -0.083 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.035      ;
; -0.083 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.035      ;
; -0.078 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.030      ;
; -0.078 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.030      ;
; -0.077 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.029      ;
; -0.077 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 1.029      ;
; -0.067 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.030     ; 1.044      ;
; -0.065 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.029     ; 1.043      ;
; -0.063 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.030     ; 1.040      ;
; -0.061 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.029     ; 1.039      ;
; -0.057 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.114     ; 0.950      ;
; -0.052 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.030     ; 1.029      ;
; -0.052 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.029     ; 1.030      ;
; -0.051 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.029     ; 1.029      ;
; -0.039 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 0.991      ;
; -0.039 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 0.991      ;
; -0.039 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 0.991      ;
; -0.039 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.055     ; 0.991      ;
; -0.022 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.029     ; 1.000      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.495 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.440      ;
; -0.495 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.440      ;
; -0.474 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.420      ;
; -0.474 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.420      ;
; -0.387 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.332      ;
; -0.387 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.332      ;
; -0.362 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.308      ;
; -0.351 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.296      ;
; -0.351 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.296      ;
; -0.334 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.279      ;
; -0.334 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.279      ;
; -0.330 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.275      ;
; -0.330 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.275      ;
; -0.329 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.275      ;
; -0.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.243      ;
; -0.264 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.210      ;
; -0.245 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.152      ;
; -0.245 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.152      ;
; -0.214 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.121      ;
; -0.212 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.119      ;
; -0.209 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.116      ;
; -0.203 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.110      ;
; -0.200 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.145      ;
; -0.200 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.107      ;
; -0.199 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.106      ;
; -0.194 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.139      ;
; -0.193 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.138      ;
; -0.184 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.091      ;
; -0.180 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.087      ;
; -0.177 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.084      ;
; -0.177 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.084      ;
; -0.176 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.083      ;
; -0.174 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.119      ;
; -0.173 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.118      ;
; -0.173 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.118      ;
; -0.134 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.079      ;
; -0.128 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.073      ;
; -0.127 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.072      ;
; -0.111 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.018      ;
; -0.111 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.018      ;
; -0.111 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.018      ;
; -0.108 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.053      ;
; -0.107 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.052      ;
; -0.107 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.052      ;
; -0.094 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.001      ;
; -0.092 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.999      ;
; -0.089 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.996      ;
; -0.083 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.990      ;
; -0.080 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.987      ;
; -0.079 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.986      ;
; -0.075 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.982      ;
; -0.075 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.982      ;
; -0.064 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.971      ;
; -0.060 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.967      ;
; -0.056 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.963      ;
; -0.042 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.949      ;
; -0.004 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.911      ;
; -0.004 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.911      ;
; -0.004 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.911      ;
; 0.046  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.899      ;
; 0.052  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.855      ;
; 0.078  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.829      ;
; 0.112  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.833      ;
; 0.128  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.779      ;
; 0.133  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.774      ;
; 0.154  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.753      ;
; 0.182  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.763      ;
; 0.212  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.733      ;
; 0.213  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.732      ;
; 0.213  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.732      ;
; 0.213  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.732      ;
; 0.214  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.731      ;
; 0.217  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.728      ;
; 0.230  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.677      ;
; 0.234  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.673      ;
; 0.272  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.635      ;
; 0.279  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.666      ;
; 0.279  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.666      ;
; 0.279  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.666      ;
; 0.280  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.665      ;
; 0.283  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.662      ;
; 0.298  ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.648      ;
; 0.300  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.607      ;
; 0.326  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.619      ;
; 0.337  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.609      ;
; 0.356  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.589      ;
; 0.362  ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.583      ;
; 0.367  ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.579      ;
; 0.379  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.567      ;
; 0.380  ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.565      ;
; 0.384  ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.561      ;
; 0.390  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.555      ;
; 0.394  ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.552      ;
; 0.412  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.534      ;
; 0.477  ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.469      ;
; 0.548  ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.397      ;
; 0.560  ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.385      ;
; 0.566  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.379      ;
; 0.573  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.373      ;
; 0.586  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.359      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_50'                                                                                                                                                              ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                              ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.155 ; Sram_CIC_3:inst1|clk_int                            ; Sram_CIC_3:inst1|clk_int             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 1.664      ; 2.038      ;
; 0.181 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.314      ;
; 0.197 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[1]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; divisor:inst2|cuenta[1]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.326      ;
; 0.252 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.378      ;
; 0.260 ; Sram_CIC_3:inst1|add_count[6]                       ; sram:inst3|SRAM_ADDR[6]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.156      ; 0.530      ;
; 0.279 ; Sram_CIC_3:inst1|add_count[7]                       ; sram:inst3|SRAM_ADDR[7]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.158      ; 0.551      ;
; 0.295 ; Sram_CIC_3:inst1|add_count[10]                      ; sram:inst3|SRAM_ADDR[10]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.136      ; 0.545      ;
; 0.297 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|cuenta[2]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.423      ;
; 0.307 ; Sram_CIC_3:inst1|add_count[18]                      ; sram:inst3|SRAM_ADDR[18]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.138      ; 0.559      ;
; 0.316 ; Sram_CIC_3:inst1|add_count[12]                      ; sram:inst3|SRAM_ADDR[12]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.136      ; 0.566      ;
; 0.318 ; CIC_SRAM_controller_UART:inst|clk_25                ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 1.664      ; 2.201      ;
; 0.324 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.151      ; 0.589      ;
; 0.330 ; Sram_CIC_3:inst1|add_count[2]                       ; sram:inst3|SRAM_ADDR[2]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.156      ; 0.600      ;
; 0.331 ; divisor:inst2|cuenta[0]                             ; divisor:inst2|enable                 ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.457      ;
; 0.334 ; divisor:inst2|cuenta[2]                             ; divisor:inst2|cuenta[0]              ; Clk_50                               ; Clk_50      ; 0.000        ; 0.042      ; 0.460      ;
; 0.367 ; Sram_CIC_3:inst1|add_count[9]                       ; sram:inst3|SRAM_ADDR[9]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.158      ; 0.639      ;
; 0.369 ; divisor:inst2|clk_int                               ; divisor:inst2|clk_int                ; divisor:inst2|clk_int                ; Clk_50      ; 0.000        ; 1.663      ; 2.251      ;
; 0.374 ; Sram_CIC_3:inst1|add_count[13]                      ; sram:inst3|SRAM_ADDR[13]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.136      ; 0.624      ;
; 0.381 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.149      ; 0.644      ;
; 0.382 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.149      ; 0.645      ;
; 0.389 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.149      ; 0.652      ;
; 0.389 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.149      ; 0.652      ;
; 0.390 ; Sram_CIC_3:inst1|data_reg[7]                        ; sram:inst3|SRAM_DQ[7]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.157      ; 0.661      ;
; 0.394 ; Sram_CIC_3:inst1|data_reg[2]                        ; sram:inst3|SRAM_DQ[2]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.157      ; 0.665      ;
; 0.398 ; Sram_CIC_3:inst1|data_reg[6]                        ; sram:inst3|SRAM_DQ[6]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.157      ; 0.669      ;
; 0.401 ; Sram_CIC_3:inst1|add_count[4]                       ; sram:inst3|SRAM_ADDR[4]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.158      ; 0.673      ;
; 0.402 ; Sram_CIC_3:inst1|add_count[5]                       ; sram:inst3|SRAM_ADDR[5]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.158      ; 0.674      ;
; 0.403 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[8]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.149      ; 0.666      ;
; 0.404 ; Sram_CIC_3:inst1|data_reg[4]                        ; sram:inst3|SRAM_DQ[4]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.157      ; 0.675      ;
; 0.405 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.149      ; 0.668      ;
; 0.407 ; Sram_CIC_3:inst1|add_count[3]                       ; sram:inst3|SRAM_ADDR[3]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.153      ; 0.674      ;
; 0.418 ; Sram_CIC_3:inst1|add_count[1]                       ; sram:inst3|SRAM_ADDR[1]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.156      ; 0.688      ;
; 0.420 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.151      ; 0.685      ;
; 0.421 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.681      ;
; 0.421 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.151      ; 0.686      ;
; 0.422 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.151      ; 0.687      ;
; 0.422 ; Sram_CIC_3:inst1|data_reg[0]                        ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.159      ; 0.695      ;
; 0.423 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.151      ; 0.688      ;
; 0.423 ; Sram_CIC_3:inst1|data_reg[3]                        ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.159      ; 0.696      ;
; 0.423 ; Sram_CIC_3:inst1|data_reg[5]                        ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.159      ; 0.696      ;
; 0.424 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[3]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.146      ; 0.684      ;
; 0.439 ; Sram_CIC_3:inst1|add_count[0]                       ; sram:inst3|SRAM_ADDR[0]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.145      ; 0.698      ;
; 0.441 ; Sram_CIC_3:inst1|add_count[17]                      ; sram:inst3|SRAM_ADDR[17]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.138      ; 0.693      ;
; 0.447 ; Sram_CIC_3:inst1|add_count[8]                       ; sram:inst3|SRAM_ADDR[8]              ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.145      ; 0.706      ;
; 0.456 ; Sram_CIC_3:inst1|data_reg[1]                        ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.159      ; 0.729      ;
; 0.468 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[4]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.162      ; 0.744      ;
; 0.468 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[5]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.162      ; 0.744      ;
; 0.472 ; Sram_CIC_3:inst1|add_count[19]                      ; sram:inst3|SRAM_ADDR[19]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.138      ; 0.724      ;
; 0.479 ; Sram_CIC_3:inst1|add_count[11]                      ; sram:inst3|SRAM_ADDR[11]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.136      ; 0.729      ;
; 0.481 ; CIC_SRAM_controller_UART:inst|count_mem[17]         ; sram:inst3|SRAM_ADDR[17]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.135      ; 0.730      ;
; 0.503 ; Sram_CIC_3:inst1|add_count[16]                      ; sram:inst3|SRAM_ADDR[16]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.138      ; 0.755      ;
; 0.513 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[9]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.162      ; 0.789      ;
; 0.516 ; Sram_CIC_3:inst1|add_count[15]                      ; sram:inst3|SRAM_ADDR[15]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.138      ; 0.768      ;
; 0.519 ; Sram_CIC_3:inst1|add_count[14]                      ; sram:inst3|SRAM_ADDR[14]             ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.136      ; 0.769      ;
; 0.521 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.140      ; 0.775      ;
; 0.522 ; CIC_SRAM_controller_UART:inst|count_mem[0]          ; sram:inst3|SRAM_ADDR[0]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.135      ; 0.771      ;
; 0.530 ; CIC_SRAM_controller_UART:inst|state.UART_mandando   ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.339      ; 0.983      ;
; 0.533 ; CIC_SRAM_controller_UART:inst|count_mem[19]         ; sram:inst3|SRAM_ADDR[19]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.135      ; 0.782      ;
; 0.535 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.149      ; 0.798      ;
; 0.540 ; CIC_SRAM_controller_UART:inst|count_mem[16]         ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.135      ; 0.789      ;
; 0.544 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[0]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.162      ; 0.820      ;
; 0.545 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[7]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.151      ; 0.810      ;
; 0.548 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[5]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.162      ; 0.824      ;
; 0.549 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[3]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.162      ; 0.825      ;
; 0.549 ; Sram_CIC_3:inst1|state.escritura                    ; sram:inst3|SRAM_DQ[1]~reg0           ; Sram_CIC_3:inst1|clk_int             ; Clk_50      ; 0.000        ; 0.162      ; 0.825      ;
; 0.553 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[6]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.149      ; 0.816      ;
; 0.556 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[0]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.162      ; 0.832      ;
; 0.558 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[1]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.160      ; 0.832      ;
; 0.558 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[3]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.162      ; 0.834      ;
; 0.558 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_DQ[5]~reg0           ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.162      ; 0.834      ;
; 0.561 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[18]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.140      ; 0.815      ;
; 0.575 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[2]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.149      ; 0.838      ;
; 0.579 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.138      ; 0.831      ;
; 0.580 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.338      ; 1.032      ;
; 0.582 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.138      ; 0.834      ;
; 0.593 ; CIC_SRAM_controller_UART:inst|state.reset_state     ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.356      ; 1.063      ;
; 0.596 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[10]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.149      ; 0.859      ;
; 0.599 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[12]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.149      ; 0.862      ;
; 0.602 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.138      ; 0.854      ;
; 0.604 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[11]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.138      ; 0.856      ;
; 0.604 ; CIC_SRAM_controller_UART:inst|state.errase          ; sram:inst3|SRAM_ADDR[11]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.149      ; 0.867      ;
; 0.607 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[16]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.140      ; 0.861      ;
; 0.608 ; CIC_SRAM_controller_UART:inst|state.escritura       ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.140      ; 0.862      ;
; 0.611 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[15]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.328      ; 1.053      ;
; 0.611 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[14]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.328      ; 1.053      ;
; 0.611 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[13]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.328      ; 1.053      ;
; 0.611 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[12]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.328      ; 1.053      ;
; 0.611 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[11]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.328      ; 1.053      ;
; 0.611 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[10]              ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.328      ; 1.053      ;
; 0.611 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[9]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.328      ; 1.053      ;
; 0.611 ; CIC_SRAM_controller_UART:inst|state.UART_send_start ; sram:inst3|DATA_OUT[8]               ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.328      ; 1.053      ;
; 0.612 ; CIC_SRAM_controller_UART:inst|count_mem[15]         ; sram:inst3|SRAM_ADDR[15]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.140      ; 0.866      ;
; 0.618 ; CIC_SRAM_controller_UART:inst|state.trigger_camara  ; sram:inst3|SRAM_ADDR[14]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.138      ; 0.870      ;
; 0.631 ; CIC_SRAM_controller_UART:inst|count_mem[13]         ; sram:inst3|SRAM_ADDR[13]             ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.134      ; 0.879      ;
; 0.632 ; CIC_SRAM_controller_UART:inst|state.UART_terminado  ; sram:inst3|S_ACTION                  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.339      ; 1.085      ;
+-------+-----------------------------------------------------+--------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Pix_clk'                                                                                                                                                                      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.157 ; Capture_Input_Controller:inst4|contador[1]       ; Capture_Input_Controller:inst4|d_buff[1]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.149      ; 0.390      ;
; 0.159 ; Capture_Input_Controller:inst4|contador[3]       ; Capture_Input_Controller:inst4|d_buff[3]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.149      ; 0.392      ;
; 0.166 ; Capture_Input_Controller:inst4|contador[4]       ; Capture_Input_Controller:inst4|d_buff[4]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.149      ; 0.399      ;
; 0.167 ; Capture_Input_Controller:inst4|contador[2]       ; Capture_Input_Controller:inst4|d_buff[2]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.149      ; 0.400      ;
; 0.167 ; Capture_Input_Controller:inst4|contador[6]       ; Capture_Input_Controller:inst4|d_buff[6]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.149      ; 0.400      ;
; 0.217 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.325      ;
; 0.228 ; Capture_Input_Controller:inst4|contador[5]       ; Capture_Input_Controller:inst4|d_buff[5]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.149      ; 0.461      ;
; 0.231 ; Capture_Input_Controller:inst4|contador[0]       ; Capture_Input_Controller:inst4|d_buff[0]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.149      ; 0.464      ;
; 0.250 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.243      ;
; 0.250 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.243      ;
; 0.250 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.243      ;
; 0.250 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.243      ;
; 0.250 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.243      ;
; 0.250 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.243      ;
; 0.250 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.243      ;
; 0.250 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.243      ;
; 0.276 ; Capture_Input_Controller:inst4|contador[7]       ; Capture_Input_Controller:inst4|contador[7]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.384      ;
; 0.282 ; Capture_Input_Controller:inst4|contador[7]       ; Capture_Input_Controller:inst4|d_buff[7]         ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.149      ; 0.515      ;
; 0.302 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.334      ; 1.250      ;
; 0.309 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.417      ;
; 0.311 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.419      ;
; 0.316 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.424      ;
; 0.316 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.424      ;
; 0.317 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; Capture_Input_Controller:inst4|contador[3]       ; Capture_Input_Controller:inst4|contador[3]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.425      ;
; 0.317 ; Capture_Input_Controller:inst4|contador[5]       ; Capture_Input_Controller:inst4|contador[5]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.425      ;
; 0.318 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.318 ; Capture_Input_Controller:inst4|contador[1]       ; Capture_Input_Controller:inst4|contador[1]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.426      ;
; 0.319 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.427      ;
; 0.319 ; Capture_Input_Controller:inst4|contador[6]       ; Capture_Input_Controller:inst4|contador[6]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.427      ;
; 0.320 ; Capture_Input_Controller:inst4|contador[2]       ; Capture_Input_Controller:inst4|contador[2]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.428      ;
; 0.320 ; Capture_Input_Controller:inst4|contador[4]       ; Capture_Input_Controller:inst4|contador[4]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.428      ;
; 0.323 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.431      ;
; 0.328 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.251      ;
; 0.328 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.251      ;
; 0.328 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.251      ;
; 0.328 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.251      ;
; 0.328 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.251      ;
; 0.328 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.251      ;
; 0.328 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.251      ;
; 0.328 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.251      ;
; 0.328 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.251      ;
; 0.328 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.251      ;
; 0.330 ; Capture_Input_Controller:inst4|contador[0]       ; Capture_Input_Controller:inst4|contador[0]       ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.438      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.390      ; 1.341      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.390      ; 1.341      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.390      ; 1.341      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.390      ; 1.341      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.390      ; 1.341      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.390      ; 1.341      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.390      ; 1.341      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.390      ; 1.341      ;
; 0.365 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.124      ; 0.573      ;
; 0.366 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.065      ; 0.515      ;
; 0.379 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.124      ; 0.587      ;
; 0.384 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.492      ;
; 0.384 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.492      ;
; 0.385 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.392      ; 1.391      ;
; 0.385 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.392      ; 1.391      ;
; 0.385 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.392      ; 1.391      ;
; 0.385 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.392      ; 1.391      ;
; 0.385 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.392      ; 1.391      ;
; 0.385 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.392      ; 1.391      ;
; 0.385 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.392      ; 1.391      ;
; 0.385 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.392      ; 1.391      ;
; 0.387 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk                              ; Pix_clk     ; 0.000        ; 0.024      ; 0.495      ;
; 0.389 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.345      ; 1.348      ;
; 0.415 ; CIC_SRAM_controller_UART:inst|state.reset_state  ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.347      ; 1.376      ;
; 0.415 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.320      ; 1.349      ;
; 0.415 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.320      ; 1.349      ;
; 0.415 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.320      ; 1.349      ;
; 0.415 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.320      ; 1.349      ;
; 0.415 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.320      ; 1.349      ;
; 0.415 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.320      ; 1.349      ;
; 0.415 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.320      ; 1.349      ;
; 0.415 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.320      ; 1.349      ;
; 0.415 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.320      ; 1.349      ;
; 0.415 ; CIC_SRAM_controller_UART:inst|state.errase       ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.320      ; 1.349      ;
; 0.417 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.410      ;
; 0.417 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.410      ;
; 0.417 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.410      ;
; 0.417 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.410      ;
; 0.417 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.410      ;
; 0.417 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.410      ;
; 0.417 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.410      ;
; 0.417 ; CIC_SRAM_controller_UART:inst|state.wait_done    ; Capture_Input_Controller:inst4|d_buff[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.379      ; 1.410      ;
; 0.418 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|contador[7]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.319      ; 1.351      ;
; 0.418 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|contador[0]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.319      ; 1.351      ;
; 0.418 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|contador[1]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.319      ; 1.351      ;
; 0.418 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|contador[2]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.319      ; 1.351      ;
; 0.418 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|contador[3]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.319      ; 1.351      ;
; 0.418 ; CIC_SRAM_controller_UART:inst|state.trigger_wait ; Capture_Input_Controller:inst4|contador[4]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.319      ; 1.351      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CIC_SRAM_controller_UART:inst|clk_25'                                                                                                                                                                              ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.174 ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|count_mem[15]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|count_mem[6]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.307      ;
; 0.191 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.323      ;
; 0.201 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.333      ;
; 0.201 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.333      ;
; 0.212 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.336      ;
; 0.261 ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.385      ;
; 0.304 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.436      ;
; 0.329 ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.048      ; 0.461      ;
; 0.375 ; CIC_SRAM_controller_UART:inst|state.trigger_interno    ; CIC_SRAM_controller_UART:inst|state.trigger_camara     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.499      ;
; 0.384 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.escritura          ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.066      ; 0.554      ;
; 0.399 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.523      ;
; 0.409 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.533      ;
; 0.411 ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|state.errase             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.537      ;
; 0.477 ; CIC_SRAM_controller_UART:inst|state.wait_done          ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.601      ;
; 0.508 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.066      ; 0.678      ;
; 0.511 ; Sram_CIC_3:inst1|state.fin                             ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; Sram_CIC_3:inst1|clk_int             ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.072      ; 0.687      ;
; 0.521 ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|state.trigger_wait       ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.645      ;
; 0.537 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.661      ;
; 0.570 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.695      ;
; 0.573 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.698      ;
; 0.575 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.700      ;
; 0.581 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.706      ;
; 0.585 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.237      ; 0.906      ;
; 0.585 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.710      ;
; 0.585 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.710      ;
; 0.605 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.233      ; 0.922      ;
; 0.633 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.759      ;
; 0.636 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.760      ;
; 0.636 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.760      ;
; 0.636 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.762      ;
; 0.638 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.762      ;
; 0.638 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.764      ;
; 0.642 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.766      ;
; 0.642 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.766      ;
; 0.644 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.770      ;
; 0.646 ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.771      ;
; 0.648 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.774      ;
; 0.648 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.774      ;
; 0.651 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.238      ; 0.973      ;
; 0.653 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.060      ; 0.817      ;
; 0.670 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.060      ; 0.834      ;
; 0.670 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.060      ; 0.834      ;
; 0.672 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.060      ; 0.836      ;
; 0.673 ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.797      ;
; 0.673 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.060      ; 0.837      ;
; 0.674 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.060      ; 0.838      ;
; 0.674 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.060      ; 0.838      ;
; 0.675 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[3]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.060      ; 0.839      ;
; 0.677 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.234      ; 0.995      ;
; 0.678 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.802      ;
; 0.679 ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.803      ;
; 0.681 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.807      ;
; 0.684 ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.040      ; 0.808      ;
; 0.689 ; CIC_SRAM_controller_UART:inst|state.escritura          ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.046      ; 0.819      ;
; 0.690 ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; CIC_SRAM_controller_UART:inst|state.reset_state        ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.022      ; 0.796      ;
; 0.693 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.818      ;
; 0.694 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[17]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.819      ;
; 0.696 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[9]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.821      ;
; 0.697 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|count_mem[18]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.822      ;
; 0.699 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[10]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.824      ;
; 0.699 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[11]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.824      ;
; 0.701 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[8]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.826      ;
; 0.702 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[4]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.252      ; 1.058      ;
; 0.702 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[14]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.256      ; 1.062      ;
; 0.705 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[12]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.830      ;
; 0.705 ; CIC_SRAM_controller_UART:inst|state.UART_mandando      ; CIC_SRAM_controller_UART:inst|count_mem[13]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.041      ; 0.830      ;
; 0.719 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[0]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.060      ; 0.883      ;
; 0.719 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[19]            ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.060      ; 0.883      ;
; 0.720 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[5]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.060      ; 0.884      ;
; 0.721 ; UART_TX:inst6|r_TX_Done                                ; CIC_SRAM_controller_UART:inst|count_mem[1]             ; divisor:inst2|clk_int                ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.060      ; 0.885      ;
; 0.725 ; CIC_SRAM_controller_UART:inst|state.UART_send_start    ; CIC_SRAM_controller_UART:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.215      ; 1.024      ;
; 0.726 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[2]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.852      ;
; 0.726 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[7]             ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.852      ;
; 0.726 ; CIC_SRAM_controller_UART:inst|state.UART_terminado     ; CIC_SRAM_controller_UART:inst|count_mem[16]            ; CIC_SRAM_controller_UART:inst|clk_25 ; CIC_SRAM_controller_UART:inst|clk_25 ; 0.000        ; 0.042      ; 0.852      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.316      ;
; 0.215 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.399      ;
; 0.216 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.342      ;
; 0.219 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.345      ;
; 0.221 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.405      ;
; 0.223 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.349      ;
; 0.227 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.411      ;
; 0.262 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.388      ;
; 0.266 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.392      ;
; 0.268 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.394      ;
; 0.269 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.453      ;
; 0.269 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.395      ;
; 0.276 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.459      ;
; 0.278 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.462      ;
; 0.280 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.406      ;
; 0.285 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.469      ;
; 0.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.481      ;
; 0.315 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.441      ;
; 0.330 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.456      ;
; 0.331 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.515      ;
; 0.332 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.458      ;
; 0.335 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.461      ;
; 0.335 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.461      ;
; 0.349 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.532      ;
; 0.350 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.476      ;
; 0.352 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.536      ;
; 0.352 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.478      ;
; 0.356 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.540      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.551      ;
; 0.372 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.555      ;
; 0.373 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.557      ;
; 0.376 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.560      ;
; 0.378 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.562      ;
; 0.379 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.505      ;
; 0.417 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.600      ;
; 0.439 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.623      ;
; 0.441 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.566      ;
; 0.447 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.631      ;
; 0.462 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.588      ;
; 0.472 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.599      ;
; 0.473 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.600      ;
; 0.478 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.662      ;
; 0.481 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.608      ;
; 0.492 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.618      ;
; 0.501 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.685      ;
; 0.507 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.633      ;
; 0.540 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.724      ;
; 0.560 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.744      ;
; 0.561 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.745      ;
; 0.570 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.754      ;
; 0.575 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.759      ;
; 0.603 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.729      ;
; 0.615 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.741      ;
; 0.615 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.741      ;
; 0.632 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.816      ;
; 0.656 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.781      ;
; 0.663 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.847      ;
; 0.664 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.848      ;
; 0.670 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.853      ;
; 0.678 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.862      ;
; 0.683 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.867      ;
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.878      ;
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.878      ;
; 0.695 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.878      ;
; 0.697 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.881      ;
; 0.699 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.883      ;
; 0.702 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.886      ;
; 0.704 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.888      ;
; 0.706 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.889      ;
; 0.723 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.907      ;
; 0.725 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.909      ;
; 0.743 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.927      ;
; 0.745 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.928      ;
; 0.752 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.935      ;
; 0.775 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.900      ;
; 0.788 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.971      ;
; 0.826 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.010      ;
; 0.828 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.954      ;
; 0.828 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 0.954      ;
; 0.841 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.025      ;
; 0.857 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.040      ;
; 0.864 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.047      ;
; 0.869 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.052      ;
; 0.886 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.069      ;
; 0.908 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.092      ;
; 0.908 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.092      ;
; 0.908 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.092      ;
; 0.908 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.092      ;
; 0.908 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.092      ;
; 0.910 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.042      ; 1.036      ;
; 0.915 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 1.098      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.315      ;
; 0.192 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.318      ;
; 0.200 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.326      ;
; 0.208 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.334      ;
; 0.274 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.399      ;
; 0.283 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.409      ;
; 0.308 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.434      ;
; 0.311 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.436      ;
; 0.322 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.448      ;
; 0.326 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.452      ;
; 0.326 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.451      ;
; 0.348 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.473      ;
; 0.351 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.524      ;
; 0.354 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.527      ;
; 0.356 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.482      ;
; 0.369 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.495      ;
; 0.371 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.496      ;
; 0.379 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.505      ;
; 0.393 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.519      ;
; 0.428 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.553      ;
; 0.441 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.566      ;
; 0.442 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.568      ;
; 0.446 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.572      ;
; 0.455 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.628      ;
; 0.459 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.632      ;
; 0.478 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.603      ;
; 0.481 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.607      ;
; 0.494 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.667      ;
; 0.496 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.621      ;
; 0.497 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.623      ;
; 0.497 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.623      ;
; 0.498 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.671      ;
; 0.501 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.627      ;
; 0.532 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.706      ;
; 0.564 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.737      ;
; 0.569 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.694      ;
; 0.570 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.744      ;
; 0.592 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.765      ;
; 0.624 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.749      ;
; 0.705 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.879      ;
; 0.707 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.881      ;
; 0.709 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.883      ;
; 0.710 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.884      ;
; 0.712 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.886      ;
; 0.720 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.846      ;
; 0.721 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.847      ;
; 0.722 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.896      ;
; 0.731 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.905      ;
; 0.732 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.858      ;
; 0.732 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.906      ;
; 0.733 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.907      ;
; 0.735 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.909      ;
; 0.735 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.909      ;
; 0.737 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.911      ;
; 0.738 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.912      ;
; 0.740 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.914      ;
; 0.742 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.868      ;
; 0.743 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.869      ;
; 0.750 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.924      ;
; 0.752 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.925      ;
; 0.752 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.925      ;
; 0.752 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.925      ;
; 0.759 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.933      ;
; 0.760 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.934      ;
; 0.763 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.937      ;
; 0.765 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.891      ;
; 0.766 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.892      ;
; 0.766 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.892      ;
; 0.769 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.895      ;
; 0.769 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.895      ;
; 0.770 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.896      ;
; 0.776 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.902      ;
; 0.778 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.904      ;
; 0.793 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.966      ;
; 0.793 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.966      ;
; 0.793 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.966      ;
; 0.800 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.926      ;
; 0.813 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.987      ;
; 0.813 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.987      ;
; 0.819 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.945      ;
; 0.820 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.946      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; UART_TX:inst6|o_TX_Serial                                            ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_Bit_Index[1]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_TX:inst6|o_TX_Active                                            ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.314      ;
; 0.195 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.320      ;
; 0.200 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.325      ;
; 0.221 ; sram:inst3|DATA_OUT[5]                                               ; UART_TX:inst6|r_TX_Data[5]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.009     ; 0.326      ;
; 0.221 ; sram:inst3|DATA_OUT[1]                                               ; UART_TX:inst6|r_TX_Data[1]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.009     ; 0.326      ;
; 0.254 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.380      ;
; 0.273 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.399      ;
; 0.289 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.414      ;
; 0.291 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.416      ;
; 0.293 ; sram:inst3|DATA_OUT[2]                                               ; UART_TX:inst6|r_TX_Data[2]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.009     ; 0.398      ;
; 0.294 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; sram:inst3|DATA_OUT[7]                                               ; UART_TX:inst6|r_TX_Data[7]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.009     ; 0.399      ;
; 0.294 ; sram:inst3|DATA_OUT[3]                                               ; UART_TX:inst6|r_TX_Data[3]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.009     ; 0.399      ;
; 0.294 ; sram:inst3|DATA_OUT[0]                                               ; UART_TX:inst6|r_TX_Data[0]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.009     ; 0.399      ;
; 0.295 ; sram:inst3|DATA_OUT[4]                                               ; UART_TX:inst6|r_TX_Data[4]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.009     ; 0.400      ;
; 0.296 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.422      ;
; 0.296 ; sram:inst3|DATA_OUT[6]                                               ; UART_TX:inst6|r_TX_Data[6]                                           ; Clk_50                                                         ; divisor:inst2|clk_int ; 0.000        ; -0.009     ; 0.401      ;
; 0.298 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.423      ;
; 0.299 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.424      ;
; 0.302 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.428      ;
; 0.322 ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.447      ;
; 0.327 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.452      ;
; 0.328 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 1.587      ; 2.124      ;
; 0.328 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.453      ;
; 0.329 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.454      ;
; 0.337 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.462      ;
; 0.342 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.467      ;
; 0.343 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.088      ; 0.535      ;
; 0.343 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_Bit_Index[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.468      ;
; 0.344 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.469      ;
; 0.353 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Active                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.478      ;
; 0.354 ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.479      ;
; 0.362 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.487      ;
; 0.364 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 1.587      ; 2.160      ;
; 0.368 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.493      ;
; 0.370 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.495      ;
; 0.372 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.497      ;
; 0.391 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.517      ;
; 0.392 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.518      ;
; 0.406 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|r_SM_Main.s_Idle                                       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.040      ; 0.530      ;
; 0.414 ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.040      ; 0.538      ;
; 0.418 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.544      ;
; 0.424 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.549      ;
; 0.426 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.552      ;
; 0.426 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.040      ; 0.550      ;
; 0.434 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|r_SM_Main.s_Cleanup                                    ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.560      ;
; 0.438 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.563      ;
; 0.439 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.565      ;
; 0.443 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.568      ;
; 0.448 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.573      ;
; 0.449 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.574      ;
; 0.451 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[2]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.577      ;
; 0.456 ; CIC_SRAM_controller_UART:inst|state.UART_send_start                  ; UART_TX:inst6|r_SM_Main.s_TX_Start_Bit                               ; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int ; 0.000        ; 0.088      ; 0.648      ;
; 0.456 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Clk_Count[9]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.581      ;
; 0.465 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.591      ;
; 0.468 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.594      ;
; 0.473 ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.598      ;
; 0.479 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.605      ;
; 0.480 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.606      ;
; 0.481 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.607      ;
; 0.482 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.608      ;
; 0.490 ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; UART_TX:inst6|o_TX_Serial                                            ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.615      ;
; 0.491 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.617      ;
; 0.501 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.626      ;
; 0.503 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.629      ;
; 0.504 ; UART_TX:inst6|r_Clk_Count[1]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.629      ;
; 0.505 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.631      ;
; 0.506 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.631      ;
; 0.509 ; UART_TX:inst6|r_Clk_Count[3]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.634      ;
; 0.514 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Stop_Bit                                ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.639      ;
; 0.514 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[3]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.639      ;
; 0.515 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.640      ;
; 0.517 ; UART_TX:inst6|r_Clk_Count[0]                                         ; UART_TX:inst6|r_Clk_Count[4]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.642      ;
; 0.517 ; UART_TX:inst6|r_Clk_Count[5]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.642      ;
; 0.518 ; UART_TX:inst6|r_Clk_Count[2]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.643      ;
; 0.520 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[5]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.645      ;
; 0.521 ; UART_TX:inst6|r_Clk_Count[7]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.646      ;
; 0.523 ; UART_TX:inst6|r_Clk_Count[4]                                         ; UART_TX:inst6|r_Clk_Count[6]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.648      ;
; 0.524 ; UART_TX:inst6|r_Bit_Index[2]                                         ; UART_TX:inst6|r_SM_Main.s_TX_Data_Bits                               ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.649      ;
; 0.527 ; UART_TX:inst6|r_Clk_Count[9]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.040      ; 0.651      ;
; 0.528 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[0] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.654      ;
; 0.528 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[7]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.653      ;
; 0.531 ; UART_TX:inst6|r_Clk_Count[6]                                         ; UART_TX:inst6|r_Clk_Count[8]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.656      ;
; 0.548 ; UART_TX:inst6|r_Bit_Index[0]                                         ; UART_TX:inst6|r_Bit_Index[1]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.673      ;
; 0.550 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.676      ;
; 0.556 ; UART_TX:inst6|r_Clk_Count[8]                                         ; UART_TX:inst6|r_Bit_Index[0]                                         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.040      ; 0.680      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.182 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|state.fin            ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.201 ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.325      ;
; 0.294 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.419      ;
; 0.298 ; buffer_intermed:inst7|pix_cnt_o[4]    ; Sram_CIC_3:inst1|pix_previo[4]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.027     ; 0.385      ;
; 0.300 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; buffer_intermed:inst7|pix_cnt_o[19]   ; Sram_CIC_3:inst1|pix_previo[19]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.027     ; 0.390      ;
; 0.303 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.427      ;
; 0.307 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.432      ;
; 0.311 ; buffer_intermed:inst7|pix_cnt_o[10]   ; Sram_CIC_3:inst1|pix_previo[10]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.027     ; 0.398      ;
; 0.317 ; buffer_intermed:inst7|pix_cnt_o[18]   ; Sram_CIC_3:inst1|pix_previo[18]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.027     ; 0.404      ;
; 0.324 ; buffer_intermed:inst7|pix_cnt_o[12]   ; Sram_CIC_3:inst1|pix_previo[12]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.029     ; 0.409      ;
; 0.359 ; Sram_CIC_3:inst1|state.idle           ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.484      ;
; 0.369 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.494      ;
; 0.383 ; buffer_intermed:inst7|pix_cnt_o[11]   ; Sram_CIC_3:inst1|pix_previo[11]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.027     ; 0.470      ;
; 0.385 ; buffer_intermed:inst7|pix_cnt_o[20]   ; Sram_CIC_3:inst1|pix_previo[20]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.027     ; 0.472      ;
; 0.390 ; buffer_intermed:inst7|pix_cnt_o[1]    ; Sram_CIC_3:inst1|pix_previo[1]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.029     ; 0.475      ;
; 0.405 ; buffer_intermed:inst7|pix_cnt_o[16]   ; Sram_CIC_3:inst1|pix_previo[16]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.033     ; 0.486      ;
; 0.409 ; buffer_intermed:inst7|pix_cnt_o[8]    ; Sram_CIC_3:inst1|pix_previo[8]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.027     ; 0.496      ;
; 0.443 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.568      ;
; 0.449 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.574      ;
; 0.450 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.576      ;
; 0.455 ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.580      ;
; 0.460 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.585      ;
; 0.463 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.587      ;
; 0.463 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.587      ;
; 0.464 ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.588      ;
; 0.471 ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.596      ;
; 0.473 ; buffer_intermed:inst7|pix_cnt_o[7]    ; Sram_CIC_3:inst1|pix_previo[7]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.025     ; 0.562      ;
; 0.475 ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.039      ; 0.598      ;
; 0.477 ; buffer_intermed:inst7|pix_cnt_o[9]    ; Sram_CIC_3:inst1|pix_previo[9]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.027     ; 0.564      ;
; 0.483 ; buffer_intermed:inst7|pix_cnt_o[5]    ; Sram_CIC_3:inst1|pix_previo[5]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.027     ; 0.570      ;
; 0.485 ; buffer_intermed:inst7|pix_cnt_o[0]    ; Sram_CIC_3:inst1|pix_previo[0]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.029     ; 0.570      ;
; 0.488 ; buffer_intermed:inst7|pix_cnt_o[2]    ; Sram_CIC_3:inst1|pix_previo[2]        ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.031     ; 0.571      ;
; 0.489 ; buffer_intermed:inst7|pix_cnt_o[13]   ; Sram_CIC_3:inst1|pix_previo[13]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.031     ; 0.572      ;
; 0.492 ; buffer_intermed:inst7|pix_cnt_o[15]   ; Sram_CIC_3:inst1|pix_previo[15]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.031     ; 0.575      ;
; 0.493 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|state.espero_proximo ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.046      ; 0.623      ;
; 0.496 ; Sram_CIC_3:inst1|state.escritura      ; Sram_CIC_3:inst1|add_count[0]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.036      ; 0.616      ;
; 0.504 ; buffer_intermed:inst7|pix_cnt_o[17]   ; Sram_CIC_3:inst1|pix_previo[17]       ; Clk_50                   ; Sram_CIC_3:inst1|clk_int ; 0.000        ; -0.033     ; 0.585      ;
; 0.504 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.049      ; 0.637      ;
; 0.506 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.631      ;
; 0.507 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.049      ; 0.640      ;
; 0.509 ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.634      ;
; 0.513 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.638      ;
; 0.513 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.637      ;
; 0.513 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.637      ;
; 0.514 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.638      ;
; 0.515 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.639      ;
; 0.516 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; Sram_CIC_3:inst1|add_count[2]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.641      ;
; 0.516 ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.640      ;
; 0.516 ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.640      ;
; 0.517 ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.641      ;
; 0.518 ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.642      ;
; 0.518 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.643      ;
; 0.519 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.049      ; 0.652      ;
; 0.521 ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; Sram_CIC_3:inst1|add_count[9]         ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.049      ; 0.655      ;
; 0.526 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[4]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[18]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.650      ;
; 0.526 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[14]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.650      ;
; 0.526 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[16]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.650      ;
; 0.529 ; Sram_CIC_3:inst1|add_count[3]         ; Sram_CIC_3:inst1|add_count[7]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.654      ;
; 0.529 ; Sram_CIC_3:inst1|add_count[1]         ; Sram_CIC_3:inst1|add_count[5]         ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.041      ; 0.654      ;
; 0.529 ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|add_count[19]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.653      ;
; 0.529 ; Sram_CIC_3:inst1|add_count[11]        ; Sram_CIC_3:inst1|add_count[15]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.653      ;
; 0.529 ; Sram_CIC_3:inst1|add_count[13]        ; Sram_CIC_3:inst1|add_count[17]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.040      ; 0.653      ;
; 0.570 ; Sram_CIC_3:inst1|add_count[8]         ; Sram_CIC_3:inst1|add_count[12]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.049      ; 0.703      ;
; 0.571 ; Sram_CIC_3:inst1|add_count[6]         ; Sram_CIC_3:inst1|add_count[10]        ; Sram_CIC_3:inst1|clk_int ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.049      ; 0.704      ;
+-------+---------------------------------------+---------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; -0.542 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.076     ; 1.453      ;
; -0.449 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.068     ; 1.368      ;
; -0.449 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.068     ; 1.368      ;
; -0.449 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.068     ; 1.368      ;
; -0.449 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.068     ; 1.368      ;
; -0.361 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.078     ; 1.270      ;
; -0.361 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.078     ; 1.270      ;
; -0.361 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.078     ; 1.270      ;
; -0.361 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.078     ; 1.270      ;
; -0.361 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.078     ; 1.270      ;
; -0.361 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.078     ; 1.270      ;
; -0.361 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.078     ; 1.270      ;
; -0.361 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.078     ; 1.270      ;
; -0.361 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.078     ; 1.270      ;
; -0.358 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.276      ;
; -0.358 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.276      ;
; -0.358 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.276      ;
; -0.358 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.276      ;
; -0.358 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.276      ;
; -0.358 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.276      ;
; -0.358 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.276      ;
; -0.358 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.276      ;
; -0.358 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.276      ;
; -0.358 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.069     ; 1.276      ;
; -0.327 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.079     ; 1.235      ;
; -0.327 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.079     ; 1.235      ;
; -0.327 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.079     ; 1.235      ;
; -0.327 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.079     ; 1.235      ;
; -0.322 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.071     ; 1.238      ;
; -0.102 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.066     ; 1.023      ;
; -0.102 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.066     ; 1.023      ;
; -0.102 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 1.000        ; -0.066     ; 1.023      ;
+--------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.951      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.951      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.951      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.951      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.951      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.951      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.951      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.951      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.951      ;
; -0.044 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.951      ;
; -0.041 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.948      ;
; -0.041 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.948      ;
; -0.041 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.948      ;
; -0.041 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.948      ;
; -0.041 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.948      ;
; -0.041 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.948      ;
; -0.041 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.948      ;
; -0.041 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.948      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.099 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 0.819      ;
; 0.099 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 0.819      ;
; 0.099 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.069     ; 0.819      ;
; 0.104 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.813      ;
; 0.104 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.813      ;
; 0.104 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.813      ;
; 0.104 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.813      ;
; 0.104 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.813      ;
; 0.104 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.813      ;
; 0.104 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.813      ;
; 0.104 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.813      ;
; 0.104 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.813      ;
; 0.104 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.813      ;
; 0.104 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.813      ;
; 0.104 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 0.813      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Pix_clk'                                                                                                                                                                     ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.164 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.140      ; 1.453      ;
; 0.164 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.140      ; 1.453      ;
; 0.164 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.140      ; 1.453      ;
; 0.164 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.140      ; 1.453      ;
; 0.164 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.140      ; 1.453      ;
; 0.164 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.140      ; 1.453      ;
; 0.164 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.140      ; 1.453      ;
; 0.164 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.140      ; 1.453      ;
; 0.164 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.140      ; 1.453      ;
; 0.164 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.140      ; 1.453      ;
; 0.196 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[7]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.150      ; 1.431      ;
; 0.196 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[0]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.150      ; 1.431      ;
; 0.196 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[1]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.150      ; 1.431      ;
; 0.196 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[2]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.150      ; 1.431      ;
; 0.196 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[3]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.150      ; 1.431      ;
; 0.196 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[4]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.150      ; 1.431      ;
; 0.196 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[5]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.150      ; 1.431      ;
; 0.196 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[6]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.150      ; 1.431      ;
; 0.210 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.164      ; 1.431      ;
; 0.223 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.174      ; 1.428      ;
; 0.223 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.174      ; 1.428      ;
; 0.223 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.174      ; 1.428      ;
; 0.223 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.174      ; 1.428      ;
; 0.223 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.174      ; 1.428      ;
; 0.223 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.174      ; 1.428      ;
; 0.223 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.174      ; 1.428      ;
; 0.223 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.174      ; 1.428      ;
; 0.223 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.174      ; 1.428      ;
; 0.223 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; 0.500        ; 1.174      ; 1.428      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk_50'                                                                                                                                           ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.172 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.022      ; 0.827      ;
; 0.172 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.022      ; 0.827      ;
; 0.172 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.022      ; 0.827      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
; 0.173 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 1.000        ; 0.024      ; 0.828      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Pix_clk'                                                                                                                                                                      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                          ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.344      ; 1.243      ;
; 0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.344      ; 1.243      ;
; 0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.344      ; 1.243      ;
; 0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.344      ; 1.243      ;
; 0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.344      ; 1.243      ;
; 0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.344      ; 1.243      ;
; 0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.344      ; 1.243      ;
; 0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.344      ; 1.243      ;
; 0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.344      ; 1.243      ;
; 0.285 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.344      ; 1.243      ;
; 0.297 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.334      ; 1.245      ;
; 0.312 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[7]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.319      ; 1.245      ;
; 0.312 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[0]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.319      ; 1.245      ;
; 0.312 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[1]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.319      ; 1.245      ;
; 0.312 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[2]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.319      ; 1.245      ;
; 0.312 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[3]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.319      ; 1.245      ;
; 0.312 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[4]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.319      ; 1.245      ;
; 0.312 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[5]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.319      ; 1.245      ;
; 0.312 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|contador[6]       ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.319      ; 1.245      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.260      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.260      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.260      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.260      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.260      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.260      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.260      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.260      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.260      ;
; 0.337 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; CIC_SRAM_controller_UART:inst|clk_25 ; Pix_clk     ; -0.500       ; 1.309      ; 1.260      ;
+-------+-----------------------------------------------------+--------------------------------------------------+--------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk_50'                                                                                                                                            ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                   ; Launch Clock                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_LB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_UB_N      ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[0]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[1]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[2]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[3]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[4]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[6]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[7]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[8]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[9]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[11]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[12]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[14]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.437 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[15]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.155      ; 0.706      ;
; 0.440 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[5]~en  ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.153      ; 0.707      ;
; 0.440 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[10]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.153      ; 0.707      ;
; 0.440 ; CIC_SRAM_controller_UART:inst|state.reset_state ; sram:inst3|SRAM_DQ[13]~en ; CIC_SRAM_controller_UART:inst|clk_25 ; Clk_50      ; 0.000        ; 0.153      ; 0.707      ;
+-------+-------------------------------------------------+---------------------------+--------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.521 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.704      ;
; 0.521 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.704      ;
; 0.521 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.704      ;
; 0.521 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.704      ;
; 0.521 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.704      ;
; 0.521 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.704      ;
; 0.521 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.704      ;
; 0.521 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.704      ;
; 0.521 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.704      ;
; 0.521 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.704      ;
; 0.521 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.704      ;
; 0.521 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.704      ;
; 0.522 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.706      ;
; 0.522 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.706      ;
; 0.522 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.706      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.852      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.852      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.852      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.853      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.853      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.853      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.852      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.852      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.853      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.853      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.853      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.853      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.853      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.852      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.853      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 0.853      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.852      ;
; 0.679 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.069      ; 0.852      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Sram_CIC_3:inst1|clk_int'                                                                                                                                                       ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                               ; Launch Clock                         ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+
; 0.727 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.fin            ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.077      ; 0.908      ;
; 0.727 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.idle           ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.077      ; 0.908      ;
; 0.727 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.espero_proximo ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.077      ; 0.908      ;
; 0.917 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|state.escritura      ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.071      ; 1.092      ;
; 0.921 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[7]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.063      ; 1.088      ;
; 0.921 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[6]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.063      ; 1.088      ;
; 0.921 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[4]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.063      ; 1.088      ;
; 0.921 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[2]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.063      ; 1.088      ;
; 0.933 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[10]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.110      ;
; 0.933 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[11]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.110      ;
; 0.933 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[12]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.110      ;
; 0.933 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[13]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.110      ;
; 0.933 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[14]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.110      ;
; 0.933 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[15]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.110      ;
; 0.933 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[16]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.110      ;
; 0.933 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[17]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.110      ;
; 0.933 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[18]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.110      ;
; 0.933 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[19]        ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.073      ; 1.110      ;
; 0.942 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[1]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.111      ;
; 0.942 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[2]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.111      ;
; 0.942 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[3]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.111      ;
; 0.942 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[4]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.111      ;
; 0.942 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[5]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.111      ;
; 0.942 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[6]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.111      ;
; 0.942 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[7]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.111      ;
; 0.942 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[8]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.111      ;
; 0.942 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[9]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.065      ; 1.111      ;
; 1.023 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[5]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.201      ;
; 1.023 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[3]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.201      ;
; 1.023 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[1]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.201      ;
; 1.023 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|data_reg[0]          ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.074      ; 1.201      ;
; 1.089 ; CIC_SRAM_controller_UART:inst|state.trigger_interno ; Sram_CIC_3:inst1|add_count[0]         ; CIC_SRAM_controller_UART:inst|clk_25 ; Sram_CIC_3:inst1|clk_int ; 0.000        ; 0.067      ; 1.260      ;
+-------+-----------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                ; -4.136   ; 0.155 ; -2.018   ; 0.285   ; -3.000              ;
;  CIC_SRAM_controller_UART:inst|clk_25                           ; -4.001   ; 0.174 ; N/A      ; N/A     ; -1.285              ;
;  Clk_50                                                         ; -2.663   ; 0.155 ; -0.697   ; 0.437   ; -3.000              ;
;  Pix_clk                                                        ; -2.114   ; 0.157 ; -1.014   ; 0.285   ; -3.000              ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.262   ; 0.181 ; -0.777   ; 0.521   ; -1.285              ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -2.131   ; 0.181 ; -1.091   ; 0.679   ; -1.285              ;
;  Sram_CIC_3:inst1|clk_int                                       ; -4.136   ; 0.182 ; -2.018   ; 0.727   ; -1.285              ;
;  divisor:inst2|clk_int                                          ; -3.151   ; 0.181 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                 ; -635.69  ; 0.0   ; -124.83  ; 0.0     ; -400.495            ;
;  CIC_SRAM_controller_UART:inst|clk_25                           ; -103.355 ; 0.000 ; N/A      ; N/A     ; -42.405             ;
;  Clk_50                                                         ; -165.509 ; 0.000 ; -12.531  ; 0.000   ; -131.500            ;
;  Pix_clk                                                        ; -53.608  ; 0.000 ; -27.924  ; 0.000   ; -58.205             ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int   ; -24.618  ; 0.000 ; -11.571  ; 0.000   ; -30.840             ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -25.750  ; 0.000 ; -19.614  ; 0.000   ; -25.700             ;
;  Sram_CIC_3:inst1|clk_int                                       ; -199.058 ; 0.000 ; -53.190  ; 0.000   ; -68.105             ;
;  divisor:inst2|clk_int                                          ; -63.792  ; 0.000 ; N/A      ; N/A     ; -51.400             ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Clk_camara     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sca            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Reset_camara   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_errase     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lectura    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trigger_camara ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led_SDA        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_estado[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sda            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Pix_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sda                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Line_valid              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Frame_valid             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Led_SDA        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TX        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_estado[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2308     ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25                           ; 44       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2        ; 0        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; 3        ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 277      ; 1        ; 0        ; 0        ;
; Clk_50                                                         ; Clk_50                                                         ; 12       ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; Clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; Pix_clk                                                        ; Clk_50                                                         ; 0        ; 29       ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Clk_50                                                         ; 37       ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int                                          ; 10       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; divisor:inst2|clk_int                                          ; 8        ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 394      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 156      ; 0        ;
; Pix_clk                                                        ; Pix_clk                                                        ; 0        ; 0        ; 0        ; 275      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 21       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; Sram_CIC_3:inst1|clk_int                                       ; 1795     ; 0        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; 916      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2308     ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; CIC_SRAM_controller_UART:inst|clk_25                           ; 44       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; CIC_SRAM_controller_UART:inst|clk_25                           ; 2        ; 0        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; CIC_SRAM_controller_UART:inst|clk_25                           ; 3        ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 277      ; 1        ; 0        ; 0        ;
; Clk_50                                                         ; Clk_50                                                         ; 12       ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; Clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; Pix_clk                                                        ; Clk_50                                                         ; 0        ; 29       ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Clk_50                                                         ; 37       ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; divisor:inst2|clk_int                                          ; 10       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; divisor:inst2|clk_int                                          ; 8        ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 394      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 156      ; 0        ;
; Pix_clk                                                        ; Pix_clk                                                        ; 0        ; 0        ; 0        ; 275      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 21       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; Sram_CIC_3:inst1|clk_int                                       ; 1795     ; 0        ; 0        ; 0        ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; 916      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                          ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 29       ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 32       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; Clk_50                                                         ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Pix_clk                                                        ; 0        ; 0        ; 29       ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
; CIC_SRAM_controller_UART:inst|clk_25                           ; Sram_CIC_3:inst1|clk_int                                       ; 32       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 242   ; 242  ;
; Unconstrained Output Ports      ; 76    ; 76   ;
; Unconstrained Output Port Paths ; 121   ; 121  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                 ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; Target                                                         ; Clock                                                          ; Type ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; CIC_SRAM_controller_UART:inst|clk_25                           ; CIC_SRAM_controller_UART:inst|clk_25                           ; Base ; Constrained ;
; Clk_50                                                         ; Clk_50                                                         ; Base ; Constrained ;
; Pix_clk                                                        ; Pix_clk                                                        ; Base ; Constrained ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Base ; Constrained ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Base ; Constrained ;
; Sram_CIC_3:inst1|clk_int                                       ; Sram_CIC_3:inst1|clk_int                                       ; Base ; Constrained ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; Base ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Clk_camara     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Led_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sca            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_errase     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_lectura    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger_camara ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Clk_camara     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Led_SDA        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sca            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_errase     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_estado[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_lectura    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger_camara ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Sep  5 12:58:19 2024
Info: Command: quartus_sta Sram_CIC -c Sram_CIC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Sram_CIC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Pix_clk Pix_clk
    Info (332105): create_clock -period 1.000 -name CIC_SRAM_controller_UART:inst|clk_25 CIC_SRAM_controller_UART:inst|clk_25
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst5|controlador:inst|clk_int_2 Programador_controlador_block:inst5|controlador:inst|clk_int_2
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst5|controlador:inst|clk_int Programador_controlador_block:inst5|controlador:inst|clk_int
    Info (332105): create_clock -period 1.000 -name divisor:inst2|clk_int divisor:inst2|clk_int
    Info (332105): create_clock -period 1.000 -name Clk_50 Clk_50
    Info (332105): create_clock -period 1.000 -name Sram_CIC_3:inst1|clk_int Sram_CIC_3:inst1|clk_int
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.136            -199.058 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -4.001            -103.355 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -3.151             -63.792 divisor:inst2|clk_int 
    Info (332119):    -2.663            -165.509 Clk_50 
    Info (332119):    -2.262             -24.618 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -2.131             -25.750 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -2.114             -53.608 Pix_clk 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.387               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.401               0.000 Clk_50 
    Info (332119):     0.402               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.402               0.000 divisor:inst2|clk_int 
    Info (332119):     0.403               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.403               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.428               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -2.018
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.018             -53.190 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.091             -19.614 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -1.014             -27.924 Pix_clk 
    Info (332119):    -0.777             -11.571 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -0.697             -12.531 Clk_50 
Info (332146): Worst-case removal slack is 1.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.075               0.000 Clk_50 
    Info (332119):     1.149               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     1.213               0.000 Pix_clk 
    Info (332119):     1.471               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     1.561               0.000 Sram_CIC_3:inst1|clk_int 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -131.500 Clk_50 
    Info (332119):    -3.000             -50.545 Pix_clk 
    Info (332119):    -1.285             -68.105 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.285             -51.400 divisor:inst2|clk_int 
    Info (332119):    -1.285             -42.405 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.730
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.730            -179.249 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -3.627             -92.039 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -2.802             -54.191 divisor:inst2|clk_int 
    Info (332119):    -2.386            -142.206 Clk_50 
    Info (332119):    -2.015             -20.747 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.874             -21.257 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -1.803             -46.023 Pix_clk 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.352               0.000 Clk_50 
    Info (332119):     0.353               0.000 divisor:inst2|clk_int 
    Info (332119):     0.354               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.354               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.355               0.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):     0.392               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -1.730
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.730             -44.888 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -0.885             -15.882 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.849             -23.240 Pix_clk 
    Info (332119):    -0.600              -8.976 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -0.503              -8.979 Clk_50 
Info (332146): Worst-case removal slack is 0.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.964               0.000 Clk_50 
    Info (332119):     1.049               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     1.144               0.000 Pix_clk 
    Info (332119):     1.344               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     1.428               0.000 Sram_CIC_3:inst1|clk_int 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -131.500 Clk_50 
    Info (332119):    -3.000             -50.545 Pix_clk 
    Info (332119):    -1.285             -68.105 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.285             -51.400 divisor:inst2|clk_int 
    Info (332119):    -1.285             -42.405 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.548
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.548             -71.156 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.544             -55.100 Clk_50 
    Info (332119):    -1.480             -34.959 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.074             -12.158 divisor:inst2|clk_int 
    Info (332119):    -0.611              -4.367 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -0.501              -4.359 Pix_clk 
    Info (332119):    -0.495              -3.373 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case hold slack is 0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.155               0.000 Clk_50 
    Info (332119):     0.157               0.000 Pix_clk 
    Info (332119):     0.174               0.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):     0.181               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.181               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.181               0.000 divisor:inst2|clk_int 
    Info (332119):     0.182               0.000 Sram_CIC_3:inst1|clk_int 
Info (332146): Worst-case recovery slack is -0.542
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.542             -11.103 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -0.044              -0.768 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.099               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.164               0.000 Pix_clk 
    Info (332119):     0.172               0.000 Clk_50 
Info (332146): Worst-case removal slack is 0.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.285               0.000 Pix_clk 
    Info (332119):     0.437               0.000 Clk_50 
    Info (332119):     0.521               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.679               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.727               0.000 Sram_CIC_3:inst1|clk_int 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -109.459 Clk_50 
    Info (332119):    -3.000             -58.205 Pix_clk 
    Info (332119):    -1.000             -53.000 Sram_CIC_3:inst1|clk_int 
    Info (332119):    -1.000             -40.000 divisor:inst2|clk_int 
    Info (332119):    -1.000             -33.000 CIC_SRAM_controller_UART:inst|clk_25 
    Info (332119):    -1.000             -24.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.000             -20.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Thu Sep  5 12:58:25 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


