<block name="simple_comp.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		top^a_in~0 top^a_in~1 top^a_in~2 top^a_in~3 top^a_in~4 top^a_in~5 top^a_in~6 top^a_in~7 top^a_in~8 top^a_in~9 top^a_in~10 top^a_in~11 top^a_in~12 top^a_in~13 top^a_in~14 top^a_in~15 top^b_in~0 top^b_in~1 top^b_in~2 top^b_in~3 top^b_in~4 top^b_in~5 top^b_in~6 top^b_in~7 top^b_in~8 top^b_in~9 top^b_in~10 top^b_in~11 top^b_in~12 top^b_in~13 top^b_in~14 top^b_in~15 top^c_in~0 top^c_in~1 top^c_in~2 top^c_in~3 top^c_in~4 top^c_in~5 top^c_in~6 top^c_in~7 top^c_in~8 top^c_in~9 top^c_in~10 top^c_in~11 top^c_in~12 top^c_in~13 top^c_in~14 top^c_in~15 top^clock top^rst 
	</inputs>

	<outputs>
		out:top^d_out~0 out:top^d_out~1 out:top^d_out~2 out:top^d_out~3 out:top^d_out~4 out:top^d_out~5 out:top^d_out~6 out:top^d_out~7 out:top^d_out~8 out:top^d_out~9 out:top^d_out~10 out:top^d_out~11 out:top^d_out~12 out:top^d_out~13 out:top^d_out~14 out:top^d_out~15 
	</outputs>

	<clocks>
		top^clock 
	</clocks>

	<block name="n187" instance="clb[0]" mode="clb">
		<inputs>
			<port name="I">top^c_in~11 top^FF_NODE~17 top^c_in~13 open n193_1 top^FF_NODE~18 top^c_in~14 top^rst top^c_in~7 top^c_in~8 top^c_in~12 top^FF_NODE~8 top^c_in~6 top^FF_NODE~5 top^c_in~10 top^FF_NODE~15 n175 open top^FF_NODE~9 top^c_in~9 top^FF_NODE~16 top^FF_NODE~7 top^FF_NODE~6 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clock </port>
		</clocks>
		<block name="n179" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[20]->crossbar  clb.I[8]->crossbar  clb.I[16]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n179" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n179" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n179" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[0]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[3]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n179 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n183_1" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[19]->crossbar  clb.I[5]->crossbar  ble[0].out[0]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n183_1" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n183_1" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n183_1" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n183_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n213" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  ble[4].out[0]->crossbar  clb.I[18]->crossbar  clb.I[4]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n213" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n213" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n213" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[0]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[3]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n213 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~29" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~29 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n208" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  open clb.I[6]->crossbar  clb.I[7]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n208" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n208" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n208" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[0]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n208 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~28" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~28 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n191" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[11]->crossbar  ble[7].out[0]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n191" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n191" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n191" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n191 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n203" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[11]->crossbar  ble[6].out[0]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n203" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n203" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n203" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[0]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n203 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~27" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~27 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n189" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open ble[7].out[0]->crossbar  clb.I[21]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n189" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n189" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n189" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[4]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
						</inputs>
						<outputs>
							<port name="out">n189 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n187" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  ble[1].out[0]->crossbar  clb.I[14]->crossbar  clb.I[22]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n187" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n187" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n187" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[1]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n187 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n175" instance="clb[1]" mode="clb">
		<inputs>
			<port name="I">top^c_in~5 top^a_in~0 top^c_in~1 top^a_in~5 top^b_in~5 top^a_in~2 top^b_in~0 top^c_in~0 top^b_in~2 top^a_in~3 top^c_in~3 n196 top^rst top^FF_NODE~13 top^c_in~4 top^b_in~1 open open n202 top^b_in~3 top^c_in~2 top^a_in~1 n198_1 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clock </port>
		</clocks>
		<block name="top^FF_NODE~14" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  open clb.I[4]->crossbar  clb.I[3]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n238" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n238" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n238" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[4]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n238 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~14" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~14 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="top^FF_NODE~11" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[12]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n223" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n223" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n223" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n223 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~11" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~11 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="top^FF_NODE~3" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[12]->crossbar  clb.I[6]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n133" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n133" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n133" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[1]->complete:lut5  open open </port>
						</inputs>
						<outputs>
							<port name="out">n133 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~3" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~3 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="top^FF_NODE~4" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[1]->crossbar  clb.I[6]->crossbar  clb.I[21]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n218" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n218" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n218" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[1]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[0]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n218 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~4" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~4 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="top^FF_NODE~12" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[12]->crossbar  clb.I[9]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n228" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n228" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n228" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[4]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n228 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~12" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~12 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n167" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[2]->crossbar  ble[3].out[0]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n167" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n167" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n167" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[2]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n167 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n171" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  ble[5].out[0]->crossbar  clb.I[20]->crossbar  ble[4].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n171" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n171" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n171" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[1]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n171 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n175" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  ble[0].out[0]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n175" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n175" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n175" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[3]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n175 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n216" instance="clb[2]" mode="clb">
		<inputs>
			<port name="I">top^a_in~11 n222 top^a_in~13 top^b_in~12 top^a_in~9 top^b_in~8 top^b_in~14 top^b_in~13 top^rst top^a_in~7 n204 top^b_in~9 top^a_in~6 top^b_in~10 top^a_in~10 open open top^a_in~12 top^b_in~6 top^a_in~14 top^a_in~8 top^b_in~7 top^b_in~11 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clock </port>
		</clocks>
		<block name="n220" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[2]->crossbar  clb.I[7]->crossbar  clb.I[3]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n220" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n220" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n220" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[4]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[0]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n220 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n288" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[8]->crossbar  clb.I[19]->crossbar  clb.I[6]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n288" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n288" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n288" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[4]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n288 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~10" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~10 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n212" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[4]->crossbar  ble[3].out[0]->crossbar  clb.I[11]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n212" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n212" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n212" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[4]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[2]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n212 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n208_1" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[12]->crossbar  clb.I[10]->crossbar  clb.I[21]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n208_1" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n208_1" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n208_1" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[1]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[2]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n208_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n283" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[8]->crossbar  clb.I[19]->crossbar  ble[0].out[0]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n283" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n283" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n283" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n283 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~9" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~9 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n278" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  ble[6].out[0]->crossbar  clb.I[8]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n278" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n278" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n278" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[0]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[1]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n278 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~8" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~8 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n218_1" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open clb.I[3]->crossbar  open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n218_1" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n218_1" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n218_1" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[0]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[4]->complete:lut5  open open </port>
						</inputs>
						<outputs>
							<port name="out">n218_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n216" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  ble[2].out[0]->crossbar  clb.I[14]->crossbar  clb.I[22]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n216" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n216" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n216" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[1]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n216 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n204" instance="clb[3]" mode="clb">
		<inputs>
			<port name="I">open top^a_in~6 top^b_in~3 top^a_in~0 top^b_in~6 top^b_in~7 top^rst top^b_in~0 top^b_in~1 open top^a_in~3 top^a_in~1 top^b_in~4 top^a_in~5 top^a_in~4 open open open open top^a_in~7 top^a_in~2 top^b_in~2 top^b_in~5 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clock </port>
		</clocks>
		<block name="n206" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[4]->crossbar  clb.I[1]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n206" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n206" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n206" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[4]->complete:lut5  open open </port>
						</inputs>
						<outputs>
							<port name="out">n206 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n202" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[12]->crossbar  open open ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n202" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n202" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n202" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[4]->complete:lut5  open open </port>
						</inputs>
						<outputs>
							<port name="out">n202 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n243" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[1]->crossbar  clb.I[6]->crossbar  ble[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n243" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n243" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n243" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[1]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n243 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~15" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~15 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n233" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[14]->crossbar  clb.I[6]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n233" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n233" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n233" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[1]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n233 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~13" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~13 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n248" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[6]->crossbar  clb.I[19]->crossbar  open clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n248" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n248" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n248" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[0]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n248 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~16" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~16 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n196" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  open clb.I[8]->crossbar  clb.I[3]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n196" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n196" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n196" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[2]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n196 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n200" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[10]->crossbar  ble[5].out[0]->crossbar  clb.I[2]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n200" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n200" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n200" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[2]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n200 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n204" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[12]->crossbar  clb.I[14]->crossbar  clb.I[22]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n204" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n204" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n204" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n204 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="top^c_in~1" instance="io[4]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c_in~0" instance="io[5]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~0" instance="io[6]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^a_in~0" instance="io[7]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~1" instance="io[8]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^a_in~1" instance="io[9]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^FF_NODE~26" instance="clb[10]" mode="clb">
		<inputs>
			<port name="I">top^rst top^FF_NODE~3 top^FF_NODE~5 top^a_in~10 top^b_in~10 n183_1 top^c_in~1 top^a_in~11 top^a_in~12 top^c_in~11 n187 n212 open top^FF_NODE~4 top^c_in~10 top^b_in~11 open top^b_in~12 n216 top^c_in~12 open open top^c_in~0 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clock </port>
		</clocks>
		<block name="n214" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[11]->crossbar  clb.I[4]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n214" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n214" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n214" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[1]->complete:lut5  open open </port>
						</inputs>
						<outputs>
							<port name="out">n214 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n193" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  ble[5].out[0]->crossbar  open ble[3].out[0]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n193" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n193" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n193" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[0]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n193 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~25" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~25 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="top^FF_NODE~7" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[8]->crossbar  clb.I[18]->crossbar  clb.I[17]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n273" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n273" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n273" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[1]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[2]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n273 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~7" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~7 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n185" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[5]->crossbar  open clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n185" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n185" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n185" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open </port>
						</inputs>
						<outputs>
							<port name="out">n185 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="top^FF_NODE~26" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  open clb.I[10]->crossbar  clb.I[19]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n198" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n198" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n198" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[2]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n198 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~26" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~26 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n268" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open ble[0].out[0]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n268" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n268" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n268" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[1]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n268 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~6" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~6 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n143" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[6]->crossbar  clb.I[13]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n143" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n143" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n143" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[2]->complete:lut5  </port>
						</inputs>
						<outputs>
							<port name="out">n143 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~23" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~23 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n138" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open clb.I[22]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n138" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n138" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n138" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[4]->complete:lut5  open open </port>
						</inputs>
						<outputs>
							<port name="out">n138 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~22" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~22 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="top^c_in~2" instance="io[11]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^a_in~2" instance="io[12]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^a_in~3" instance="io[13]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~3" instance="io[14]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~2" instance="io[15]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c_in~3" instance="io[16]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^FF_NODE~24" instance="clb[17]" mode="clb">
		<inputs>
			<port name="I">top^rst open open n179 top^a_in~8 open open top^c_in~9 top^a_in~10 n208_1 n183_1 open top^b_in~8 top^b_in~9 top^b_in~10 open open n212 open top^c_in~10 open top^c_in~8 top^a_in~9 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clock </port>
		</clocks>
		<block name="n181" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[21]->crossbar  clb.I[3]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n181" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n181" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n181" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[3]->complete:lut5  open open </port>
						</inputs>
						<outputs>
							<port name="out">n181 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="top^FF_NODE~17" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[12]->crossbar  open clb.I[9]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n253" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n253" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n253" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n253 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~17" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~17 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="top^FF_NODE~5" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n263" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n263" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n263" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n263 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~5" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~5 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n178" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  ble[1].out[0]->crossbar  clb.I[3]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n178" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n178" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n178" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[0]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n178 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~36" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~36 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="top^FF_NODE~24" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open ble[2].out[0]->crossbar  clb.I[0]->crossbar  clb.I[19]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n188" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n188" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n188" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[4]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n188 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~24" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~24 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n183" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  ble[7].out[0]->crossbar  open ble[0].out[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n183" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n183" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n183" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[4]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n183 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~37" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~37 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n210" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  clb.I[12]->crossbar  open clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n210" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n210" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n210" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[4]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[1]->complete:lut5  open open </port>
						</inputs>
						<outputs>
							<port name="out">n210 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n258" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open clb.I[13]->crossbar  clb.I[22]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n258" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n258" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n258" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[4]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n258 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~18" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~18 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="top^a_in~5" instance="io[18]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^a_in~4" instance="io[19]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~5" instance="io[20]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~4" instance="io[21]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c_in~5" instance="io[22]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c_in~4" instance="io[23]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^FF_NODE~35" instance="clb[24]" mode="clb">
		<inputs>
			<port name="I">top^rst open top^c_in~5 open n171 top^FF_NODE~14 top^FF_NODE~11 top^c_in~4 top^FF_NODE~13 top^c_in~3 top^c_in~6 n167 open n175 top^FF_NODE~16 open open open open top^c_in~7 top^FF_NODE~12 top^c_in~2 top^FF_NODE~15 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clock </port>
		</clocks>
		<block name="n158" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[4]->crossbar  clb.I[0]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n158" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n158" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n158" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n158 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~32" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~32 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n153" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  ble[3].out[0]->crossbar  clb.I[20]->crossbar  open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n153" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n153" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n153" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[0]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[1]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n153 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~31" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~31 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n177" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[22]->crossbar  clb.I[13]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n177" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n177" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n177" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[4]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open open </port>
						</inputs>
						<outputs>
							<port name="out">n177 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n169" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[21]->crossbar  clb.I[6]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n169" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n169" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n169" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[0]->complete:lut5  open open </port>
						</inputs>
						<outputs>
							<port name="out">n169 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="top^FF_NODE~35" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  ble[2].out[0]->crossbar  open clb.I[19]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n173" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n173" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n173" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n173 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~35" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~35 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n173_1" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[4]->crossbar  clb.I[8]->crossbar  open clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n173_1" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n173_1" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n173_1" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[4]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[1]->complete:lut5  open open </port>
						</inputs>
						<outputs>
							<port name="out">n173_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n163" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  open clb.I[2]->crossbar  clb.I[0]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n163" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n163" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n163" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[0]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n163 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~33" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~33 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
		<block name="n168" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[0]->crossbar  clb.I[10]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n168" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n168" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n168" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[2]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[0]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n168 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~34" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~34 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="top^b_in~7" instance="io[25]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~6" instance="io[26]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^a_in~6" instance="io[27]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c_in~7" instance="io[28]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c_in~6" instance="io[29]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^a_in~7" instance="io[30]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~9" instance="io[31]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~8" instance="io[32]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c_in~9" instance="io[33]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c_in~8" instance="io[34]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^a_in~9" instance="io[35]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^a_in~8" instance="io[36]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="n198_1" instance="clb[37]" mode="clb">
		<inputs>
			<port name="I">top^FF_NODE~11 open open open open top^a_in~15 top^c_in~2 open open open n196 top^b_in~15 top^rst top^FF_NODE~10 top^c_in~15 open open open open top^a_in~2 top^b_in~2 open n167 </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">top^clock </port>
		</clocks>
		<block name="open" instance="ble[0]"/>
		<block name="open" instance="ble[1]"/>
		<block name="n193_1" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[14]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n193_1" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n193_1" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n193_1" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n193_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="open" instance="ble[3]"/>
		<block name="n198_1" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  open clb.I[19]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n198_1" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n198_1" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n198_1" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[1]->complete:lut5  open open </port>
						</inputs>
						<outputs>
							<port name="out">n198_1 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="open" instance="ble[5]"/>
		<block name="n222" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[11]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n222" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n222" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n222" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[4]->complete:lut5  lut5.in[3]->complete:lut5  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n222 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n148" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[6]->crossbar  open clb.I[22]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->clks  </port>
			</clocks>
			<block name="n148" instance="soft_logic[0]" mode="n1_lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n148" instance="lut5[0]" mode="lut5">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut5  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n148" instance="lut[0]">
						<inputs>
							<port name="in">lut5.in[1]->complete:lut5  lut5.in[0]->complete:lut5  lut5.in[4]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
						</inputs>
						<outputs>
							<port name="out">n148 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="top^FF_NODE~30" instance="ff[0]">
				<inputs>
					<port name="D">soft_logic[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">top^FF_NODE~30 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct4  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="top^a_in~10" instance="io[38]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~11" instance="io[39]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~10" instance="io[40]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^a_in~11" instance="io[41]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c_in~10" instance="io[42]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c_in~11" instance="io[43]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^a_in~12" instance="io[44]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~12" instance="io[45]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c_in~12" instance="io[46]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~13" instance="io[47]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^a_in~13" instance="io[48]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c_in~13" instance="io[49]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c_in~15" instance="io[50]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^a_in~15" instance="io[51]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~15" instance="io[52]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^rst" instance="io[53]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^rst" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^rst </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^a_in~14" instance="io[54]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^a_in~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^a_in~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^b_in~14" instance="io[55]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^b_in~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^b_in~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^c_in~14" instance="io[56]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^c_in~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^c_in~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~12" instance="io[57]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~26 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~11" instance="io[58]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~25 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~10" instance="io[59]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~24 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~9" instance="io[60]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~37 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~8" instance="io[61]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~36 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~7" instance="io[62]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~35 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~6" instance="io[63]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~34 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~5" instance="io[64]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~33 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~4" instance="io[65]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~32 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~3" instance="io[66]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~31 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~2" instance="io[67]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~30 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~1" instance="io[68]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~23 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~0" instance="io[69]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~22 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~15" instance="io[70]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~29 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~14" instance="io[71]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~28 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:top^d_out~13" instance="io[72]" mode="outpad">
		<inputs>
			<port name="outpad">top^FF_NODE~27 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:top^d_out~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="top^clock" instance="io[73]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="top^clock" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">top^clock </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
</block>

