--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Programmer/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml
tri_level_sync_generator tri_level_sync_generator.ncd -o
tri_level_sync_generator.twr tri_level_sync_generator.pcf


Design file:              tri_level_sync_generator.ncd
Physical constraint file: tri_level_sync_generator.pcf
Device,speed:             xc3s200,-4 (PRODUCTION 1.35 2004-11-11)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_f1485 = PERIOD TIMEGRP "f1485"  6.667 nS   HIGH 50.000000 % ;

 10 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.480ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_f1484 = PERIOD TIMEGRP "f1484"  6.667 nS   HIGH 50.000000 % ;

 1653 items analyzed, 2 timing errors detected. (2 setup errors, 0 hold errors)
 Minimum period is   6.718ns.
--------------------------------------------------------------------------------
Slack:                  -0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trilevel_syncgenerator3_Genlock_delay_cnt_delay_count_7 (FF)
  Destination:          trilevel_syncgenerator3_Genlock_delay_cnt_delay_count_14 (FF)
  Requirement:          6.667ns
  Data Path Delay:      6.718ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         f148g3 rising at 0.000ns
  Destination Clock:    f148g3 rising at 6.667ns
  Clock Uncertainty:    0.000ns

  Data Path: trilevel_syncgenerator3_Genlock_delay_cnt_delay_count_7 to trilevel_syncgenerator3_Genlock_delay_cnt_delay_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y5.YQ       Tcko                  0.720   trilevel_syncgenerator3_Genlock_delay_cnt_delay_count<7>
                                                       trilevel_syncgenerator3_Genlock_delay_cnt_delay_count_7
    SLICE_X17Y7.F2       net (fanout=9)        1.694   trilevel_syncgenerator3_Genlock_delay_cnt_delay_count<7>
    SLICE_X17Y7.X        Tilo                  0.550   CHOICE1414
                                                       trilevel_syncgenerator3_Genlock_delay_cnt__n002320
    SLICE_X15Y4.F2       net (fanout=2)        0.555   CHOICE1414
    SLICE_X15Y4.X        Tilo                  0.550   trilevel_syncgenerator3_Genlock_delay_cnt__n0023
                                                       trilevel_syncgenerator3_Genlock_delay_cnt__n002329
    SLICE_X15Y5.CE       net (fanout=1)        2.047   trilevel_syncgenerator3_Genlock_delay_cnt__n0023
    SLICE_X15Y5.CLK      Tceck                 0.602   trilevel_syncgenerator3_Genlock_delay_cnt_delay_count<14>
                                                       trilevel_syncgenerator3_Genlock_delay_cnt_delay_count_14
    -------------------------------------------------  ---------------------------
    Total                                      6.718ns (2.422ns logic, 4.296ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trilevel_syncgenerator1_Genlock_delay_cnt_delay_count_1 (FF)
  Destination:          trilevel_syncgenerator1_Genlock_delay_cnt_delay_count_18 (FF)
  Requirement:          6.667ns
  Data Path Delay:      6.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns
  Source Clock:         f148g1 rising at 0.000ns
  Destination Clock:    f148g1 rising at 6.667ns
  Clock Uncertainty:    0.000ns

  Data Path: trilevel_syncgenerator1_Genlock_delay_cnt_delay_count_1 to trilevel_syncgenerator1_Genlock_delay_cnt_delay_count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y18.YQ       Tcko                  0.720   trilevel_syncgenerator1_Genlock_delay_cnt_delay_count<1>
                                                       trilevel_syncgenerator1_Genlock_delay_cnt_delay_count_1
    SLICE_X3Y19.G2       net (fanout=21)       1.422   trilevel_syncgenerator1_Genlock_delay_cnt_delay_count<1>
    SLICE_X3Y19.Y        Tilo                  0.550   CHOICE1810
                                                       trilevel_syncgenerator1_Genlock_delay_cnt__n001521
    SLICE_X2Y16.G3       net (fanout=1)        0.348   CHOICE1876
    SLICE_X2Y16.Y        Tilo                  0.608   trilevel_syncgenerator1_Genlock_delay_cnt__n0015
                                                       trilevel_syncgenerator1_Genlock_delay_cnt__n001544_SW0
    SLICE_X2Y16.F1       net (fanout=1)        0.587   N48778
    SLICE_X2Y16.X        Tilo                  0.608   trilevel_syncgenerator1_Genlock_delay_cnt__n0015
                                                       trilevel_syncgenerator1_Genlock_delay_cnt__n001544
    SLICE_X3Y17.CE       net (fanout=1)        1.231   trilevel_syncgenerator1_Genlock_delay_cnt__n0015
    SLICE_X3Y17.CLK      Tceck                 0.602   trilevel_syncgenerator1_Genlock_delay_cnt_delay_count<18>
                                                       trilevel_syncgenerator1_Genlock_delay_cnt_delay_count_18
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (3.088ns logic, 3.588ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock f1484
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484          |    7.426|         |    3.852|    4.061|
f1485          |    8.652|         |    5.245|    5.253|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1485
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484          |    8.261|         |    4.557|    4.896|
f1485          |    7.537|         |    4.130|    4.138|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 61

Constraints cover 1663 paths, 0 nets, and 1824 connections

Design statistics:
   Minimum period:   6.718ns (Maximum frequency: 148.854MHz)


Analysis completed Thu May 26 10:05:04 2005
--------------------------------------------------------------------------------

Peak Memory Usage: 56 MB
