set ::env(PROJECT_NAME) e_sdio_host_controller
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/e_sdio_host_controller/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/e_sdio_host_controller/rtl/e_sdio_host_controller.v
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) digital_design
