/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [29:0] celloutsig_0_12z;
  wire [27:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  reg [11:0] celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  reg [33:0] celloutsig_1_14z;
  wire [12:0] celloutsig_1_18z;
  reg [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [29:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = !(celloutsig_0_0z[3] ? in_data[80] : celloutsig_0_0z[2]);
  assign celloutsig_0_16z = ~celloutsig_0_6z;
  assign celloutsig_0_2z = ~celloutsig_0_0z[1];
  assign celloutsig_0_58z = ~(celloutsig_0_29z[4] ^ celloutsig_0_11z);
  assign celloutsig_1_2z = ~(in_data[190] ^ celloutsig_1_0z[3]);
  assign celloutsig_0_10z = ~(celloutsig_0_1z ^ celloutsig_0_9z[6]);
  assign celloutsig_0_4z = { in_data[7:5], celloutsig_0_0z } + in_data[29:22];
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_0z } + in_data[35:30];
  assign celloutsig_1_18z = { celloutsig_1_14z[16:7], celloutsig_1_3z } + in_data[166:154];
  assign celloutsig_0_13z = { celloutsig_0_9z[3:0], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z } + { celloutsig_0_12z[18:8], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_0z[3:0], celloutsig_0_11z, celloutsig_0_2z } + { celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_1z } + celloutsig_0_13z[20:13];
  assign celloutsig_1_3z = in_data[122:120] / { 1'h1, in_data[141:140] };
  assign celloutsig_1_5z = { celloutsig_1_0z[6:1], celloutsig_1_4z } / { 1'h1, celloutsig_1_0z[7], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_6z[22:13] / { 1'h1, celloutsig_1_0z[6:1], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_8z = in_data[26:23] % { 1'h1, celloutsig_0_4z[4:3], celloutsig_0_1z };
  assign celloutsig_0_29z = celloutsig_0_13z[19:8] % { 1'h1, celloutsig_0_14z[3], celloutsig_0_27z, celloutsig_0_16z, 1'h1 };
  assign celloutsig_0_7z = celloutsig_0_0z % { 1'h1, celloutsig_0_4z[6:3] };
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_3z } % { 1'h1, celloutsig_0_5z };
  assign celloutsig_0_14z = { celloutsig_0_12z[21:18], celloutsig_0_3z } % { 1'h1, celloutsig_0_8z };
  assign celloutsig_0_33z = { celloutsig_0_13z[4:1], celloutsig_0_6z, celloutsig_0_9z } % { 1'h1, celloutsig_0_4z[5:2], celloutsig_0_17z, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[144:136] * in_data[116:108];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } * in_data[142:113];
  assign celloutsig_0_3z = | { in_data[55:51], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_4z = | in_data[134:130];
  assign celloutsig_0_6z = | celloutsig_0_5z[4:2];
  assign celloutsig_1_1z = celloutsig_1_0z[1] & in_data[101];
  assign celloutsig_0_17z = celloutsig_0_4z[4] & in_data[43];
  assign celloutsig_0_11z = | in_data[84:71];
  assign celloutsig_0_26z = | { celloutsig_0_17z, celloutsig_0_12z[19:13], celloutsig_0_3z, celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 5'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_0z = in_data[51:47];
  always_latch
    if (!clkin_data[64]) celloutsig_0_57z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_57z = celloutsig_0_33z;
  always_latch
    if (clkin_data[128]) celloutsig_1_14z = 34'h000000000;
    else if (!clkin_data[32]) celloutsig_1_14z = { celloutsig_1_6z[25:9], celloutsig_1_5z, celloutsig_1_7z };
  always_latch
    if (clkin_data[128]) celloutsig_1_19z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_19z = { celloutsig_1_18z[2:1], celloutsig_1_3z };
  always_latch
    if (clkin_data[64]) celloutsig_0_12z = 30'h00000000;
    else if (!clkin_data[0]) celloutsig_0_12z = { celloutsig_0_9z[3:1], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_10z };
  assign { out_data[140:128], out_data[100:96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
