(assume nst98.0 (not (= (and (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (or (and (= (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (= (read$0 prev$0 prv_5$0) (read$0 prev$0 prv_5$0)) (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0))) (and (= (read$0 next$0 d_init$0) prv_5$0) (= d_init$0 (read$0 prev$0 prv_5$0))))) (and (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (or (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0)) (and (= prv_5$0 (read$0 next$0 d_init$0)) (= d_init$0 (read$0 prev$0 prv_5$0))))))))
(assume t88 (= (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0))))
(assume t97 (= (or (and (= (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (= (read$0 prev$0 prv_5$0) (read$0 prev$0 prv_5$0)) (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0))) (and (= (read$0 next$0 d_init$0) prv_5$0) (= d_init$0 (read$0 prev$0 prv_5$0)))) (or (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0)) (and (= prv_5$0 (read$0 next$0 d_init$0)) (= d_init$0 (read$0 prev$0 prv_5$0))))))
(step st98 (cl (= (and (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (or (and (= (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (= (read$0 prev$0 prv_5$0) (read$0 prev$0 prv_5$0)) (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0))) (and (= (read$0 next$0 d_init$0) prv_5$0) (= d_init$0 (read$0 prev$0 prv_5$0))))) (and (Btwn$0 next$0 prv_5$0 (read$0 next$0 d_init$0) (read$0 next$0 d_init$0)) (or (in$0 d_init$0 (dlseg_domain$0 next$0 prev$0 prv_5$0 (read$0 prev$0 prv_5$0) (read$0 next$0 d_init$0) d_init$0)) (and (= prv_5$0 (read$0 next$0 d_init$0)) (= d_init$0 (read$0 prev$0 prv_5$0))))))) :rule cong :premises (t88 t97))
(step t.end (cl) :rule resolution :premises (nst98.0 st98))
