<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>_3always</design>
	<target_edif>D:\GDUT_EDA_Libero_verilog code\three_always\synthesis\_3always.edn</target_edif>
</SynplifyOutput>
