##########################################################################################################
#File: vor_vvCase-1.txt
#Brief: Test Configuration VLEN=SEW,LMUL=1,VL=1 : spills of V[vd=0]
#Details: 
##########################################################################################################

#Input:

VS2:8
VS1:16
XLEN:64
SEW:32
LMUL:8
VD:0
VSTART:0
VLEN:32
VL:8
VM:1

V0	[55|55|55|55]
V1	[55|55|55|55]
V2	[55|55|55|55]
V3	[55|55|55|55]
V4	[55|55|55|55]
V5	[55|55|55|55]
V6	[55|55|55|55]
V7	[55|55|55|55]
V8	[03|02|01|00]
V9	[07|06|05|04]
V10	[0b|0a|09|08]
V11	[0f|0e|0d|0c]
V12	[13|12|11|10]
V13	[17|16|15|14]
V14	[1b|1a|19|18]
V15	[1f|1e|1d|1c]
V16	[ff|ff|ff|ff]
V17	[ff|ff|ff|ff]
V18	[ff|ff|ff|ff]
V19	[ff|ff|ff|ff]
V20	[ff|ff|ff|ff]
V21 [ff|ff|ff|ff]
V22	[ff|ff|ff|ff]
V23	[ff|ff|ff|ff]
V24	[00|00|00|00]
V25	[00|00|00|00]
V26	[00|00|00|00]
V27	[00|00|00|00]
V28	[00|00|00|00]
V29	[00|00|00|00]
V30	[00|00|00|00]
V31	[00|00|00|00]

#Output:

V0	[ff|ff|ff|ff]
V1	[ff|ff|ff|ff]
V2	[ff|ff|ff|ff]
V3	[ff|ff|ff|ff]
V4	[ff|ff|ff|ff]
V5	[ff|ff|ff|ff]
V6	[ff|ff|ff|ff]
V7	[ff|ff|ff|ff]
V8	[03|02|01|00]
V9	[07|06|05|04]
V10	[0b|0a|09|08]
V11	[0f|0e|0d|0c]
V12	[13|12|11|10]
V13	[17|16|15|14]
V14	[1b|1a|19|18]
V15	[1f|1e|1d|1c]
V16	[ff|ff|ff|ff]
V17	[ff|ff|ff|ff]
V18	[ff|ff|ff|ff]
V19	[ff|ff|ff|ff]
V20	[ff|ff|ff|ff]
V21 [ff|ff|ff|ff]
V22	[ff|ff|ff|ff]
V23	[ff|ff|ff|ff]
V24	[00|00|00|00]
V25	[00|00|00|00]
V26	[00|00|00|00]
V27	[00|00|00|00]
V28	[00|00|00|00]
V29	[00|00|00|00]
V30	[00|00|00|00]
V31	[00|00|00|00]

EXCEPTION:0
