;redcode
;assert 1
	SPL -0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 121, -320
	SPL <121, @107
	SPL <121, @107
	SUB @-501, <-1
	ADD 271, 60
	SUB -7, <-120
	SUB @-501, <-1
	SPL 0, <402
	SUB @1, <-1
	DJN -1, @-20
	SUB #12, @1
	MOV 0, @12
	SUB #12, @1
	SLT 121, 220
	SLT 121, 220
	CMP @1, @2
	SPL -0, <123
	DJN <121, 103
	SUB -7, <-120
	SUB @127, @106
	SUB @121, 106
	ADD 30, 9
	ADD 30, 9
	SUB -7, <-120
	MOV -7, <-20
	CMP @-127, 100
	ADD 30, 9
	SPL 0, <402
	SPL 0, <402
	DJN <121, 103
	SUB #12, @-227
	DJN -1, @-20
	SUB <62, @22
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	SLT #10, 6
	SPL 0, <402
	DAT #0, #-1
	SPL <12, @30
	DJN -1, @-20
	ADD 271, 60
	MOV -7, <-20
	SPL <12, @30
	SPL <12, @30
	DJN -1, @-20
	ADD 271, 60
	SUB @-127, 100
