Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4aaedcad6c73449588cdec393398f280 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <blk_mem_gen_v8_4_2> not found while processing module instance <inst> [C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v:79]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
