{
  "module_name": "octep_regs_cn9k_pf.h",
  "hash_id": "0d326c3f7dfa9942d8a05affc58169a9a6297cff5d2d48e02a21f51f33d145bb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/marvell/octeon_ep/octep_regs_cn9k_pf.h",
  "human_readable_source": " \n \n\n#ifndef _OCTEP_REGS_CN9K_PF_H_\n#define _OCTEP_REGS_CN9K_PF_H_\n\n \n#define    CN93_RST_BOOT               0x000087E006001600ULL\n#define    CN93_RST_CORE_DOMAIN_W1S    0x000087E006001820ULL\n#define    CN93_RST_CORE_DOMAIN_W1C    0x000087E006001828ULL\n\n#define     CN93_CONFIG_XPANSION_BAR             0x38\n#define     CN93_CONFIG_PCIE_CAP                 0x70\n#define     CN93_CONFIG_PCIE_DEVCAP              0x74\n#define     CN93_CONFIG_PCIE_DEVCTL              0x78\n#define     CN93_CONFIG_PCIE_LINKCAP             0x7C\n#define     CN93_CONFIG_PCIE_LINKCTL             0x80\n#define     CN93_CONFIG_PCIE_SLOTCAP             0x84\n#define     CN93_CONFIG_PCIE_SLOTCTL             0x88\n\n#define     CN93_PCIE_SRIOV_FDL                  0x188       \n#define     CN93_PCIE_SRIOV_FDL_BIT_POS          0x10\n#define     CN93_PCIE_SRIOV_FDL_MASK             0xFF\n\n#define     CN93_CONFIG_PCIE_FLTMSK              0x720\n\n \n#define    CN93_RING_OFFSET                      (0x1ULL << 17)\n#define    CN93_EPF_OFFSET                       (0x1ULL << 25)\n#define    CN93_MAC_OFFSET                       (0x1ULL << 4)\n#define    CN93_BIT_ARRAY_OFFSET                 (0x1ULL << 4)\n#define    CN93_EPVF_RING_OFFSET                 (0x1ULL << 4)\n\n \n#define    CN93_SDP_EPF_SCRATCH                  0x205E0\n\n \n#define    CN93_SDP_WIN_WR_ADDR64                0x20000\n#define    CN93_SDP_WIN_RD_ADDR64                0x20010\n#define    CN93_SDP_WIN_WR_DATA64                0x20020\n#define    CN93_SDP_WIN_WR_MASK_REG              0x20030\n#define    CN93_SDP_WIN_RD_DATA64                0x20040\n\n#define    CN93_SDP_MAC_NUMBER                   0x2C100\n\n \n#define    CN93_SDP_EPF_RINFO                    0x205F0\n\n#define    CN93_SDP_EPF_RINFO_SRN(val)           ((val) & 0xFF)\n#define    CN93_SDP_EPF_RINFO_RPVF(val)          (((val) >> 32) & 0xF)\n#define    CN93_SDP_EPF_RINFO_NVFS(val)          (((val) >> 48) & 0xFF)\n\n \n#define    CN93_SDP_FUNC_SEL_EPF_BIT_POS         8\n#define    CN93_SDP_FUNC_SEL_FUNC_BIT_POS        0\n\n \n#define    CN93_SDP_R_IN_CONTROL_START           0x10000\n#define    CN93_SDP_R_IN_ENABLE_START            0x10010\n#define    CN93_SDP_R_IN_INSTR_BADDR_START       0x10020\n#define    CN93_SDP_R_IN_INSTR_RSIZE_START       0x10030\n#define    CN93_SDP_R_IN_INSTR_DBELL_START       0x10040\n#define    CN93_SDP_R_IN_CNTS_START              0x10050\n#define    CN93_SDP_R_IN_INT_LEVELS_START        0x10060\n#define    CN93_SDP_R_IN_PKT_CNT_START           0x10080\n#define    CN93_SDP_R_IN_BYTE_CNT_START          0x10090\n\n#define    CN93_SDP_R_IN_CONTROL(ring)\t\t\\\n\t(CN93_SDP_R_IN_CONTROL_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_IN_ENABLE(ring)\t\t\\\n\t(CN93_SDP_R_IN_ENABLE_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_IN_INSTR_BADDR(ring)\t\\\n\t(CN93_SDP_R_IN_INSTR_BADDR_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_IN_INSTR_RSIZE(ring)\t\\\n\t(CN93_SDP_R_IN_INSTR_RSIZE_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_IN_INSTR_DBELL(ring)\t\\\n\t(CN93_SDP_R_IN_INSTR_DBELL_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_IN_CNTS(ring)\t\t\\\n\t(CN93_SDP_R_IN_CNTS_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_IN_INT_LEVELS(ring)\t\\\n\t(CN93_SDP_R_IN_INT_LEVELS_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_IN_PKT_CNT(ring)\t\t\\\n\t(CN93_SDP_R_IN_PKT_CNT_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_IN_BYTE_CNT(ring)\t\t\\\n\t(CN93_SDP_R_IN_BYTE_CNT_START + ((ring) * CN93_RING_OFFSET))\n\n \n#define    CN93_R_IN_CTL_RPVF_MASK\t(0xF)\n#define    CN93_R_IN_CTL_RPVF_POS\t(48)\n\n \n#define    CN93_R_IN_CTL_IDLE                    (0x1ULL << 28)\n#define    CN93_R_IN_CTL_RDSIZE                  (0x3ULL << 25)\n#define    CN93_R_IN_CTL_IS_64B                  (0x1ULL << 24)\n#define    CN93_R_IN_CTL_D_NSR                   (0x1ULL << 8)\n#define    CN93_R_IN_CTL_D_ESR                   (0x1ULL << 6)\n#define    CN93_R_IN_CTL_D_ROR                   (0x1ULL << 5)\n#define    CN93_R_IN_CTL_NSR                     (0x1ULL << 3)\n#define    CN93_R_IN_CTL_ESR                     (0x1ULL << 1)\n#define    CN93_R_IN_CTL_ROR                     (0x1ULL << 0)\n\n#define    CN93_R_IN_CTL_MASK  (CN93_R_IN_CTL_RDSIZE | CN93_R_IN_CTL_IS_64B)\n\n \n#define    CN93_SDP_R_OUT_CNTS_START              0x10100\n#define    CN93_SDP_R_OUT_INT_LEVELS_START        0x10110\n#define    CN93_SDP_R_OUT_SLIST_BADDR_START       0x10120\n#define    CN93_SDP_R_OUT_SLIST_RSIZE_START       0x10130\n#define    CN93_SDP_R_OUT_SLIST_DBELL_START       0x10140\n#define    CN93_SDP_R_OUT_CONTROL_START           0x10150\n#define    CN93_SDP_R_OUT_ENABLE_START            0x10160\n#define    CN93_SDP_R_OUT_PKT_CNT_START           0x10180\n#define    CN93_SDP_R_OUT_BYTE_CNT_START          0x10190\n\n#define    CN93_SDP_R_OUT_CONTROL(ring)          \\\n\t(CN93_SDP_R_OUT_CONTROL_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_OUT_ENABLE(ring)          \\\n\t(CN93_SDP_R_OUT_ENABLE_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_OUT_SLIST_BADDR(ring)          \\\n\t(CN93_SDP_R_OUT_SLIST_BADDR_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_OUT_SLIST_RSIZE(ring)          \\\n\t(CN93_SDP_R_OUT_SLIST_RSIZE_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_OUT_SLIST_DBELL(ring)          \\\n\t(CN93_SDP_R_OUT_SLIST_DBELL_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_OUT_CNTS(ring)          \\\n\t(CN93_SDP_R_OUT_CNTS_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_OUT_INT_LEVELS(ring)          \\\n\t(CN93_SDP_R_OUT_INT_LEVELS_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_OUT_PKT_CNT(ring)          \\\n\t(CN93_SDP_R_OUT_PKT_CNT_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_OUT_BYTE_CNT(ring)          \\\n\t(CN93_SDP_R_OUT_BYTE_CNT_START + ((ring) * CN93_RING_OFFSET))\n\n \n#define    CN93_R_OUT_INT_LEVELS_BMODE            BIT_ULL(63)\n#define    CN93_R_OUT_INT_LEVELS_TIMET            (32)\n\n#define    CN93_R_OUT_CTL_IDLE                    BIT_ULL(40)\n#define    CN93_R_OUT_CTL_ES_I                    BIT_ULL(34)\n#define    CN93_R_OUT_CTL_NSR_I                   BIT_ULL(33)\n#define    CN93_R_OUT_CTL_ROR_I                   BIT_ULL(32)\n#define    CN93_R_OUT_CTL_ES_D                    BIT_ULL(30)\n#define    CN93_R_OUT_CTL_NSR_D                   BIT_ULL(29)\n#define    CN93_R_OUT_CTL_ROR_D                   BIT_ULL(28)\n#define    CN93_R_OUT_CTL_ES_P                    BIT_ULL(26)\n#define    CN93_R_OUT_CTL_NSR_P                   BIT_ULL(25)\n#define    CN93_R_OUT_CTL_ROR_P                   BIT_ULL(24)\n#define    CN93_R_OUT_CTL_IMODE                   BIT_ULL(23)\n\n \n#define CN93_SDP_R_IN_INT_MDRT_CTL0_START         0x10280\n#define CN93_SDP_R_IN_INT_MDRT_CTL1_START         0x102A0\n#define CN93_SDP_R_IN_INT_MDRT_DBG_START          0x102C0\n\n#define CN93_SDP_R_OUT_INT_MDRT_CTL0_START        0x10380\n#define CN93_SDP_R_OUT_INT_MDRT_CTL1_START        0x103A0\n#define CN93_SDP_R_OUT_INT_MDRT_DBG_START         0x103C0\n\n#define    CN93_SDP_R_IN_INT_MDRT_CTL0(ring)\t\t\\\n\t(CN93_SDP_R_IN_INT_MDRT_CTL0_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_IN_INT_MDRT_CTL1(ring)\t\t\\\n\t(CN93_SDP_R_IN_INT_MDRT_CTL1_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_IN_INT_MDRT_DBG(ring)\t\t\\\n\t(CN93_SDP_R_IN_INT_MDRT_DBG_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_OUT_INT_MDRT_CTL0(ring)\t\t\\\n\t(CN93_SDP_R_OUT_INT_MDRT_CTL0_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_OUT_INT_MDRT_CTL1(ring)\t\t\\\n\t(CN93_SDP_R_OUT_INT_MDRT_CTL1_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_OUT_INT_MDRT_DBG(ring)\t\t\\\n\t(CN93_SDP_R_OUT_INT_MDRT_DBG_START + ((ring) * CN93_RING_OFFSET))\n\n \n \n \n#define    CN93_SDP_R_MBOX_PF_VF_DATA_START       0x10210\n#define    CN93_SDP_R_MBOX_PF_VF_INT_START        0x10220\n#define    CN93_SDP_R_MBOX_VF_PF_DATA_START       0x10230\n\n#define    CN93_SDP_R_MBOX_PF_VF_DATA(ring)\t\t\\\n\t(CN93_SDP_R_MBOX_PF_VF_DATA_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_MBOX_PF_VF_INT(ring)\t\t\\\n\t(CN93_SDP_R_MBOX_PF_VF_INT_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_MBOX_VF_PF_DATA(ring)\t\t\\\n\t(CN93_SDP_R_MBOX_VF_PF_DATA_START + ((ring) * CN93_RING_OFFSET))\n\n \n#define\t   CN93_SDP_R_ERR_TYPE_START\t          0x10400\n\n#define    CN93_SDP_R_ERR_TYPE(ring)\t\t\\\n\t(CN93_SDP_R_ERR_TYPE_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_MBOX_ISM_START              0x10500\n#define    CN93_SDP_R_OUT_CNTS_ISM_START          0x10510\n#define    CN93_SDP_R_IN_CNTS_ISM_START           0x10520\n\n#define    CN93_SDP_R_MBOX_ISM(ring)\t\t\\\n\t(CN93_SDP_R_MBOX_ISM_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_OUT_CNTS_ISM(ring)\t\\\n\t(CN93_SDP_R_OUT_CNTS_ISM_START + ((ring) * CN93_RING_OFFSET))\n\n#define    CN93_SDP_R_IN_CNTS_ISM(ring)\t\t\\\n\t(CN93_SDP_R_IN_CNTS_ISM_START + ((ring) * CN93_RING_OFFSET))\n\n#define\t   CN93_SDP_EPF_MBOX_RINT_START\t          0x20100\n#define\t   CN93_SDP_EPF_MBOX_RINT_W1S_START\t  0x20120\n#define\t   CN93_SDP_EPF_MBOX_RINT_ENA_W1C_START   0x20140\n#define\t   CN93_SDP_EPF_MBOX_RINT_ENA_W1S_START   0x20160\n\n#define\t   CN93_SDP_EPF_VFIRE_RINT_START          0x20180\n#define\t   CN93_SDP_EPF_VFIRE_RINT_W1S_START      0x201A0\n#define\t   CN93_SDP_EPF_VFIRE_RINT_ENA_W1C_START  0x201C0\n#define\t   CN93_SDP_EPF_VFIRE_RINT_ENA_W1S_START  0x201E0\n\n#define\t   CN93_SDP_EPF_IRERR_RINT                0x20200\n#define\t   CN93_SDP_EPF_IRERR_RINT_W1S            0x20210\n#define\t   CN93_SDP_EPF_IRERR_RINT_ENA_W1C        0x20220\n#define\t   CN93_SDP_EPF_IRERR_RINT_ENA_W1S        0x20230\n\n#define\t   CN93_SDP_EPF_VFORE_RINT_START          0x20240\n#define\t   CN93_SDP_EPF_VFORE_RINT_W1S_START      0x20260\n#define\t   CN93_SDP_EPF_VFORE_RINT_ENA_W1C_START  0x20280\n#define\t   CN93_SDP_EPF_VFORE_RINT_ENA_W1S_START  0x202A0\n\n#define\t   CN93_SDP_EPF_ORERR_RINT                0x20320\n#define\t   CN93_SDP_EPF_ORERR_RINT_W1S            0x20330\n#define\t   CN93_SDP_EPF_ORERR_RINT_ENA_W1C        0x20340\n#define\t   CN93_SDP_EPF_ORERR_RINT_ENA_W1S        0x20350\n\n#define\t   CN93_SDP_EPF_OEI_RINT                  0x20360\n#define\t   CN93_SDP_EPF_OEI_RINT_W1S              0x20370\n#define\t   CN93_SDP_EPF_OEI_RINT_ENA_W1C          0x20380\n#define\t   CN93_SDP_EPF_OEI_RINT_ENA_W1S          0x20390\n\n#define\t   CN93_SDP_EPF_DMA_RINT                  0x20400\n#define\t   CN93_SDP_EPF_DMA_RINT_W1S              0x20410\n#define\t   CN93_SDP_EPF_DMA_RINT_ENA_W1C          0x20420\n#define\t   CN93_SDP_EPF_DMA_RINT_ENA_W1S          0x20430\n\n#define\t   CN93_SDP_EPF_DMA_INT_LEVEL_START\t    0x20440\n#define\t   CN93_SDP_EPF_DMA_CNT_START\t            0x20460\n#define\t   CN93_SDP_EPF_DMA_TIM_START\t            0x20480\n\n#define\t   CN93_SDP_EPF_MISC_RINT                 0x204A0\n#define\t   CN93_SDP_EPF_MISC_RINT_W1S\t            0x204B0\n#define\t   CN93_SDP_EPF_MISC_RINT_ENA_W1C         0x204C0\n#define\t   CN93_SDP_EPF_MISC_RINT_ENA_W1S         0x204D0\n\n#define\t   CN93_SDP_EPF_DMA_VF_RINT_START           0x204E0\n#define\t   CN93_SDP_EPF_DMA_VF_RINT_W1S_START       0x20500\n#define\t   CN93_SDP_EPF_DMA_VF_RINT_ENA_W1C_START   0x20520\n#define\t   CN93_SDP_EPF_DMA_VF_RINT_ENA_W1S_START   0x20540\n\n#define\t   CN93_SDP_EPF_PP_VF_RINT_START            0x20560\n#define\t   CN93_SDP_EPF_PP_VF_RINT_W1S_START        0x20580\n#define\t   CN93_SDP_EPF_PP_VF_RINT_ENA_W1C_START    0x205A0\n#define\t   CN93_SDP_EPF_PP_VF_RINT_ENA_W1S_START    0x205C0\n\n#define\t   CN93_SDP_EPF_MBOX_RINT(index)\t\t\\\n\t\t(CN93_SDP_EPF_MBOX_RINT_START + ((index) * CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_MBOX_RINT_W1S(index)\t\t\\\n\t\t(CN93_SDP_EPF_MBOX_RINT_W1S_START + ((index) * CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_MBOX_RINT_ENA_W1C(index)\t\\\n\t\t(CN93_SDP_EPF_MBOX_RINT_ENA_W1C_START + ((index) * CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_MBOX_RINT_ENA_W1S(index)\t\\\n\t\t(CN93_SDP_EPF_MBOX_RINT_ENA_W1S_START + ((index) * CN93_BIT_ARRAY_OFFSET))\n\n#define\t   CN93_SDP_EPF_VFIRE_RINT(index)\t\t\\\n\t\t(CN93_SDP_EPF_VFIRE_RINT_START + ((index) * CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_VFIRE_RINT_W1S(index)\t\t\\\n\t\t(CN93_SDP_EPF_VFIRE_RINT_W1S_START + ((index) * CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_VFIRE_RINT_ENA_W1C(index)\t\\\n\t\t(CN93_SDP_EPF_VFIRE_RINT_ENA_W1C_START + ((index) * CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_VFIRE_RINT_ENA_W1S(index)\t\\\n\t\t(CN93_SDP_EPF_VFIRE_RINT_ENA_W1S_START + ((index) * CN93_BIT_ARRAY_OFFSET))\n\n#define\t   CN93_SDP_EPF_VFORE_RINT(index)\t\t\\\n\t\t(CN93_SDP_EPF_VFORE_RINT_START + ((index) * CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_VFORE_RINT_W1S(index)\t\t\\\n\t\t(CN93_SDP_EPF_VFORE_RINT_W1S_START + ((index) * CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_VFORE_RINT_ENA_W1C(index)\t\\\n\t\t(CN93_SDP_EPF_VFORE_RINT_ENA_W1C_START + ((index) * CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_VFORE_RINT_ENA_W1S(index)\t\\\n\t\t(CN93_SDP_EPF_VFORE_RINT_ENA_W1S_START + ((index) * CN93_BIT_ARRAY_OFFSET))\n\n#define\t   CN93_SDP_EPF_DMA_VF_RINT(index)\t\t\\\n\t\t(CN93_SDP_EPF_DMA_VF_RINT_START + ((index) + CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_DMA_VF_RINT_W1S(index)\t\t\\\n\t\t(CN93_SDP_EPF_DMA_VF_RINT_W1S_START + ((index) + CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_DMA_VF_RINT_ENA_W1C(index)\t\\\n\t\t(CN93_SDP_EPF_DMA_VF_RINT_ENA_W1C_START + ((index) + CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_DMA_VF_RINT_ENA_W1S(index)\t\\\n\t\t(CN93_SDP_EPF_DMA_VF_RINT_ENA_W1S_START + ((index) + CN93_BIT_ARRAY_OFFSET))\n\n#define\t   CN93_SDP_EPF_PP_VF_RINT(index)\t\t\\\n\t\t(CN93_SDP_EPF_PP_VF_RINT_START + ((index) + CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_PP_VF_RINT_W1S(index)\t\t\\\n\t\t(CN93_SDP_EPF_PP_VF_RINT_W1S_START + ((index) + CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_PP_VF_RINT_ENA_W1C(index)\t\\\n\t\t(CN93_SDP_EPF_PP_VF_RINT_ENA_W1C_START + ((index) + CN93_BIT_ARRAY_OFFSET))\n#define\t   CN93_SDP_EPF_PP_VF_RINT_ENA_W1S(index)\t\\\n\t\t(CN93_SDP_EPF_PP_VF_RINT_ENA_W1S_START + ((index) + CN93_BIT_ARRAY_OFFSET))\n\n \n#define\t   CN93_INTR_R_SEND_ISM       BIT_ULL(63)\n#define\t   CN93_INTR_R_OUT_INT        BIT_ULL(62)\n#define    CN93_INTR_R_IN_INT         BIT_ULL(61)\n#define    CN93_INTR_R_MBOX_INT       BIT_ULL(60)\n#define    CN93_INTR_R_RESEND         BIT_ULL(59)\n#define    CN93_INTR_R_CLR_TIM        BIT_ULL(58)\n\n \n#define    CN93_SDP_EPVF_RING_START          0x26000\n#define    CN93_SDP_IN_RING_TB_MAP_START     0x28000\n#define    CN93_SDP_IN_RATE_LIMIT_START      0x2A000\n#define    CN93_SDP_MAC_PF_RING_CTL_START    0x2C000\n\n#define\t   CN93_SDP_EPVF_RING(ring)\t\t\\\n\t\t(CN93_SDP_EPVF_RING_START + ((ring) * CN93_EPVF_RING_OFFSET))\n#define\t   CN93_SDP_IN_RING_TB_MAP(ring)\t\\\n\t\t(CN93_SDP_N_RING_TB_MAP_START + ((ring) * CN93_EPVF_RING_OFFSET))\n#define\t   CN93_SDP_IN_RATE_LIMIT(ring)\t\t\\\n\t\t(CN93_SDP_IN_RATE_LIMIT_START + ((ring) * CN93_EPVF_RING_OFFSET))\n#define\t   CN93_SDP_MAC_PF_RING_CTL(mac)\t\\\n\t\t(CN93_SDP_MAC_PF_RING_CTL_START + ((mac) * CN93_MAC_OFFSET))\n\n#define    CN93_SDP_MAC_PF_RING_CTL_NPFS(val)  ((val) & 0xF)\n#define    CN93_SDP_MAC_PF_RING_CTL_SRN(val)   (((val) >> 8) & 0xFF)\n#define    CN93_SDP_MAC_PF_RING_CTL_RPPF(val)  (((val) >> 16) & 0x3F)\n\n \n#define    CN93_NUM_NON_IOQ_INTR    16\n\n \n#define CN93_SDP_EPF_OEI_RINT_DATA_BIT_MBOX\tBIT_ULL(0)\n \n#define CN93_SDP_EPF_OEI_RINT_DATA_BIT_HBEAT\tBIT_ULL(1)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}