-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Tue Jun 13 23:57:20 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity covariance is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (5 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	data_address0 : out std_logic_vector (31 downto 0);
	data_ce0 : out std_logic;
	data_we0 : out std_logic;
	data_dout0 : out std_logic_vector (31 downto 0);
	data_din0 : in std_logic_vector (31 downto 0);
	data_address1 : out std_logic_vector (31 downto 0);
	data_ce1 : out std_logic;
	data_we1 : out std_logic;
	data_dout1 : out std_logic_vector (31 downto 0);
	data_din1 : in std_logic_vector (31 downto 0);
	cov_address0 : out std_logic_vector (31 downto 0);
	cov_ce0 : out std_logic;
	cov_we0 : out std_logic;
	cov_dout0 : out std_logic_vector (31 downto 0);
	cov_din0 : in std_logic_vector (31 downto 0);
	cov_address1 : out std_logic_vector (31 downto 0);
	cov_ce1 : out std_logic;
	cov_we1 : out std_logic;
	cov_dout1 : out std_logic_vector (31 downto 0);
	cov_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of covariance is 

	signal brCst_block1_clk : std_logic;
	signal brCst_block1_rst : std_logic;
	signal brCst_block1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block1_pValidArray_0 : std_logic;
	signal brCst_block1_readyArray_0 : std_logic;
	signal brCst_block1_nReadyArray_0 : std_logic;
	signal brCst_block1_validArray_0 : std_logic;
	signal brCst_block1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_0_pValidArray_0 : std_logic;
	signal branch_0_pValidArray_1 : std_logic;
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_35_clk : std_logic;
	signal forkC_35_rst : std_logic;
	signal forkC_35_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_35_pValidArray_0 : std_logic;
	signal forkC_35_readyArray_0 : std_logic;
	signal forkC_35_nReadyArray_0 : std_logic;
	signal forkC_35_validArray_0 : std_logic;
	signal forkC_35_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_35_nReadyArray_1 : std_logic;
	signal forkC_35_validArray_1 : std_logic;
	signal forkC_35_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_35_nReadyArray_2 : std_logic;
	signal forkC_35_validArray_2 : std_logic;
	signal forkC_35_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_29_clk : std_logic;
	signal branchC_29_rst : std_logic;
	signal branchC_29_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_29_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_29_pValidArray_0 : std_logic;
	signal branchC_29_pValidArray_1 : std_logic;
	signal branchC_29_readyArray_0 : std_logic;
	signal branchC_29_readyArray_1 : std_logic;
	signal branchC_29_nReadyArray_0 : std_logic;
	signal branchC_29_validArray_0 : std_logic;
	signal branchC_29_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_29_nReadyArray_1 : std_logic;
	signal branchC_29_validArray_1 : std_logic;
	signal branchC_29_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_36_clk : std_logic;
	signal fork_36_rst : std_logic;
	signal fork_36_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_36_pValidArray_0 : std_logic;
	signal fork_36_readyArray_0 : std_logic;
	signal fork_36_nReadyArray_0 : std_logic;
	signal fork_36_validArray_0 : std_logic;
	signal fork_36_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_36_nReadyArray_1 : std_logic;
	signal fork_36_validArray_1 : std_logic;
	signal fork_36_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_1_clk : std_logic;
	signal phi_1_rst : std_logic;
	signal phi_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_1_dataInArray_1 : std_logic_vector(5 downto 0);
	signal phi_1_dataInArray_2 : std_logic_vector(5 downto 0);
	signal phi_1_pValidArray_0 : std_logic;
	signal phi_1_pValidArray_1 : std_logic;
	signal phi_1_pValidArray_2 : std_logic;
	signal phi_1_readyArray_0 : std_logic;
	signal phi_1_readyArray_1 : std_logic;
	signal phi_1_readyArray_2 : std_logic;
	signal phi_1_nReadyArray_0 : std_logic;
	signal phi_1_validArray_0 : std_logic;
	signal phi_1_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal brCst_block2_clk : std_logic;
	signal brCst_block2_rst : std_logic;
	signal brCst_block2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block2_pValidArray_0 : std_logic;
	signal brCst_block2_readyArray_0 : std_logic;
	signal brCst_block2_nReadyArray_0 : std_logic;
	signal brCst_block2_validArray_0 : std_logic;
	signal brCst_block2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_1_pValidArray_0 : std_logic;
	signal branch_1_pValidArray_1 : std_logic;
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_3_pValidArray_0 : std_logic;
	signal branch_3_pValidArray_1 : std_logic;
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_22_clk : std_logic;
	signal fork_22_rst : std_logic;
	signal fork_22_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_22_pValidArray_0 : std_logic;
	signal fork_22_readyArray_0 : std_logic;
	signal fork_22_nReadyArray_0 : std_logic;
	signal fork_22_validArray_0 : std_logic;
	signal fork_22_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_22_nReadyArray_1 : std_logic;
	signal fork_22_validArray_1 : std_logic;
	signal fork_22_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_22_nReadyArray_2 : std_logic;
	signal fork_22_validArray_2 : std_logic;
	signal fork_22_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_22_nReadyArray_3 : std_logic;
	signal fork_22_validArray_3 : std_logic;
	signal fork_22_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal phiC_15_clk : std_logic;
	signal phiC_15_rst : std_logic;
	signal phiC_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_15_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_15_pValidArray_0 : std_logic;
	signal phiC_15_pValidArray_1 : std_logic;
	signal phiC_15_readyArray_0 : std_logic;
	signal phiC_15_readyArray_1 : std_logic;
	signal phiC_15_nReadyArray_0 : std_logic;
	signal phiC_15_validArray_0 : std_logic;
	signal phiC_15_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_15_nReadyArray_1 : std_logic;
	signal phiC_15_validArray_1 : std_logic;
	signal phiC_15_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_37_clk : std_logic;
	signal forkC_37_rst : std_logic;
	signal forkC_37_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_37_pValidArray_0 : std_logic;
	signal forkC_37_readyArray_0 : std_logic;
	signal forkC_37_nReadyArray_0 : std_logic;
	signal forkC_37_validArray_0 : std_logic;
	signal forkC_37_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_37_nReadyArray_1 : std_logic;
	signal forkC_37_validArray_1 : std_logic;
	signal forkC_37_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_37_nReadyArray_2 : std_logic;
	signal forkC_37_validArray_2 : std_logic;
	signal forkC_37_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_37_nReadyArray_3 : std_logic;
	signal forkC_37_validArray_3 : std_logic;
	signal forkC_37_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal branchC_30_clk : std_logic;
	signal branchC_30_rst : std_logic;
	signal branchC_30_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_30_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_30_pValidArray_0 : std_logic;
	signal branchC_30_pValidArray_1 : std_logic;
	signal branchC_30_readyArray_0 : std_logic;
	signal branchC_30_readyArray_1 : std_logic;
	signal branchC_30_nReadyArray_0 : std_logic;
	signal branchC_30_validArray_0 : std_logic;
	signal branchC_30_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_30_nReadyArray_1 : std_logic;
	signal branchC_30_validArray_1 : std_logic;
	signal branchC_30_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_3_clk : std_logic;
	signal phi_3_rst : std_logic;
	signal phi_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_3_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_3_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_3_pValidArray_0 : std_logic;
	signal phi_3_pValidArray_1 : std_logic;
	signal phi_3_pValidArray_2 : std_logic;
	signal phi_3_readyArray_0 : std_logic;
	signal phi_3_readyArray_1 : std_logic;
	signal phi_3_readyArray_2 : std_logic;
	signal phi_3_nReadyArray_0 : std_logic;
	signal phi_3_validArray_0 : std_logic;
	signal phi_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_4_clk : std_logic;
	signal phi_4_rst : std_logic;
	signal phi_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_4_dataInArray_1 : std_logic_vector(5 downto 0);
	signal phi_4_dataInArray_2 : std_logic_vector(5 downto 0);
	signal phi_4_pValidArray_0 : std_logic;
	signal phi_4_pValidArray_1 : std_logic;
	signal phi_4_pValidArray_2 : std_logic;
	signal phi_4_readyArray_0 : std_logic;
	signal phi_4_readyArray_1 : std_logic;
	signal phi_4_readyArray_2 : std_logic;
	signal phi_4_nReadyArray_0 : std_logic;
	signal phi_4_validArray_0 : std_logic;
	signal phi_4_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal zext_5_clk : std_logic;
	signal zext_5_rst : std_logic;
	signal zext_5_dataInArray_0 : std_logic_vector(5 downto 0);
	signal zext_5_pValidArray_0 : std_logic;
	signal zext_5_readyArray_0 : std_logic;
	signal zext_5_nReadyArray_0 : std_logic;
	signal zext_5_validArray_0 : std_logic;
	signal zext_5_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal zext_6_clk : std_logic;
	signal zext_6_rst : std_logic;
	signal zext_6_dataInArray_0 : std_logic_vector(5 downto 0);
	signal zext_6_pValidArray_0 : std_logic;
	signal zext_6_readyArray_0 : std_logic;
	signal zext_6_nReadyArray_0 : std_logic;
	signal zext_6_validArray_0 : std_logic;
	signal zext_6_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal getelementptr_7_clk : std_logic;
	signal getelementptr_7_rst : std_logic;
	signal getelementptr_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_7_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_7_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_7_pValidArray_0 : std_logic;
	signal getelementptr_7_pValidArray_1 : std_logic;
	signal getelementptr_7_pValidArray_2 : std_logic;
	signal getelementptr_7_readyArray_0 : std_logic;
	signal getelementptr_7_readyArray_1 : std_logic;
	signal getelementptr_7_readyArray_2 : std_logic;
	signal getelementptr_7_nReadyArray_0 : std_logic;
	signal getelementptr_7_validArray_0 : std_logic;
	signal getelementptr_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_8_clk : std_logic;
	signal load_8_rst : std_logic;
	signal load_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_8_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_8_pValidArray_0 : std_logic;
	signal load_8_pValidArray_1 : std_logic;
	signal load_8_readyArray_0 : std_logic;
	signal load_8_readyArray_1 : std_logic;
	signal load_8_nReadyArray_0 : std_logic;
	signal load_8_validArray_0 : std_logic;
	signal load_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_8_nReadyArray_1 : std_logic;
	signal load_8_validArray_1 : std_logic;
	signal load_8_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal add_9_clk : std_logic;
	signal add_9_rst : std_logic;
	signal add_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_9_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_9_pValidArray_0 : std_logic;
	signal add_9_pValidArray_1 : std_logic;
	signal add_9_readyArray_0 : std_logic;
	signal add_9_readyArray_1 : std_logic;
	signal add_9_nReadyArray_0 : std_logic;
	signal add_9_validArray_0 : std_logic;
	signal add_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_10_clk : std_logic;
	signal add_10_rst : std_logic;
	signal add_10_dataInArray_0 : std_logic_vector(5 downto 0);
	signal add_10_dataInArray_1 : std_logic_vector(5 downto 0);
	signal add_10_pValidArray_0 : std_logic;
	signal add_10_pValidArray_1 : std_logic;
	signal add_10_readyArray_0 : std_logic;
	signal add_10_readyArray_1 : std_logic;
	signal add_10_nReadyArray_0 : std_logic;
	signal add_10_validArray_0 : std_logic;
	signal add_10_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal icmp_11_clk : std_logic;
	signal icmp_11_rst : std_logic;
	signal icmp_11_dataInArray_0 : std_logic_vector(5 downto 0);
	signal icmp_11_dataInArray_1 : std_logic_vector(5 downto 0);
	signal icmp_11_pValidArray_0 : std_logic;
	signal icmp_11_pValidArray_1 : std_logic;
	signal icmp_11_readyArray_0 : std_logic;
	signal icmp_11_readyArray_1 : std_logic;
	signal icmp_11_nReadyArray_0 : std_logic;
	signal icmp_11_validArray_0 : std_logic;
	signal icmp_11_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_22_clk : std_logic;
	signal cst_22_rst : std_logic;
	signal cst_22_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cst_22_pValidArray_0 : std_logic;
	signal cst_22_readyArray_0 : std_logic;
	signal cst_22_nReadyArray_0 : std_logic;
	signal cst_22_validArray_0 : std_logic;
	signal cst_22_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal phi_n1_clk : std_logic;
	signal phi_n1_rst : std_logic;
	signal phi_n1_dataInArray_0 : std_logic_vector(5 downto 0);
	signal phi_n1_dataInArray_1 : std_logic_vector(5 downto 0);
	signal phi_n1_pValidArray_0 : std_logic;
	signal phi_n1_pValidArray_1 : std_logic;
	signal phi_n1_readyArray_0 : std_logic;
	signal phi_n1_readyArray_1 : std_logic;
	signal phi_n1_nReadyArray_0 : std_logic;
	signal phi_n1_validArray_0 : std_logic;
	signal phi_n1_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_13_clk : std_logic;
	signal fork_13_rst : std_logic;
	signal fork_13_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_13_pValidArray_0 : std_logic;
	signal fork_13_readyArray_0 : std_logic;
	signal fork_13_nReadyArray_0 : std_logic;
	signal fork_13_validArray_0 : std_logic;
	signal fork_13_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_13_nReadyArray_1 : std_logic;
	signal fork_13_validArray_1 : std_logic;
	signal fork_13_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_4_clk : std_logic;
	signal branch_4_rst : std_logic;
	signal branch_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_4_pValidArray_0 : std_logic;
	signal branch_4_pValidArray_1 : std_logic;
	signal branch_4_readyArray_0 : std_logic;
	signal branch_4_readyArray_1 : std_logic;
	signal branch_4_nReadyArray_0 : std_logic;
	signal branch_4_validArray_0 : std_logic;
	signal branch_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_nReadyArray_1 : std_logic;
	signal branch_4_validArray_1 : std_logic;
	signal branch_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_5_clk : std_logic;
	signal branch_5_rst : std_logic;
	signal branch_5_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_5_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_5_pValidArray_0 : std_logic;
	signal branch_5_pValidArray_1 : std_logic;
	signal branch_5_readyArray_0 : std_logic;
	signal branch_5_readyArray_1 : std_logic;
	signal branch_5_nReadyArray_0 : std_logic;
	signal branch_5_validArray_0 : std_logic;
	signal branch_5_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_5_nReadyArray_1 : std_logic;
	signal branch_5_validArray_1 : std_logic;
	signal branch_5_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_6_clk : std_logic;
	signal branch_6_rst : std_logic;
	signal branch_6_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_6_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_6_pValidArray_0 : std_logic;
	signal branch_6_pValidArray_1 : std_logic;
	signal branch_6_readyArray_0 : std_logic;
	signal branch_6_readyArray_1 : std_logic;
	signal branch_6_nReadyArray_0 : std_logic;
	signal branch_6_validArray_0 : std_logic;
	signal branch_6_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_6_nReadyArray_1 : std_logic;
	signal branch_6_validArray_1 : std_logic;
	signal branch_6_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_23_clk : std_logic;
	signal fork_23_rst : std_logic;
	signal fork_23_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_23_pValidArray_0 : std_logic;
	signal fork_23_readyArray_0 : std_logic;
	signal fork_23_nReadyArray_0 : std_logic;
	signal fork_23_validArray_0 : std_logic;
	signal fork_23_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_23_nReadyArray_1 : std_logic;
	signal fork_23_validArray_1 : std_logic;
	signal fork_23_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_23_nReadyArray_2 : std_logic;
	signal fork_23_validArray_2 : std_logic;
	signal fork_23_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_23_nReadyArray_3 : std_logic;
	signal fork_23_validArray_3 : std_logic;
	signal fork_23_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal phiC_16_clk : std_logic;
	signal phiC_16_rst : std_logic;
	signal phiC_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_16_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_16_pValidArray_0 : std_logic;
	signal phiC_16_pValidArray_1 : std_logic;
	signal phiC_16_readyArray_0 : std_logic;
	signal phiC_16_readyArray_1 : std_logic;
	signal phiC_16_nReadyArray_0 : std_logic;
	signal phiC_16_validArray_0 : std_logic;
	signal phiC_16_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_16_nReadyArray_1 : std_logic;
	signal phiC_16_validArray_1 : std_logic;
	signal phiC_16_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_31_clk : std_logic;
	signal branchC_31_rst : std_logic;
	signal branchC_31_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_31_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_31_pValidArray_0 : std_logic;
	signal branchC_31_pValidArray_1 : std_logic;
	signal branchC_31_readyArray_0 : std_logic;
	signal branchC_31_readyArray_1 : std_logic;
	signal branchC_31_nReadyArray_0 : std_logic;
	signal branchC_31_validArray_0 : std_logic;
	signal branchC_31_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_31_nReadyArray_1 : std_logic;
	signal branchC_31_validArray_1 : std_logic;
	signal branchC_31_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_0_clk : std_logic;
	signal source_0_rst : std_logic;
	signal source_0_nReadyArray_0 : std_logic;
	signal source_0_validArray_0 : std_logic;
	signal source_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_1_clk : std_logic;
	signal source_1_rst : std_logic;
	signal source_1_nReadyArray_0 : std_logic;
	signal source_1_validArray_0 : std_logic;
	signal source_1_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal source_15_clk : std_logic;
	signal source_15_rst : std_logic;
	signal source_15_nReadyArray_0 : std_logic;
	signal source_15_validArray_0 : std_logic;
	signal source_15_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal fork_55_clk : std_logic;
	signal fork_55_rst : std_logic;
	signal fork_55_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_55_pValidArray_0 : std_logic;
	signal fork_55_readyArray_0 : std_logic;
	signal fork_55_nReadyArray_0 : std_logic;
	signal fork_55_validArray_0 : std_logic;
	signal fork_55_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_55_nReadyArray_1 : std_logic;
	signal fork_55_validArray_1 : std_logic;
	signal fork_55_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal shl_13_clk : std_logic;
	signal shl_13_rst : std_logic;
	signal shl_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal shl_13_dataInArray_1 : std_logic_vector(31 downto 0);
	signal shl_13_pValidArray_0 : std_logic;
	signal shl_13_pValidArray_1 : std_logic;
	signal shl_13_readyArray_0 : std_logic;
	signal shl_13_readyArray_1 : std_logic;
	signal shl_13_nReadyArray_0 : std_logic;
	signal shl_13_validArray_0 : std_logic;
	signal shl_13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal brCst_block4_clk : std_logic;
	signal brCst_block4_rst : std_logic;
	signal brCst_block4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block4_pValidArray_0 : std_logic;
	signal brCst_block4_readyArray_0 : std_logic;
	signal brCst_block4_nReadyArray_0 : std_logic;
	signal brCst_block4_validArray_0 : std_logic;
	signal brCst_block4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_6_clk : std_logic;
	signal cst_6_rst : std_logic;
	signal cst_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_6_pValidArray_0 : std_logic;
	signal cst_6_readyArray_0 : std_logic;
	signal cst_6_nReadyArray_0 : std_logic;
	signal cst_6_validArray_0 : std_logic;
	signal cst_6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n2_clk : std_logic;
	signal phi_n2_rst : std_logic;
	signal phi_n2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n2_pValidArray_0 : std_logic;
	signal phi_n2_readyArray_0 : std_logic;
	signal phi_n2_nReadyArray_0 : std_logic;
	signal phi_n2_validArray_0 : std_logic;
	signal phi_n2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n3_clk : std_logic;
	signal phi_n3_rst : std_logic;
	signal phi_n3_dataInArray_0 : std_logic_vector(5 downto 0);
	signal phi_n3_pValidArray_0 : std_logic;
	signal phi_n3_readyArray_0 : std_logic;
	signal phi_n3_nReadyArray_0 : std_logic;
	signal phi_n3_validArray_0 : std_logic;
	signal phi_n3_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal branch_7_clk : std_logic;
	signal branch_7_rst : std_logic;
	signal branch_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_7_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_7_pValidArray_0 : std_logic;
	signal branch_7_pValidArray_1 : std_logic;
	signal branch_7_readyArray_0 : std_logic;
	signal branch_7_readyArray_1 : std_logic;
	signal branch_7_nReadyArray_0 : std_logic;
	signal branch_7_validArray_0 : std_logic;
	signal branch_7_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_7_nReadyArray_1 : std_logic;
	signal branch_7_validArray_1 : std_logic;
	signal branch_7_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_8_clk : std_logic;
	signal branch_8_rst : std_logic;
	signal branch_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_8_pValidArray_0 : std_logic;
	signal branch_8_pValidArray_1 : std_logic;
	signal branch_8_readyArray_0 : std_logic;
	signal branch_8_readyArray_1 : std_logic;
	signal branch_8_nReadyArray_0 : std_logic;
	signal branch_8_validArray_0 : std_logic;
	signal branch_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_8_nReadyArray_1 : std_logic;
	signal branch_8_validArray_1 : std_logic;
	signal branch_8_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_9_clk : std_logic;
	signal branch_9_rst : std_logic;
	signal branch_9_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_9_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_9_pValidArray_0 : std_logic;
	signal branch_9_pValidArray_1 : std_logic;
	signal branch_9_readyArray_0 : std_logic;
	signal branch_9_readyArray_1 : std_logic;
	signal branch_9_nReadyArray_0 : std_logic;
	signal branch_9_validArray_0 : std_logic;
	signal branch_9_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_9_nReadyArray_1 : std_logic;
	signal branch_9_validArray_1 : std_logic;
	signal branch_9_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_24_clk : std_logic;
	signal fork_24_rst : std_logic;
	signal fork_24_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_24_pValidArray_0 : std_logic;
	signal fork_24_readyArray_0 : std_logic;
	signal fork_24_nReadyArray_0 : std_logic;
	signal fork_24_validArray_0 : std_logic;
	signal fork_24_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_24_nReadyArray_1 : std_logic;
	signal fork_24_validArray_1 : std_logic;
	signal fork_24_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_24_nReadyArray_2 : std_logic;
	signal fork_24_validArray_2 : std_logic;
	signal fork_24_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_24_nReadyArray_3 : std_logic;
	signal fork_24_validArray_3 : std_logic;
	signal fork_24_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal phiC_17_clk : std_logic;
	signal phiC_17_rst : std_logic;
	signal phiC_17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_17_pValidArray_0 : std_logic;
	signal phiC_17_readyArray_0 : std_logic;
	signal phiC_17_nReadyArray_0 : std_logic;
	signal phiC_17_validArray_0 : std_logic;
	signal phiC_17_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_39_clk : std_logic;
	signal forkC_39_rst : std_logic;
	signal forkC_39_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_39_pValidArray_0 : std_logic;
	signal forkC_39_readyArray_0 : std_logic;
	signal forkC_39_nReadyArray_0 : std_logic;
	signal forkC_39_validArray_0 : std_logic;
	signal forkC_39_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_39_nReadyArray_1 : std_logic;
	signal forkC_39_validArray_1 : std_logic;
	signal forkC_39_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_39_nReadyArray_2 : std_logic;
	signal forkC_39_validArray_2 : std_logic;
	signal forkC_39_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_32_clk : std_logic;
	signal branchC_32_rst : std_logic;
	signal branchC_32_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_32_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_32_pValidArray_0 : std_logic;
	signal branchC_32_pValidArray_1 : std_logic;
	signal branchC_32_readyArray_0 : std_logic;
	signal branchC_32_readyArray_1 : std_logic;
	signal branchC_32_nReadyArray_0 : std_logic;
	signal branchC_32_validArray_0 : std_logic;
	signal branchC_32_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_32_nReadyArray_1 : std_logic;
	signal branchC_32_validArray_1 : std_logic;
	signal branchC_32_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_2_clk : std_logic;
	signal source_2_rst : std_logic;
	signal source_2_nReadyArray_0 : std_logic;
	signal source_2_validArray_0 : std_logic;
	signal source_2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_15_clk : std_logic;
	signal phi_15_rst : std_logic;
	signal phi_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_15_dataInArray_1 : std_logic_vector(5 downto 0);
	signal phi_15_dataInArray_2 : std_logic_vector(5 downto 0);
	signal phi_15_pValidArray_0 : std_logic;
	signal phi_15_pValidArray_1 : std_logic;
	signal phi_15_pValidArray_2 : std_logic;
	signal phi_15_readyArray_0 : std_logic;
	signal phi_15_readyArray_1 : std_logic;
	signal phi_15_readyArray_2 : std_logic;
	signal phi_15_nReadyArray_0 : std_logic;
	signal phi_15_validArray_0 : std_logic;
	signal phi_15_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal zext_16_clk : std_logic;
	signal zext_16_rst : std_logic;
	signal zext_16_dataInArray_0 : std_logic_vector(5 downto 0);
	signal zext_16_pValidArray_0 : std_logic;
	signal zext_16_readyArray_0 : std_logic;
	signal zext_16_nReadyArray_0 : std_logic;
	signal zext_16_validArray_0 : std_logic;
	signal zext_16_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal zext_17_clk : std_logic;
	signal zext_17_rst : std_logic;
	signal zext_17_dataInArray_0 : std_logic_vector(5 downto 0);
	signal zext_17_pValidArray_0 : std_logic;
	signal zext_17_readyArray_0 : std_logic;
	signal zext_17_nReadyArray_0 : std_logic;
	signal zext_17_validArray_0 : std_logic;
	signal zext_17_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal getelementptr_18_clk : std_logic;
	signal getelementptr_18_rst : std_logic;
	signal getelementptr_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_18_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_18_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_18_pValidArray_0 : std_logic;
	signal getelementptr_18_pValidArray_1 : std_logic;
	signal getelementptr_18_pValidArray_2 : std_logic;
	signal getelementptr_18_readyArray_0 : std_logic;
	signal getelementptr_18_readyArray_1 : std_logic;
	signal getelementptr_18_readyArray_2 : std_logic;
	signal getelementptr_18_nReadyArray_0 : std_logic;
	signal getelementptr_18_validArray_0 : std_logic;
	signal getelementptr_18_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_19_clk : std_logic;
	signal load_19_rst : std_logic;
	signal load_19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_19_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_19_pValidArray_0 : std_logic;
	signal load_19_pValidArray_1 : std_logic;
	signal load_19_readyArray_0 : std_logic;
	signal load_19_readyArray_1 : std_logic;
	signal load_19_nReadyArray_0 : std_logic;
	signal load_19_validArray_0 : std_logic;
	signal load_19_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_19_nReadyArray_1 : std_logic;
	signal load_19_validArray_1 : std_logic;
	signal load_19_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal sub_20_clk : std_logic;
	signal sub_20_rst : std_logic;
	signal sub_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sub_20_dataInArray_1 : std_logic_vector(31 downto 0);
	signal sub_20_pValidArray_0 : std_logic;
	signal sub_20_pValidArray_1 : std_logic;
	signal sub_20_readyArray_0 : std_logic;
	signal sub_20_readyArray_1 : std_logic;
	signal sub_20_nReadyArray_0 : std_logic;
	signal sub_20_validArray_0 : std_logic;
	signal sub_20_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal store_0_clk : std_logic;
	signal store_0_rst : std_logic;
	signal store_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_0_pValidArray_0 : std_logic;
	signal store_0_pValidArray_1 : std_logic;
	signal store_0_readyArray_0 : std_logic;
	signal store_0_readyArray_1 : std_logic;
	signal store_0_nReadyArray_0 : std_logic;
	signal store_0_validArray_0 : std_logic;
	signal store_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_0_nReadyArray_1 : std_logic;
	signal store_0_validArray_1 : std_logic;
	signal store_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_7_clk : std_logic;
	signal cst_7_rst : std_logic;
	signal cst_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_7_pValidArray_0 : std_logic;
	signal cst_7_readyArray_0 : std_logic;
	signal cst_7_nReadyArray_0 : std_logic;
	signal cst_7_validArray_0 : std_logic;
	signal cst_7_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_21_clk : std_logic;
	signal add_21_rst : std_logic;
	signal add_21_dataInArray_0 : std_logic_vector(5 downto 0);
	signal add_21_dataInArray_1 : std_logic_vector(5 downto 0);
	signal add_21_pValidArray_0 : std_logic;
	signal add_21_pValidArray_1 : std_logic;
	signal add_21_readyArray_0 : std_logic;
	signal add_21_readyArray_1 : std_logic;
	signal add_21_nReadyArray_0 : std_logic;
	signal add_21_validArray_0 : std_logic;
	signal add_21_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal cst_8_clk : std_logic;
	signal cst_8_rst : std_logic;
	signal cst_8_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cst_8_pValidArray_0 : std_logic;
	signal cst_8_readyArray_0 : std_logic;
	signal cst_8_nReadyArray_0 : std_logic;
	signal cst_8_validArray_0 : std_logic;
	signal cst_8_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal icmp_22_clk : std_logic;
	signal icmp_22_rst : std_logic;
	signal icmp_22_dataInArray_0 : std_logic_vector(5 downto 0);
	signal icmp_22_dataInArray_1 : std_logic_vector(5 downto 0);
	signal icmp_22_pValidArray_0 : std_logic;
	signal icmp_22_pValidArray_1 : std_logic;
	signal icmp_22_readyArray_0 : std_logic;
	signal icmp_22_readyArray_1 : std_logic;
	signal icmp_22_nReadyArray_0 : std_logic;
	signal icmp_22_validArray_0 : std_logic;
	signal icmp_22_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_23_clk : std_logic;
	signal cst_23_rst : std_logic;
	signal cst_23_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cst_23_pValidArray_0 : std_logic;
	signal cst_23_readyArray_0 : std_logic;
	signal cst_23_nReadyArray_0 : std_logic;
	signal cst_23_validArray_0 : std_logic;
	signal cst_23_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal phi_n4_clk : std_logic;
	signal phi_n4_rst : std_logic;
	signal phi_n4_dataInArray_0 : std_logic_vector(5 downto 0);
	signal phi_n4_dataInArray_1 : std_logic_vector(5 downto 0);
	signal phi_n4_pValidArray_0 : std_logic;
	signal phi_n4_pValidArray_1 : std_logic;
	signal phi_n4_readyArray_0 : std_logic;
	signal phi_n4_readyArray_1 : std_logic;
	signal phi_n4_nReadyArray_0 : std_logic;
	signal phi_n4_validArray_0 : std_logic;
	signal phi_n4_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal phi_n5_clk : std_logic;
	signal phi_n5_rst : std_logic;
	signal phi_n5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n5_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n5_pValidArray_0 : std_logic;
	signal phi_n5_pValidArray_1 : std_logic;
	signal phi_n5_readyArray_0 : std_logic;
	signal phi_n5_readyArray_1 : std_logic;
	signal phi_n5_nReadyArray_0 : std_logic;
	signal phi_n5_validArray_0 : std_logic;
	signal phi_n5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_3_pValidArray_0 : std_logic;
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_pValidArray_0 : std_logic;
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_14_clk : std_logic;
	signal fork_14_rst : std_logic;
	signal fork_14_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_14_pValidArray_0 : std_logic;
	signal fork_14_readyArray_0 : std_logic;
	signal fork_14_nReadyArray_0 : std_logic;
	signal fork_14_validArray_0 : std_logic;
	signal fork_14_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_14_nReadyArray_1 : std_logic;
	signal fork_14_validArray_1 : std_logic;
	signal fork_14_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_15_clk : std_logic;
	signal fork_15_rst : std_logic;
	signal fork_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_15_pValidArray_0 : std_logic;
	signal fork_15_readyArray_0 : std_logic;
	signal fork_15_nReadyArray_0 : std_logic;
	signal fork_15_validArray_0 : std_logic;
	signal fork_15_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_15_nReadyArray_1 : std_logic;
	signal fork_15_validArray_1 : std_logic;
	signal fork_15_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_10_clk : std_logic;
	signal branch_10_rst : std_logic;
	signal branch_10_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_10_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_10_pValidArray_0 : std_logic;
	signal branch_10_pValidArray_1 : std_logic;
	signal branch_10_readyArray_0 : std_logic;
	signal branch_10_readyArray_1 : std_logic;
	signal branch_10_nReadyArray_0 : std_logic;
	signal branch_10_validArray_0 : std_logic;
	signal branch_10_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_10_nReadyArray_1 : std_logic;
	signal branch_10_validArray_1 : std_logic;
	signal branch_10_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_11_clk : std_logic;
	signal branch_11_rst : std_logic;
	signal branch_11_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_11_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_11_pValidArray_0 : std_logic;
	signal branch_11_pValidArray_1 : std_logic;
	signal branch_11_readyArray_0 : std_logic;
	signal branch_11_readyArray_1 : std_logic;
	signal branch_11_nReadyArray_0 : std_logic;
	signal branch_11_validArray_0 : std_logic;
	signal branch_11_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_11_nReadyArray_1 : std_logic;
	signal branch_11_validArray_1 : std_logic;
	signal branch_11_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_12_clk : std_logic;
	signal branch_12_rst : std_logic;
	signal branch_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_12_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_12_pValidArray_0 : std_logic;
	signal branch_12_pValidArray_1 : std_logic;
	signal branch_12_readyArray_0 : std_logic;
	signal branch_12_readyArray_1 : std_logic;
	signal branch_12_nReadyArray_0 : std_logic;
	signal branch_12_validArray_0 : std_logic;
	signal branch_12_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_12_nReadyArray_1 : std_logic;
	signal branch_12_validArray_1 : std_logic;
	signal branch_12_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_25_clk : std_logic;
	signal fork_25_rst : std_logic;
	signal fork_25_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_25_pValidArray_0 : std_logic;
	signal fork_25_readyArray_0 : std_logic;
	signal fork_25_nReadyArray_0 : std_logic;
	signal fork_25_validArray_0 : std_logic;
	signal fork_25_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_25_nReadyArray_1 : std_logic;
	signal fork_25_validArray_1 : std_logic;
	signal fork_25_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_25_nReadyArray_2 : std_logic;
	signal fork_25_validArray_2 : std_logic;
	signal fork_25_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_25_nReadyArray_3 : std_logic;
	signal fork_25_validArray_3 : std_logic;
	signal fork_25_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal cst_27_clk : std_logic;
	signal cst_27_rst : std_logic;
	signal cst_27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_27_pValidArray_0 : std_logic;
	signal cst_27_readyArray_0 : std_logic;
	signal cst_27_nReadyArray_0 : std_logic;
	signal cst_27_validArray_0 : std_logic;
	signal cst_27_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_18_clk : std_logic;
	signal phiC_18_rst : std_logic;
	signal phiC_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_18_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_18_pValidArray_0 : std_logic;
	signal phiC_18_pValidArray_1 : std_logic;
	signal phiC_18_readyArray_0 : std_logic;
	signal phiC_18_readyArray_1 : std_logic;
	signal phiC_18_nReadyArray_0 : std_logic;
	signal phiC_18_validArray_0 : std_logic;
	signal phiC_18_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_18_nReadyArray_1 : std_logic;
	signal phiC_18_validArray_1 : std_logic;
	signal phiC_18_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_40_clk : std_logic;
	signal forkC_40_rst : std_logic;
	signal forkC_40_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_40_pValidArray_0 : std_logic;
	signal forkC_40_readyArray_0 : std_logic;
	signal forkC_40_nReadyArray_0 : std_logic;
	signal forkC_40_validArray_0 : std_logic;
	signal forkC_40_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_40_nReadyArray_1 : std_logic;
	signal forkC_40_validArray_1 : std_logic;
	signal forkC_40_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_33_clk : std_logic;
	signal branchC_33_rst : std_logic;
	signal branchC_33_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_33_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_33_pValidArray_0 : std_logic;
	signal branchC_33_pValidArray_1 : std_logic;
	signal branchC_33_readyArray_0 : std_logic;
	signal branchC_33_readyArray_1 : std_logic;
	signal branchC_33_nReadyArray_0 : std_logic;
	signal branchC_33_validArray_0 : std_logic;
	signal branchC_33_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_33_nReadyArray_1 : std_logic;
	signal branchC_33_validArray_1 : std_logic;
	signal branchC_33_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_3_clk : std_logic;
	signal source_3_rst : std_logic;
	signal source_3_nReadyArray_0 : std_logic;
	signal source_3_validArray_0 : std_logic;
	signal source_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_4_clk : std_logic;
	signal source_4_rst : std_logic;
	signal source_4_nReadyArray_0 : std_logic;
	signal source_4_validArray_0 : std_logic;
	signal source_4_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal source_16_clk : std_logic;
	signal source_16_rst : std_logic;
	signal source_16_nReadyArray_0 : std_logic;
	signal source_16_validArray_0 : std_logic;
	signal source_16_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal cst_9_clk : std_logic;
	signal cst_9_rst : std_logic;
	signal cst_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_9_pValidArray_0 : std_logic;
	signal cst_9_readyArray_0 : std_logic;
	signal cst_9_nReadyArray_0 : std_logic;
	signal cst_9_validArray_0 : std_logic;
	signal cst_9_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_24_clk : std_logic;
	signal add_24_rst : std_logic;
	signal add_24_dataInArray_0 : std_logic_vector(5 downto 0);
	signal add_24_dataInArray_1 : std_logic_vector(5 downto 0);
	signal add_24_pValidArray_0 : std_logic;
	signal add_24_pValidArray_1 : std_logic;
	signal add_24_readyArray_0 : std_logic;
	signal add_24_readyArray_1 : std_logic;
	signal add_24_nReadyArray_0 : std_logic;
	signal add_24_validArray_0 : std_logic;
	signal add_24_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal cst_10_clk : std_logic;
	signal cst_10_rst : std_logic;
	signal cst_10_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cst_10_pValidArray_0 : std_logic;
	signal cst_10_readyArray_0 : std_logic;
	signal cst_10_nReadyArray_0 : std_logic;
	signal cst_10_validArray_0 : std_logic;
	signal cst_10_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal icmp_25_clk : std_logic;
	signal icmp_25_rst : std_logic;
	signal icmp_25_dataInArray_0 : std_logic_vector(5 downto 0);
	signal icmp_25_dataInArray_1 : std_logic_vector(5 downto 0);
	signal icmp_25_pValidArray_0 : std_logic;
	signal icmp_25_pValidArray_1 : std_logic;
	signal icmp_25_readyArray_0 : std_logic;
	signal icmp_25_readyArray_1 : std_logic;
	signal icmp_25_nReadyArray_0 : std_logic;
	signal icmp_25_validArray_0 : std_logic;
	signal icmp_25_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n0_clk : std_logic;
	signal phi_n0_rst : std_logic;
	signal phi_n0_dataInArray_0 : std_logic_vector(5 downto 0);
	signal phi_n0_pValidArray_0 : std_logic;
	signal phi_n0_readyArray_0 : std_logic;
	signal phi_n0_nReadyArray_0 : std_logic;
	signal phi_n0_validArray_0 : std_logic;
	signal phi_n0_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal fork_6_clk : std_logic;
	signal fork_6_rst : std_logic;
	signal fork_6_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_6_pValidArray_0 : std_logic;
	signal fork_6_readyArray_0 : std_logic;
	signal fork_6_nReadyArray_0 : std_logic;
	signal fork_6_validArray_0 : std_logic;
	signal fork_6_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_6_nReadyArray_1 : std_logic;
	signal fork_6_validArray_1 : std_logic;
	signal fork_6_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_13_clk : std_logic;
	signal branch_13_rst : std_logic;
	signal branch_13_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_13_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_13_pValidArray_0 : std_logic;
	signal branch_13_pValidArray_1 : std_logic;
	signal branch_13_readyArray_0 : std_logic;
	signal branch_13_readyArray_1 : std_logic;
	signal branch_13_nReadyArray_0 : std_logic;
	signal branch_13_validArray_0 : std_logic;
	signal branch_13_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_13_nReadyArray_1 : std_logic;
	signal branch_13_validArray_1 : std_logic;
	signal branch_13_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal phiC_19_clk : std_logic;
	signal phiC_19_rst : std_logic;
	signal phiC_19_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_19_pValidArray_0 : std_logic;
	signal phiC_19_readyArray_0 : std_logic;
	signal phiC_19_nReadyArray_0 : std_logic;
	signal phiC_19_validArray_0 : std_logic;
	signal phiC_19_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_34_clk : std_logic;
	signal branchC_34_rst : std_logic;
	signal branchC_34_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_34_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_34_pValidArray_0 : std_logic;
	signal branchC_34_pValidArray_1 : std_logic;
	signal branchC_34_readyArray_0 : std_logic;
	signal branchC_34_readyArray_1 : std_logic;
	signal branchC_34_nReadyArray_0 : std_logic;
	signal branchC_34_validArray_0 : std_logic;
	signal branchC_34_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_34_nReadyArray_1 : std_logic;
	signal branchC_34_validArray_1 : std_logic;
	signal branchC_34_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_42_clk : std_logic;
	signal fork_42_rst : std_logic;
	signal fork_42_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_42_pValidArray_0 : std_logic;
	signal fork_42_readyArray_0 : std_logic;
	signal fork_42_nReadyArray_0 : std_logic;
	signal fork_42_validArray_0 : std_logic;
	signal fork_42_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_42_nReadyArray_1 : std_logic;
	signal fork_42_validArray_1 : std_logic;
	signal fork_42_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_5_clk : std_logic;
	signal source_5_rst : std_logic;
	signal source_5_nReadyArray_0 : std_logic;
	signal source_5_validArray_0 : std_logic;
	signal source_5_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_6_clk : std_logic;
	signal source_6_rst : std_logic;
	signal source_6_nReadyArray_0 : std_logic;
	signal source_6_validArray_0 : std_logic;
	signal source_6_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal brCst_block7_clk : std_logic;
	signal brCst_block7_rst : std_logic;
	signal brCst_block7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block7_pValidArray_0 : std_logic;
	signal brCst_block7_readyArray_0 : std_logic;
	signal brCst_block7_nReadyArray_0 : std_logic;
	signal brCst_block7_validArray_0 : std_logic;
	signal brCst_block7_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_11_clk : std_logic;
	signal cst_11_rst : std_logic;
	signal cst_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_11_pValidArray_0 : std_logic;
	signal cst_11_readyArray_0 : std_logic;
	signal cst_11_nReadyArray_0 : std_logic;
	signal cst_11_validArray_0 : std_logic;
	signal cst_11_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_14_clk : std_logic;
	signal branch_14_rst : std_logic;
	signal branch_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_14_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_14_pValidArray_0 : std_logic;
	signal branch_14_pValidArray_1 : std_logic;
	signal branch_14_readyArray_0 : std_logic;
	signal branch_14_readyArray_1 : std_logic;
	signal branch_14_nReadyArray_0 : std_logic;
	signal branch_14_validArray_0 : std_logic;
	signal branch_14_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_14_nReadyArray_1 : std_logic;
	signal branch_14_validArray_1 : std_logic;
	signal branch_14_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phiC_20_clk : std_logic;
	signal phiC_20_rst : std_logic;
	signal phiC_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_20_pValidArray_0 : std_logic;
	signal phiC_20_readyArray_0 : std_logic;
	signal phiC_20_nReadyArray_0 : std_logic;
	signal phiC_20_validArray_0 : std_logic;
	signal phiC_20_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_43_clk : std_logic;
	signal forkC_43_rst : std_logic;
	signal forkC_43_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_43_pValidArray_0 : std_logic;
	signal forkC_43_readyArray_0 : std_logic;
	signal forkC_43_nReadyArray_0 : std_logic;
	signal forkC_43_validArray_0 : std_logic;
	signal forkC_43_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_43_nReadyArray_1 : std_logic;
	signal forkC_43_validArray_1 : std_logic;
	signal forkC_43_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_43_nReadyArray_2 : std_logic;
	signal forkC_43_validArray_2 : std_logic;
	signal forkC_43_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal branchC_35_clk : std_logic;
	signal branchC_35_rst : std_logic;
	signal branchC_35_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_35_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_35_pValidArray_0 : std_logic;
	signal branchC_35_pValidArray_1 : std_logic;
	signal branchC_35_readyArray_0 : std_logic;
	signal branchC_35_readyArray_1 : std_logic;
	signal branchC_35_nReadyArray_0 : std_logic;
	signal branchC_35_validArray_0 : std_logic;
	signal branchC_35_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_35_nReadyArray_1 : std_logic;
	signal branchC_35_validArray_1 : std_logic;
	signal branchC_35_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_44_clk : std_logic;
	signal fork_44_rst : std_logic;
	signal fork_44_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_44_pValidArray_0 : std_logic;
	signal fork_44_readyArray_0 : std_logic;
	signal fork_44_nReadyArray_0 : std_logic;
	signal fork_44_validArray_0 : std_logic;
	signal fork_44_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_44_nReadyArray_1 : std_logic;
	signal fork_44_validArray_1 : std_logic;
	signal fork_44_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_28_clk : std_logic;
	signal phi_28_rst : std_logic;
	signal phi_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_28_dataInArray_1 : std_logic_vector(5 downto 0);
	signal phi_28_dataInArray_2 : std_logic_vector(5 downto 0);
	signal phi_28_pValidArray_0 : std_logic;
	signal phi_28_pValidArray_1 : std_logic;
	signal phi_28_pValidArray_2 : std_logic;
	signal phi_28_readyArray_0 : std_logic;
	signal phi_28_readyArray_1 : std_logic;
	signal phi_28_readyArray_2 : std_logic;
	signal phi_28_nReadyArray_0 : std_logic;
	signal phi_28_validArray_0 : std_logic;
	signal phi_28_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal cst_12_clk : std_logic;
	signal cst_12_rst : std_logic;
	signal cst_12_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cst_12_pValidArray_0 : std_logic;
	signal cst_12_readyArray_0 : std_logic;
	signal cst_12_nReadyArray_0 : std_logic;
	signal cst_12_validArray_0 : std_logic;
	signal cst_12_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal icmp_29_clk : std_logic;
	signal icmp_29_rst : std_logic;
	signal icmp_29_dataInArray_0 : std_logic_vector(5 downto 0);
	signal icmp_29_dataInArray_1 : std_logic_vector(5 downto 0);
	signal icmp_29_pValidArray_0 : std_logic;
	signal icmp_29_pValidArray_1 : std_logic;
	signal icmp_29_readyArray_0 : std_logic;
	signal icmp_29_readyArray_1 : std_logic;
	signal icmp_29_nReadyArray_0 : std_logic;
	signal icmp_29_validArray_0 : std_logic;
	signal icmp_29_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork_7_clk : std_logic;
	signal fork_7_rst : std_logic;
	signal fork_7_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_7_pValidArray_0 : std_logic;
	signal fork_7_readyArray_0 : std_logic;
	signal fork_7_nReadyArray_0 : std_logic;
	signal fork_7_validArray_0 : std_logic;
	signal fork_7_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_7_nReadyArray_1 : std_logic;
	signal fork_7_validArray_1 : std_logic;
	signal fork_7_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_15_clk : std_logic;
	signal branch_15_rst : std_logic;
	signal branch_15_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_15_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_15_pValidArray_0 : std_logic;
	signal branch_15_pValidArray_1 : std_logic;
	signal branch_15_readyArray_0 : std_logic;
	signal branch_15_readyArray_1 : std_logic;
	signal branch_15_nReadyArray_0 : std_logic;
	signal branch_15_validArray_0 : std_logic;
	signal branch_15_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_15_nReadyArray_1 : std_logic;
	signal branch_15_validArray_1 : std_logic;
	signal branch_15_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal phiC_21_clk : std_logic;
	signal phiC_21_rst : std_logic;
	signal phiC_21_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_21_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_21_pValidArray_0 : std_logic;
	signal phiC_21_pValidArray_1 : std_logic;
	signal phiC_21_readyArray_0 : std_logic;
	signal phiC_21_readyArray_1 : std_logic;
	signal phiC_21_nReadyArray_0 : std_logic;
	signal phiC_21_validArray_0 : std_logic;
	signal phiC_21_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_21_nReadyArray_1 : std_logic;
	signal phiC_21_validArray_1 : std_logic;
	signal phiC_21_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_36_clk : std_logic;
	signal branchC_36_rst : std_logic;
	signal branchC_36_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_36_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_36_pValidArray_0 : std_logic;
	signal branchC_36_pValidArray_1 : std_logic;
	signal branchC_36_readyArray_0 : std_logic;
	signal branchC_36_readyArray_1 : std_logic;
	signal branchC_36_nReadyArray_0 : std_logic;
	signal branchC_36_validArray_0 : std_logic;
	signal branchC_36_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_36_nReadyArray_1 : std_logic;
	signal branchC_36_validArray_1 : std_logic;
	signal branchC_36_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_46_clk : std_logic;
	signal fork_46_rst : std_logic;
	signal fork_46_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_46_pValidArray_0 : std_logic;
	signal fork_46_readyArray_0 : std_logic;
	signal fork_46_nReadyArray_0 : std_logic;
	signal fork_46_validArray_0 : std_logic;
	signal fork_46_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_46_nReadyArray_1 : std_logic;
	signal fork_46_validArray_1 : std_logic;
	signal fork_46_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_7_clk : std_logic;
	signal source_7_rst : std_logic;
	signal source_7_nReadyArray_0 : std_logic;
	signal source_7_validArray_0 : std_logic;
	signal source_7_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal brCst_block9_clk : std_logic;
	signal brCst_block9_rst : std_logic;
	signal brCst_block9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block9_pValidArray_0 : std_logic;
	signal brCst_block9_readyArray_0 : std_logic;
	signal brCst_block9_nReadyArray_0 : std_logic;
	signal brCst_block9_validArray_0 : std_logic;
	signal brCst_block9_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n8_clk : std_logic;
	signal phi_n8_rst : std_logic;
	signal phi_n8_dataInArray_0 : std_logic_vector(5 downto 0);
	signal phi_n8_pValidArray_0 : std_logic;
	signal phi_n8_readyArray_0 : std_logic;
	signal phi_n8_nReadyArray_0 : std_logic;
	signal phi_n8_validArray_0 : std_logic;
	signal phi_n8_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal fork_16_clk : std_logic;
	signal fork_16_rst : std_logic;
	signal fork_16_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_16_pValidArray_0 : std_logic;
	signal fork_16_readyArray_0 : std_logic;
	signal fork_16_nReadyArray_0 : std_logic;
	signal fork_16_validArray_0 : std_logic;
	signal fork_16_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_16_nReadyArray_1 : std_logic;
	signal fork_16_validArray_1 : std_logic;
	signal fork_16_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_16_clk : std_logic;
	signal branch_16_rst : std_logic;
	signal branch_16_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_16_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_16_pValidArray_0 : std_logic;
	signal branch_16_pValidArray_1 : std_logic;
	signal branch_16_readyArray_0 : std_logic;
	signal branch_16_readyArray_1 : std_logic;
	signal branch_16_nReadyArray_0 : std_logic;
	signal branch_16_validArray_0 : std_logic;
	signal branch_16_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_16_nReadyArray_1 : std_logic;
	signal branch_16_validArray_1 : std_logic;
	signal branch_16_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_17_clk : std_logic;
	signal branch_17_rst : std_logic;
	signal branch_17_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_17_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_17_pValidArray_0 : std_logic;
	signal branch_17_pValidArray_1 : std_logic;
	signal branch_17_readyArray_0 : std_logic;
	signal branch_17_readyArray_1 : std_logic;
	signal branch_17_nReadyArray_0 : std_logic;
	signal branch_17_validArray_0 : std_logic;
	signal branch_17_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_17_nReadyArray_1 : std_logic;
	signal branch_17_validArray_1 : std_logic;
	signal branch_17_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_29_clk : std_logic;
	signal fork_29_rst : std_logic;
	signal fork_29_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_29_pValidArray_0 : std_logic;
	signal fork_29_readyArray_0 : std_logic;
	signal fork_29_nReadyArray_0 : std_logic;
	signal fork_29_validArray_0 : std_logic;
	signal fork_29_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_29_nReadyArray_1 : std_logic;
	signal fork_29_validArray_1 : std_logic;
	signal fork_29_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_29_nReadyArray_2 : std_logic;
	signal fork_29_validArray_2 : std_logic;
	signal fork_29_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phiC_22_clk : std_logic;
	signal phiC_22_rst : std_logic;
	signal phiC_22_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_22_pValidArray_0 : std_logic;
	signal phiC_22_readyArray_0 : std_logic;
	signal phiC_22_nReadyArray_0 : std_logic;
	signal phiC_22_validArray_0 : std_logic;
	signal phiC_22_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_47_clk : std_logic;
	signal forkC_47_rst : std_logic;
	signal forkC_47_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_47_pValidArray_0 : std_logic;
	signal forkC_47_readyArray_0 : std_logic;
	signal forkC_47_nReadyArray_0 : std_logic;
	signal forkC_47_validArray_0 : std_logic;
	signal forkC_47_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_47_nReadyArray_1 : std_logic;
	signal forkC_47_validArray_1 : std_logic;
	signal forkC_47_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_37_clk : std_logic;
	signal branchC_37_rst : std_logic;
	signal branchC_37_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_37_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_37_pValidArray_0 : std_logic;
	signal branchC_37_pValidArray_1 : std_logic;
	signal branchC_37_readyArray_0 : std_logic;
	signal branchC_37_readyArray_1 : std_logic;
	signal branchC_37_nReadyArray_0 : std_logic;
	signal branchC_37_validArray_0 : std_logic;
	signal branchC_37_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_37_nReadyArray_1 : std_logic;
	signal branchC_37_validArray_1 : std_logic;
	signal branchC_37_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_32_clk : std_logic;
	signal phi_32_rst : std_logic;
	signal phi_32_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_32_dataInArray_1 : std_logic_vector(5 downto 0);
	signal phi_32_dataInArray_2 : std_logic_vector(5 downto 0);
	signal phi_32_pValidArray_0 : std_logic;
	signal phi_32_pValidArray_1 : std_logic;
	signal phi_32_pValidArray_2 : std_logic;
	signal phi_32_readyArray_0 : std_logic;
	signal phi_32_readyArray_1 : std_logic;
	signal phi_32_readyArray_2 : std_logic;
	signal phi_32_nReadyArray_0 : std_logic;
	signal phi_32_validArray_0 : std_logic;
	signal phi_32_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal brCst_block10_clk : std_logic;
	signal brCst_block10_rst : std_logic;
	signal brCst_block10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal brCst_block10_pValidArray_0 : std_logic;
	signal brCst_block10_readyArray_0 : std_logic;
	signal brCst_block10_nReadyArray_0 : std_logic;
	signal brCst_block10_validArray_0 : std_logic;
	signal brCst_block10_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_13_clk : std_logic;
	signal cst_13_rst : std_logic;
	signal cst_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_13_pValidArray_0 : std_logic;
	signal cst_13_readyArray_0 : std_logic;
	signal cst_13_nReadyArray_0 : std_logic;
	signal cst_13_validArray_0 : std_logic;
	signal cst_13_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_14_clk : std_logic;
	signal cst_14_rst : std_logic;
	signal cst_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_14_pValidArray_0 : std_logic;
	signal cst_14_readyArray_0 : std_logic;
	signal cst_14_nReadyArray_0 : std_logic;
	signal cst_14_validArray_0 : std_logic;
	signal cst_14_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n9_clk : std_logic;
	signal phi_n9_rst : std_logic;
	signal phi_n9_dataInArray_0 : std_logic_vector(5 downto 0);
	signal phi_n9_dataInArray_1 : std_logic_vector(5 downto 0);
	signal phi_n9_pValidArray_0 : std_logic;
	signal phi_n9_pValidArray_1 : std_logic;
	signal phi_n9_readyArray_0 : std_logic;
	signal phi_n9_readyArray_1 : std_logic;
	signal phi_n9_nReadyArray_0 : std_logic;
	signal phi_n9_validArray_0 : std_logic;
	signal phi_n9_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal branch_18_clk : std_logic;
	signal branch_18_rst : std_logic;
	signal branch_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_18_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_18_pValidArray_0 : std_logic;
	signal branch_18_pValidArray_1 : std_logic;
	signal branch_18_readyArray_0 : std_logic;
	signal branch_18_readyArray_1 : std_logic;
	signal branch_18_nReadyArray_0 : std_logic;
	signal branch_18_validArray_0 : std_logic;
	signal branch_18_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_18_nReadyArray_1 : std_logic;
	signal branch_18_validArray_1 : std_logic;
	signal branch_18_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_19_clk : std_logic;
	signal branch_19_rst : std_logic;
	signal branch_19_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branch_19_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_19_pValidArray_0 : std_logic;
	signal branch_19_pValidArray_1 : std_logic;
	signal branch_19_readyArray_0 : std_logic;
	signal branch_19_readyArray_1 : std_logic;
	signal branch_19_nReadyArray_0 : std_logic;
	signal branch_19_validArray_0 : std_logic;
	signal branch_19_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branch_19_nReadyArray_1 : std_logic;
	signal branch_19_validArray_1 : std_logic;
	signal branch_19_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_20_clk : std_logic;
	signal branch_20_rst : std_logic;
	signal branch_20_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_20_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_20_pValidArray_0 : std_logic;
	signal branch_20_pValidArray_1 : std_logic;
	signal branch_20_readyArray_0 : std_logic;
	signal branch_20_readyArray_1 : std_logic;
	signal branch_20_nReadyArray_0 : std_logic;
	signal branch_20_validArray_0 : std_logic;
	signal branch_20_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_20_nReadyArray_1 : std_logic;
	signal branch_20_validArray_1 : std_logic;
	signal branch_20_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_21_clk : std_logic;
	signal branch_21_rst : std_logic;
	signal branch_21_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_21_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_21_pValidArray_0 : std_logic;
	signal branch_21_pValidArray_1 : std_logic;
	signal branch_21_readyArray_0 : std_logic;
	signal branch_21_readyArray_1 : std_logic;
	signal branch_21_nReadyArray_0 : std_logic;
	signal branch_21_validArray_0 : std_logic;
	signal branch_21_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_21_nReadyArray_1 : std_logic;
	signal branch_21_validArray_1 : std_logic;
	signal branch_21_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_30_clk : std_logic;
	signal fork_30_rst : std_logic;
	signal fork_30_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_30_pValidArray_0 : std_logic;
	signal fork_30_readyArray_0 : std_logic;
	signal fork_30_nReadyArray_0 : std_logic;
	signal fork_30_validArray_0 : std_logic;
	signal fork_30_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_30_nReadyArray_1 : std_logic;
	signal fork_30_validArray_1 : std_logic;
	signal fork_30_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_30_nReadyArray_2 : std_logic;
	signal fork_30_validArray_2 : std_logic;
	signal fork_30_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_30_nReadyArray_3 : std_logic;
	signal fork_30_validArray_3 : std_logic;
	signal fork_30_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_30_nReadyArray_4 : std_logic;
	signal fork_30_validArray_4 : std_logic;
	signal fork_30_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal phiC_23_clk : std_logic;
	signal phiC_23_rst : std_logic;
	signal phiC_23_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_23_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_23_pValidArray_0 : std_logic;
	signal phiC_23_pValidArray_1 : std_logic;
	signal phiC_23_readyArray_0 : std_logic;
	signal phiC_23_readyArray_1 : std_logic;
	signal phiC_23_nReadyArray_0 : std_logic;
	signal phiC_23_validArray_0 : std_logic;
	signal phiC_23_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_23_nReadyArray_1 : std_logic;
	signal phiC_23_validArray_1 : std_logic;
	signal phiC_23_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal forkC_48_clk : std_logic;
	signal forkC_48_rst : std_logic;
	signal forkC_48_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_48_pValidArray_0 : std_logic;
	signal forkC_48_readyArray_0 : std_logic;
	signal forkC_48_nReadyArray_0 : std_logic;
	signal forkC_48_validArray_0 : std_logic;
	signal forkC_48_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_48_nReadyArray_1 : std_logic;
	signal forkC_48_validArray_1 : std_logic;
	signal forkC_48_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_48_nReadyArray_2 : std_logic;
	signal forkC_48_validArray_2 : std_logic;
	signal forkC_48_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_48_nReadyArray_3 : std_logic;
	signal forkC_48_validArray_3 : std_logic;
	signal forkC_48_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal branchC_38_clk : std_logic;
	signal branchC_38_rst : std_logic;
	signal branchC_38_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_38_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_38_pValidArray_0 : std_logic;
	signal branchC_38_pValidArray_1 : std_logic;
	signal branchC_38_readyArray_0 : std_logic;
	signal branchC_38_readyArray_1 : std_logic;
	signal branchC_38_nReadyArray_0 : std_logic;
	signal branchC_38_validArray_0 : std_logic;
	signal branchC_38_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_38_nReadyArray_1 : std_logic;
	signal branchC_38_validArray_1 : std_logic;
	signal branchC_38_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal phi_34_clk : std_logic;
	signal phi_34_rst : std_logic;
	signal phi_34_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_34_dataInArray_1 : std_logic_vector(5 downto 0);
	signal phi_34_dataInArray_2 : std_logic_vector(5 downto 0);
	signal phi_34_pValidArray_0 : std_logic;
	signal phi_34_pValidArray_1 : std_logic;
	signal phi_34_pValidArray_2 : std_logic;
	signal phi_34_readyArray_0 : std_logic;
	signal phi_34_readyArray_1 : std_logic;
	signal phi_34_readyArray_2 : std_logic;
	signal phi_34_nReadyArray_0 : std_logic;
	signal phi_34_validArray_0 : std_logic;
	signal phi_34_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal phi_35_clk : std_logic;
	signal phi_35_rst : std_logic;
	signal phi_35_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_35_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_35_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_35_pValidArray_0 : std_logic;
	signal phi_35_pValidArray_1 : std_logic;
	signal phi_35_pValidArray_2 : std_logic;
	signal phi_35_readyArray_0 : std_logic;
	signal phi_35_readyArray_1 : std_logic;
	signal phi_35_readyArray_2 : std_logic;
	signal phi_35_nReadyArray_0 : std_logic;
	signal phi_35_validArray_0 : std_logic;
	signal phi_35_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal zext_36_clk : std_logic;
	signal zext_36_rst : std_logic;
	signal zext_36_dataInArray_0 : std_logic_vector(5 downto 0);
	signal zext_36_pValidArray_0 : std_logic;
	signal zext_36_readyArray_0 : std_logic;
	signal zext_36_nReadyArray_0 : std_logic;
	signal zext_36_validArray_0 : std_logic;
	signal zext_36_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal zext_37_clk : std_logic;
	signal zext_37_rst : std_logic;
	signal zext_37_dataInArray_0 : std_logic_vector(5 downto 0);
	signal zext_37_pValidArray_0 : std_logic;
	signal zext_37_readyArray_0 : std_logic;
	signal zext_37_nReadyArray_0 : std_logic;
	signal zext_37_validArray_0 : std_logic;
	signal zext_37_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal getelementptr_38_clk : std_logic;
	signal getelementptr_38_rst : std_logic;
	signal getelementptr_38_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_38_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_38_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_38_pValidArray_0 : std_logic;
	signal getelementptr_38_pValidArray_1 : std_logic;
	signal getelementptr_38_pValidArray_2 : std_logic;
	signal getelementptr_38_readyArray_0 : std_logic;
	signal getelementptr_38_readyArray_1 : std_logic;
	signal getelementptr_38_readyArray_2 : std_logic;
	signal getelementptr_38_nReadyArray_0 : std_logic;
	signal getelementptr_38_validArray_0 : std_logic;
	signal getelementptr_38_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_39_clk : std_logic;
	signal load_39_rst : std_logic;
	signal load_39_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_39_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_39_pValidArray_0 : std_logic;
	signal load_39_pValidArray_1 : std_logic;
	signal load_39_readyArray_0 : std_logic;
	signal load_39_readyArray_1 : std_logic;
	signal load_39_nReadyArray_0 : std_logic;
	signal load_39_validArray_0 : std_logic;
	signal load_39_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_39_nReadyArray_1 : std_logic;
	signal load_39_validArray_1 : std_logic;
	signal load_39_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal zext_40_clk : std_logic;
	signal zext_40_rst : std_logic;
	signal zext_40_dataInArray_0 : std_logic_vector(5 downto 0);
	signal zext_40_pValidArray_0 : std_logic;
	signal zext_40_readyArray_0 : std_logic;
	signal zext_40_nReadyArray_0 : std_logic;
	signal zext_40_validArray_0 : std_logic;
	signal zext_40_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal zext_41_clk : std_logic;
	signal zext_41_rst : std_logic;
	signal zext_41_dataInArray_0 : std_logic_vector(5 downto 0);
	signal zext_41_pValidArray_0 : std_logic;
	signal zext_41_readyArray_0 : std_logic;
	signal zext_41_nReadyArray_0 : std_logic;
	signal zext_41_validArray_0 : std_logic;
	signal zext_41_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal getelementptr_42_clk : std_logic;
	signal getelementptr_42_rst : std_logic;
	signal getelementptr_42_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_42_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_42_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_42_pValidArray_0 : std_logic;
	signal getelementptr_42_pValidArray_1 : std_logic;
	signal getelementptr_42_pValidArray_2 : std_logic;
	signal getelementptr_42_readyArray_0 : std_logic;
	signal getelementptr_42_readyArray_1 : std_logic;
	signal getelementptr_42_readyArray_2 : std_logic;
	signal getelementptr_42_nReadyArray_0 : std_logic;
	signal getelementptr_42_validArray_0 : std_logic;
	signal getelementptr_42_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_43_clk : std_logic;
	signal load_43_rst : std_logic;
	signal load_43_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_43_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_43_pValidArray_0 : std_logic;
	signal load_43_pValidArray_1 : std_logic;
	signal load_43_readyArray_0 : std_logic;
	signal load_43_readyArray_1 : std_logic;
	signal load_43_nReadyArray_0 : std_logic;
	signal load_43_validArray_0 : std_logic;
	signal load_43_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_43_nReadyArray_1 : std_logic;
	signal load_43_validArray_1 : std_logic;
	signal load_43_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal mul_44_clk : std_logic;
	signal mul_44_rst : std_logic;
	signal mul_44_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_44_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_44_pValidArray_0 : std_logic;
	signal mul_44_pValidArray_1 : std_logic;
	signal mul_44_readyArray_0 : std_logic;
	signal mul_44_readyArray_1 : std_logic;
	signal mul_44_nReadyArray_0 : std_logic;
	signal mul_44_validArray_0 : std_logic;
	signal mul_44_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_45_clk : std_logic;
	signal add_45_rst : std_logic;
	signal add_45_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_45_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_45_pValidArray_0 : std_logic;
	signal add_45_pValidArray_1 : std_logic;
	signal add_45_readyArray_0 : std_logic;
	signal add_45_readyArray_1 : std_logic;
	signal add_45_nReadyArray_0 : std_logic;
	signal add_45_validArray_0 : std_logic;
	signal add_45_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_15_clk : std_logic;
	signal cst_15_rst : std_logic;
	signal cst_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_15_pValidArray_0 : std_logic;
	signal cst_15_readyArray_0 : std_logic;
	signal cst_15_nReadyArray_0 : std_logic;
	signal cst_15_validArray_0 : std_logic;
	signal cst_15_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_46_clk : std_logic;
	signal add_46_rst : std_logic;
	signal add_46_dataInArray_0 : std_logic_vector(5 downto 0);
	signal add_46_dataInArray_1 : std_logic_vector(5 downto 0);
	signal add_46_pValidArray_0 : std_logic;
	signal add_46_pValidArray_1 : std_logic;
	signal add_46_readyArray_0 : std_logic;
	signal add_46_readyArray_1 : std_logic;
	signal add_46_nReadyArray_0 : std_logic;
	signal add_46_validArray_0 : std_logic;
	signal add_46_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal cst_16_clk : std_logic;
	signal cst_16_rst : std_logic;
	signal cst_16_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cst_16_pValidArray_0 : std_logic;
	signal cst_16_readyArray_0 : std_logic;
	signal cst_16_nReadyArray_0 : std_logic;
	signal cst_16_validArray_0 : std_logic;
	signal cst_16_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal icmp_47_clk : std_logic;
	signal icmp_47_rst : std_logic;
	signal icmp_47_dataInArray_0 : std_logic_vector(5 downto 0);
	signal icmp_47_dataInArray_1 : std_logic_vector(5 downto 0);
	signal icmp_47_pValidArray_0 : std_logic;
	signal icmp_47_pValidArray_1 : std_logic;
	signal icmp_47_readyArray_0 : std_logic;
	signal icmp_47_readyArray_1 : std_logic;
	signal icmp_47_nReadyArray_0 : std_logic;
	signal icmp_47_validArray_0 : std_logic;
	signal icmp_47_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_24_clk : std_logic;
	signal cst_24_rst : std_logic;
	signal cst_24_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cst_24_pValidArray_0 : std_logic;
	signal cst_24_readyArray_0 : std_logic;
	signal cst_24_nReadyArray_0 : std_logic;
	signal cst_24_validArray_0 : std_logic;
	signal cst_24_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal cst_25_clk : std_logic;
	signal cst_25_rst : std_logic;
	signal cst_25_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cst_25_pValidArray_0 : std_logic;
	signal cst_25_readyArray_0 : std_logic;
	signal cst_25_nReadyArray_0 : std_logic;
	signal cst_25_validArray_0 : std_logic;
	signal cst_25_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal phi_n13_clk : std_logic;
	signal phi_n13_rst : std_logic;
	signal phi_n13_dataInArray_0 : std_logic_vector(5 downto 0);
	signal phi_n13_dataInArray_1 : std_logic_vector(5 downto 0);
	signal phi_n13_pValidArray_0 : std_logic;
	signal phi_n13_pValidArray_1 : std_logic;
	signal phi_n13_readyArray_0 : std_logic;
	signal phi_n13_readyArray_1 : std_logic;
	signal phi_n13_nReadyArray_0 : std_logic;
	signal phi_n13_validArray_0 : std_logic;
	signal phi_n13_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal phi_n14_clk : std_logic;
	signal phi_n14_rst : std_logic;
	signal phi_n14_dataInArray_0 : std_logic_vector(5 downto 0);
	signal phi_n14_dataInArray_1 : std_logic_vector(5 downto 0);
	signal phi_n14_pValidArray_0 : std_logic;
	signal phi_n14_pValidArray_1 : std_logic;
	signal phi_n14_readyArray_0 : std_logic;
	signal phi_n14_readyArray_1 : std_logic;
	signal phi_n14_nReadyArray_0 : std_logic;
	signal phi_n14_validArray_0 : std_logic;
	signal phi_n14_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal fork_8_clk : std_logic;
	signal fork_8_rst : std_logic;
	signal fork_8_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_8_pValidArray_0 : std_logic;
	signal fork_8_readyArray_0 : std_logic;
	signal fork_8_nReadyArray_0 : std_logic;
	signal fork_8_validArray_0 : std_logic;
	signal fork_8_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_8_nReadyArray_1 : std_logic;
	signal fork_8_validArray_1 : std_logic;
	signal fork_8_dataOutArray_1 : std_logic_vector(5 downto 0);
	signal fork_8_nReadyArray_2 : std_logic;
	signal fork_8_validArray_2 : std_logic;
	signal fork_8_dataOutArray_2 : std_logic_vector(5 downto 0);

	signal fork_10_clk : std_logic;
	signal fork_10_rst : std_logic;
	signal fork_10_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_10_pValidArray_0 : std_logic;
	signal fork_10_readyArray_0 : std_logic;
	signal fork_10_nReadyArray_0 : std_logic;
	signal fork_10_validArray_0 : std_logic;
	signal fork_10_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_10_nReadyArray_1 : std_logic;
	signal fork_10_validArray_1 : std_logic;
	signal fork_10_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_19_clk : std_logic;
	signal fork_19_rst : std_logic;
	signal fork_19_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_19_pValidArray_0 : std_logic;
	signal fork_19_readyArray_0 : std_logic;
	signal fork_19_nReadyArray_0 : std_logic;
	signal fork_19_validArray_0 : std_logic;
	signal fork_19_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_19_nReadyArray_1 : std_logic;
	signal fork_19_validArray_1 : std_logic;
	signal fork_19_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_20_clk : std_logic;
	signal fork_20_rst : std_logic;
	signal fork_20_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_20_pValidArray_0 : std_logic;
	signal fork_20_readyArray_0 : std_logic;
	signal fork_20_nReadyArray_0 : std_logic;
	signal fork_20_validArray_0 : std_logic;
	signal fork_20_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_20_nReadyArray_1 : std_logic;
	signal fork_20_validArray_1 : std_logic;
	signal fork_20_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_22_clk : std_logic;
	signal branch_22_rst : std_logic;
	signal branch_22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_22_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_22_pValidArray_0 : std_logic;
	signal branch_22_pValidArray_1 : std_logic;
	signal branch_22_readyArray_0 : std_logic;
	signal branch_22_readyArray_1 : std_logic;
	signal branch_22_nReadyArray_0 : std_logic;
	signal branch_22_validArray_0 : std_logic;
	signal branch_22_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_22_nReadyArray_1 : std_logic;
	signal branch_22_validArray_1 : std_logic;
	signal branch_22_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_23_clk : std_logic;
	signal branch_23_rst : std_logic;
	signal branch_23_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_23_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_23_pValidArray_0 : std_logic;
	signal branch_23_pValidArray_1 : std_logic;
	signal branch_23_readyArray_0 : std_logic;
	signal branch_23_readyArray_1 : std_logic;
	signal branch_23_nReadyArray_0 : std_logic;
	signal branch_23_validArray_0 : std_logic;
	signal branch_23_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_23_nReadyArray_1 : std_logic;
	signal branch_23_validArray_1 : std_logic;
	signal branch_23_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_24_clk : std_logic;
	signal branch_24_rst : std_logic;
	signal branch_24_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_24_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_24_pValidArray_0 : std_logic;
	signal branch_24_pValidArray_1 : std_logic;
	signal branch_24_readyArray_0 : std_logic;
	signal branch_24_readyArray_1 : std_logic;
	signal branch_24_nReadyArray_0 : std_logic;
	signal branch_24_validArray_0 : std_logic;
	signal branch_24_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_24_nReadyArray_1 : std_logic;
	signal branch_24_validArray_1 : std_logic;
	signal branch_24_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_25_clk : std_logic;
	signal branch_25_rst : std_logic;
	signal branch_25_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_25_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_25_pValidArray_0 : std_logic;
	signal branch_25_pValidArray_1 : std_logic;
	signal branch_25_readyArray_0 : std_logic;
	signal branch_25_readyArray_1 : std_logic;
	signal branch_25_nReadyArray_0 : std_logic;
	signal branch_25_validArray_0 : std_logic;
	signal branch_25_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_25_nReadyArray_1 : std_logic;
	signal branch_25_validArray_1 : std_logic;
	signal branch_25_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_31_clk : std_logic;
	signal fork_31_rst : std_logic;
	signal fork_31_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_31_pValidArray_0 : std_logic;
	signal fork_31_readyArray_0 : std_logic;
	signal fork_31_nReadyArray_0 : std_logic;
	signal fork_31_validArray_0 : std_logic;
	signal fork_31_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_31_nReadyArray_1 : std_logic;
	signal fork_31_validArray_1 : std_logic;
	signal fork_31_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_31_nReadyArray_2 : std_logic;
	signal fork_31_validArray_2 : std_logic;
	signal fork_31_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork_31_nReadyArray_3 : std_logic;
	signal fork_31_validArray_3 : std_logic;
	signal fork_31_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork_31_nReadyArray_4 : std_logic;
	signal fork_31_validArray_4 : std_logic;
	signal fork_31_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal phiC_24_clk : std_logic;
	signal phiC_24_rst : std_logic;
	signal phiC_24_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_24_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_24_pValidArray_0 : std_logic;
	signal phiC_24_pValidArray_1 : std_logic;
	signal phiC_24_readyArray_0 : std_logic;
	signal phiC_24_readyArray_1 : std_logic;
	signal phiC_24_nReadyArray_0 : std_logic;
	signal phiC_24_validArray_0 : std_logic;
	signal phiC_24_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal phiC_24_nReadyArray_1 : std_logic;
	signal phiC_24_validArray_1 : std_logic;
	signal phiC_24_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_39_clk : std_logic;
	signal branchC_39_rst : std_logic;
	signal branchC_39_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_39_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_39_pValidArray_0 : std_logic;
	signal branchC_39_pValidArray_1 : std_logic;
	signal branchC_39_readyArray_0 : std_logic;
	signal branchC_39_readyArray_1 : std_logic;
	signal branchC_39_nReadyArray_0 : std_logic;
	signal branchC_39_validArray_0 : std_logic;
	signal branchC_39_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_39_nReadyArray_1 : std_logic;
	signal branchC_39_validArray_1 : std_logic;
	signal branchC_39_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_8_clk : std_logic;
	signal source_8_rst : std_logic;
	signal source_8_nReadyArray_0 : std_logic;
	signal source_8_validArray_0 : std_logic;
	signal source_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_9_clk : std_logic;
	signal source_9_rst : std_logic;
	signal source_9_nReadyArray_0 : std_logic;
	signal source_9_validArray_0 : std_logic;
	signal source_9_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal source_17_clk : std_logic;
	signal source_17_rst : std_logic;
	signal source_17_nReadyArray_0 : std_logic;
	signal source_17_validArray_0 : std_logic;
	signal source_17_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal source_18_clk : std_logic;
	signal source_18_rst : std_logic;
	signal source_18_nReadyArray_0 : std_logic;
	signal source_18_validArray_0 : std_logic;
	signal source_18_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal fork_59_clk : std_logic;
	signal fork_59_rst : std_logic;
	signal fork_59_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_59_pValidArray_0 : std_logic;
	signal fork_59_readyArray_0 : std_logic;
	signal fork_59_nReadyArray_0 : std_logic;
	signal fork_59_validArray_0 : std_logic;
	signal fork_59_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_59_nReadyArray_1 : std_logic;
	signal fork_59_validArray_1 : std_logic;
	signal fork_59_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal cst_17_clk : std_logic;
	signal cst_17_rst : std_logic;
	signal cst_17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_17_pValidArray_0 : std_logic;
	signal cst_17_readyArray_0 : std_logic;
	signal cst_17_nReadyArray_0 : std_logic;
	signal cst_17_validArray_0 : std_logic;
	signal cst_17_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal shl_49_clk : std_logic;
	signal shl_49_rst : std_logic;
	signal shl_49_dataInArray_0 : std_logic_vector(31 downto 0);
	signal shl_49_dataInArray_1 : std_logic_vector(31 downto 0);
	signal shl_49_pValidArray_0 : std_logic;
	signal shl_49_pValidArray_1 : std_logic;
	signal shl_49_readyArray_0 : std_logic;
	signal shl_49_readyArray_1 : std_logic;
	signal shl_49_nReadyArray_0 : std_logic;
	signal shl_49_validArray_0 : std_logic;
	signal shl_49_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal zext_50_clk : std_logic;
	signal zext_50_rst : std_logic;
	signal zext_50_dataInArray_0 : std_logic_vector(5 downto 0);
	signal zext_50_pValidArray_0 : std_logic;
	signal zext_50_readyArray_0 : std_logic;
	signal zext_50_nReadyArray_0 : std_logic;
	signal zext_50_validArray_0 : std_logic;
	signal zext_50_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal zext_51_clk : std_logic;
	signal zext_51_rst : std_logic;
	signal zext_51_dataInArray_0 : std_logic_vector(5 downto 0);
	signal zext_51_pValidArray_0 : std_logic;
	signal zext_51_readyArray_0 : std_logic;
	signal zext_51_nReadyArray_0 : std_logic;
	signal zext_51_validArray_0 : std_logic;
	signal zext_51_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal getelementptr_52_clk : std_logic;
	signal getelementptr_52_rst : std_logic;
	signal getelementptr_52_dataInArray_0 : std_logic_vector(31 downto 0);
	signal getelementptr_52_dataInArray_1 : std_logic_vector(31 downto 0);
	signal getelementptr_52_dataInArray_2 : std_logic_vector(31 downto 0);
	signal getelementptr_52_pValidArray_0 : std_logic;
	signal getelementptr_52_pValidArray_1 : std_logic;
	signal getelementptr_52_pValidArray_2 : std_logic;
	signal getelementptr_52_readyArray_0 : std_logic;
	signal getelementptr_52_readyArray_1 : std_logic;
	signal getelementptr_52_readyArray_2 : std_logic;
	signal getelementptr_52_nReadyArray_0 : std_logic;
	signal getelementptr_52_validArray_0 : std_logic;
	signal getelementptr_52_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal store_1_clk : std_logic;
	signal store_1_rst : std_logic;
	signal store_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_1_pValidArray_0 : std_logic;
	signal store_1_pValidArray_1 : std_logic;
	signal store_1_readyArray_0 : std_logic;
	signal store_1_readyArray_1 : std_logic;
	signal store_1_nReadyArray_0 : std_logic;
	signal store_1_validArray_0 : std_logic;
	signal store_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_1_nReadyArray_1 : std_logic;
	signal store_1_validArray_1 : std_logic;
	signal store_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_18_clk : std_logic;
	signal cst_18_rst : std_logic;
	signal cst_18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_18_pValidArray_0 : std_logic;
	signal cst_18_readyArray_0 : std_logic;
	signal cst_18_nReadyArray_0 : std_logic;
	signal cst_18_validArray_0 : std_logic;
	signal cst_18_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_53_clk : std_logic;
	signal add_53_rst : std_logic;
	signal add_53_dataInArray_0 : std_logic_vector(5 downto 0);
	signal add_53_dataInArray_1 : std_logic_vector(5 downto 0);
	signal add_53_pValidArray_0 : std_logic;
	signal add_53_pValidArray_1 : std_logic;
	signal add_53_readyArray_0 : std_logic;
	signal add_53_readyArray_1 : std_logic;
	signal add_53_nReadyArray_0 : std_logic;
	signal add_53_validArray_0 : std_logic;
	signal add_53_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal cst_19_clk : std_logic;
	signal cst_19_rst : std_logic;
	signal cst_19_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cst_19_pValidArray_0 : std_logic;
	signal cst_19_readyArray_0 : std_logic;
	signal cst_19_nReadyArray_0 : std_logic;
	signal cst_19_validArray_0 : std_logic;
	signal cst_19_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal icmp_54_clk : std_logic;
	signal icmp_54_rst : std_logic;
	signal icmp_54_dataInArray_0 : std_logic_vector(5 downto 0);
	signal icmp_54_dataInArray_1 : std_logic_vector(5 downto 0);
	signal icmp_54_pValidArray_0 : std_logic;
	signal icmp_54_pValidArray_1 : std_logic;
	signal icmp_54_readyArray_0 : std_logic;
	signal icmp_54_readyArray_1 : std_logic;
	signal icmp_54_nReadyArray_0 : std_logic;
	signal icmp_54_validArray_0 : std_logic;
	signal icmp_54_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_26_clk : std_logic;
	signal cst_26_rst : std_logic;
	signal cst_26_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cst_26_pValidArray_0 : std_logic;
	signal cst_26_readyArray_0 : std_logic;
	signal cst_26_nReadyArray_0 : std_logic;
	signal cst_26_validArray_0 : std_logic;
	signal cst_26_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal phi_n10_clk : std_logic;
	signal phi_n10_rst : std_logic;
	signal phi_n10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n10_pValidArray_0 : std_logic;
	signal phi_n10_readyArray_0 : std_logic;
	signal phi_n10_nReadyArray_0 : std_logic;
	signal phi_n10_validArray_0 : std_logic;
	signal phi_n10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n11_clk : std_logic;
	signal phi_n11_rst : std_logic;
	signal phi_n11_dataInArray_0 : std_logic_vector(5 downto 0);
	signal phi_n11_pValidArray_0 : std_logic;
	signal phi_n11_readyArray_0 : std_logic;
	signal phi_n11_nReadyArray_0 : std_logic;
	signal phi_n11_validArray_0 : std_logic;
	signal phi_n11_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal phi_n12_clk : std_logic;
	signal phi_n12_rst : std_logic;
	signal phi_n12_dataInArray_0 : std_logic_vector(5 downto 0);
	signal phi_n12_pValidArray_0 : std_logic;
	signal phi_n12_readyArray_0 : std_logic;
	signal phi_n12_nReadyArray_0 : std_logic;
	signal phi_n12_validArray_0 : std_logic;
	signal phi_n12_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal fork_11_clk : std_logic;
	signal fork_11_rst : std_logic;
	signal fork_11_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_11_pValidArray_0 : std_logic;
	signal fork_11_readyArray_0 : std_logic;
	signal fork_11_nReadyArray_0 : std_logic;
	signal fork_11_validArray_0 : std_logic;
	signal fork_11_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_11_nReadyArray_1 : std_logic;
	signal fork_11_validArray_1 : std_logic;
	signal fork_11_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_17_clk : std_logic;
	signal fork_17_rst : std_logic;
	signal fork_17_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_17_pValidArray_0 : std_logic;
	signal fork_17_readyArray_0 : std_logic;
	signal fork_17_nReadyArray_0 : std_logic;
	signal fork_17_validArray_0 : std_logic;
	signal fork_17_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_17_nReadyArray_1 : std_logic;
	signal fork_17_validArray_1 : std_logic;
	signal fork_17_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_18_clk : std_logic;
	signal fork_18_rst : std_logic;
	signal fork_18_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_18_pValidArray_0 : std_logic;
	signal fork_18_readyArray_0 : std_logic;
	signal fork_18_nReadyArray_0 : std_logic;
	signal fork_18_validArray_0 : std_logic;
	signal fork_18_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_18_nReadyArray_1 : std_logic;
	signal fork_18_validArray_1 : std_logic;
	signal fork_18_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_26_clk : std_logic;
	signal branch_26_rst : std_logic;
	signal branch_26_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_26_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_26_pValidArray_0 : std_logic;
	signal branch_26_pValidArray_1 : std_logic;
	signal branch_26_readyArray_0 : std_logic;
	signal branch_26_readyArray_1 : std_logic;
	signal branch_26_nReadyArray_0 : std_logic;
	signal branch_26_validArray_0 : std_logic;
	signal branch_26_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_26_nReadyArray_1 : std_logic;
	signal branch_26_validArray_1 : std_logic;
	signal branch_26_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_27_clk : std_logic;
	signal branch_27_rst : std_logic;
	signal branch_27_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_27_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_27_pValidArray_0 : std_logic;
	signal branch_27_pValidArray_1 : std_logic;
	signal branch_27_readyArray_0 : std_logic;
	signal branch_27_readyArray_1 : std_logic;
	signal branch_27_nReadyArray_0 : std_logic;
	signal branch_27_validArray_0 : std_logic;
	signal branch_27_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_27_nReadyArray_1 : std_logic;
	signal branch_27_validArray_1 : std_logic;
	signal branch_27_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal fork_32_clk : std_logic;
	signal fork_32_rst : std_logic;
	signal fork_32_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_32_pValidArray_0 : std_logic;
	signal fork_32_readyArray_0 : std_logic;
	signal fork_32_nReadyArray_0 : std_logic;
	signal fork_32_validArray_0 : std_logic;
	signal fork_32_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_32_nReadyArray_1 : std_logic;
	signal fork_32_validArray_1 : std_logic;
	signal fork_32_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork_32_nReadyArray_2 : std_logic;
	signal fork_32_validArray_2 : std_logic;
	signal fork_32_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal cst_28_clk : std_logic;
	signal cst_28_rst : std_logic;
	signal cst_28_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_28_pValidArray_0 : std_logic;
	signal cst_28_readyArray_0 : std_logic;
	signal cst_28_nReadyArray_0 : std_logic;
	signal cst_28_validArray_0 : std_logic;
	signal cst_28_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_25_clk : std_logic;
	signal phiC_25_rst : std_logic;
	signal phiC_25_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_25_pValidArray_0 : std_logic;
	signal phiC_25_readyArray_0 : std_logic;
	signal phiC_25_nReadyArray_0 : std_logic;
	signal phiC_25_validArray_0 : std_logic;
	signal phiC_25_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_50_clk : std_logic;
	signal forkC_50_rst : std_logic;
	signal forkC_50_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_50_pValidArray_0 : std_logic;
	signal forkC_50_readyArray_0 : std_logic;
	signal forkC_50_nReadyArray_0 : std_logic;
	signal forkC_50_validArray_0 : std_logic;
	signal forkC_50_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_50_nReadyArray_1 : std_logic;
	signal forkC_50_validArray_1 : std_logic;
	signal forkC_50_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branchC_40_clk : std_logic;
	signal branchC_40_rst : std_logic;
	signal branchC_40_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_40_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_40_pValidArray_0 : std_logic;
	signal branchC_40_pValidArray_1 : std_logic;
	signal branchC_40_readyArray_0 : std_logic;
	signal branchC_40_readyArray_1 : std_logic;
	signal branchC_40_nReadyArray_0 : std_logic;
	signal branchC_40_validArray_0 : std_logic;
	signal branchC_40_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_40_nReadyArray_1 : std_logic;
	signal branchC_40_validArray_1 : std_logic;
	signal branchC_40_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_10_clk : std_logic;
	signal source_10_rst : std_logic;
	signal source_10_nReadyArray_0 : std_logic;
	signal source_10_validArray_0 : std_logic;
	signal source_10_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_11_clk : std_logic;
	signal source_11_rst : std_logic;
	signal source_11_nReadyArray_0 : std_logic;
	signal source_11_validArray_0 : std_logic;
	signal source_11_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_12_clk : std_logic;
	signal source_12_rst : std_logic;
	signal source_12_nReadyArray_0 : std_logic;
	signal source_12_validArray_0 : std_logic;
	signal source_12_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal source_19_clk : std_logic;
	signal source_19_rst : std_logic;
	signal source_19_nReadyArray_0 : std_logic;
	signal source_19_validArray_0 : std_logic;
	signal source_19_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal cst_20_clk : std_logic;
	signal cst_20_rst : std_logic;
	signal cst_20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cst_20_pValidArray_0 : std_logic;
	signal cst_20_readyArray_0 : std_logic;
	signal cst_20_nReadyArray_0 : std_logic;
	signal cst_20_validArray_0 : std_logic;
	signal cst_20_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal add_56_clk : std_logic;
	signal add_56_rst : std_logic;
	signal add_56_dataInArray_0 : std_logic_vector(5 downto 0);
	signal add_56_dataInArray_1 : std_logic_vector(5 downto 0);
	signal add_56_pValidArray_0 : std_logic;
	signal add_56_pValidArray_1 : std_logic;
	signal add_56_readyArray_0 : std_logic;
	signal add_56_readyArray_1 : std_logic;
	signal add_56_nReadyArray_0 : std_logic;
	signal add_56_validArray_0 : std_logic;
	signal add_56_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal cst_21_clk : std_logic;
	signal cst_21_rst : std_logic;
	signal cst_21_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cst_21_pValidArray_0 : std_logic;
	signal cst_21_readyArray_0 : std_logic;
	signal cst_21_nReadyArray_0 : std_logic;
	signal cst_21_validArray_0 : std_logic;
	signal cst_21_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal icmp_57_clk : std_logic;
	signal icmp_57_rst : std_logic;
	signal icmp_57_dataInArray_0 : std_logic_vector(5 downto 0);
	signal icmp_57_dataInArray_1 : std_logic_vector(5 downto 0);
	signal icmp_57_pValidArray_0 : std_logic;
	signal icmp_57_pValidArray_1 : std_logic;
	signal icmp_57_readyArray_0 : std_logic;
	signal icmp_57_readyArray_1 : std_logic;
	signal icmp_57_nReadyArray_0 : std_logic;
	signal icmp_57_validArray_0 : std_logic;
	signal icmp_57_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n7_clk : std_logic;
	signal phi_n7_rst : std_logic;
	signal phi_n7_dataInArray_0 : std_logic_vector(5 downto 0);
	signal phi_n7_dataInArray_1 : std_logic_vector(5 downto 0);
	signal phi_n7_pValidArray_0 : std_logic;
	signal phi_n7_pValidArray_1 : std_logic;
	signal phi_n7_readyArray_0 : std_logic;
	signal phi_n7_readyArray_1 : std_logic;
	signal phi_n7_nReadyArray_0 : std_logic;
	signal phi_n7_validArray_0 : std_logic;
	signal phi_n7_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal fork_12_clk : std_logic;
	signal fork_12_rst : std_logic;
	signal fork_12_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork_12_pValidArray_0 : std_logic;
	signal fork_12_readyArray_0 : std_logic;
	signal fork_12_nReadyArray_0 : std_logic;
	signal fork_12_validArray_0 : std_logic;
	signal fork_12_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork_12_nReadyArray_1 : std_logic;
	signal fork_12_validArray_1 : std_logic;
	signal fork_12_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal branch_28_clk : std_logic;
	signal branch_28_rst : std_logic;
	signal branch_28_dataInArray_0 : std_logic_vector(5 downto 0);
	signal branch_28_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branch_28_pValidArray_0 : std_logic;
	signal branch_28_pValidArray_1 : std_logic;
	signal branch_28_readyArray_0 : std_logic;
	signal branch_28_readyArray_1 : std_logic;
	signal branch_28_nReadyArray_0 : std_logic;
	signal branch_28_validArray_0 : std_logic;
	signal branch_28_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal branch_28_nReadyArray_1 : std_logic;
	signal branch_28_validArray_1 : std_logic;
	signal branch_28_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal phiC_26_clk : std_logic;
	signal phiC_26_rst : std_logic;
	signal phiC_26_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_26_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_26_pValidArray_0 : std_logic;
	signal phiC_26_pValidArray_1 : std_logic;
	signal phiC_26_readyArray_0 : std_logic;
	signal phiC_26_readyArray_1 : std_logic;
	signal phiC_26_nReadyArray_0 : std_logic;
	signal phiC_26_validArray_0 : std_logic;
	signal phiC_26_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_41_clk : std_logic;
	signal branchC_41_rst : std_logic;
	signal branchC_41_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_41_dataInArray_1 : std_logic_vector (0 downto 0);
	signal branchC_41_pValidArray_0 : std_logic;
	signal branchC_41_pValidArray_1 : std_logic;
	signal branchC_41_readyArray_0 : std_logic;
	signal branchC_41_readyArray_1 : std_logic;
	signal branchC_41_nReadyArray_0 : std_logic;
	signal branchC_41_validArray_0 : std_logic;
	signal branchC_41_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_41_nReadyArray_1 : std_logic;
	signal branchC_41_validArray_1 : std_logic;
	signal branchC_41_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_52_clk : std_logic;
	signal fork_52_rst : std_logic;
	signal fork_52_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork_52_pValidArray_0 : std_logic;
	signal fork_52_readyArray_0 : std_logic;
	signal fork_52_nReadyArray_0 : std_logic;
	signal fork_52_validArray_0 : std_logic;
	signal fork_52_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork_52_nReadyArray_1 : std_logic;
	signal fork_52_validArray_1 : std_logic;
	signal fork_52_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal source_13_clk : std_logic;
	signal source_13_rst : std_logic;
	signal source_13_nReadyArray_0 : std_logic;
	signal source_13_validArray_0 : std_logic;
	signal source_13_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal source_14_clk : std_logic;
	signal source_14_rst : std_logic;
	signal source_14_nReadyArray_0 : std_logic;
	signal source_14_validArray_0 : std_logic;
	signal source_14_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(5 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal phi_n6_clk : std_logic;
	signal phi_n6_rst : std_logic;
	signal phi_n6_dataInArray_0 : std_logic_vector(5 downto 0);
	signal phi_n6_pValidArray_0 : std_logic;
	signal phi_n6_readyArray_0 : std_logic;
	signal phi_n6_nReadyArray_0 : std_logic;
	signal phi_n6_validArray_0 : std_logic;
	signal phi_n6_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal phiC_27_clk : std_logic;
	signal phiC_27_rst : std_logic;
	signal phiC_27_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_27_pValidArray_0 : std_logic;
	signal phiC_27_readyArray_0 : std_logic;
	signal phiC_27_nReadyArray_0 : std_logic;
	signal phiC_27_validArray_0 : std_logic;
	signal phiC_27_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal MC_data_clk : std_logic;
	signal MC_data_rst : std_logic;
	signal MC_data_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_data_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_data_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_data_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_data_dataInArray_4 : std_logic_vector(31 downto 0);
	signal MC_data_dataInArray_5 : std_logic_vector(31 downto 0);
	signal MC_data_dataInArray_6 : std_logic_vector(31 downto 0);
	signal MC_data_pValidArray_0 : std_logic;
	signal MC_data_pValidArray_1 : std_logic;
	signal MC_data_pValidArray_2 : std_logic;
	signal MC_data_pValidArray_3 : std_logic;
	signal MC_data_pValidArray_4 : std_logic;
	signal MC_data_pValidArray_5 : std_logic;
	signal MC_data_pValidArray_6 : std_logic;
	signal MC_data_readyArray_0 : std_logic;
	signal MC_data_readyArray_1 : std_logic;
	signal MC_data_readyArray_2 : std_logic;
	signal MC_data_readyArray_3 : std_logic;
	signal MC_data_readyArray_4 : std_logic;
	signal MC_data_readyArray_5 : std_logic;
	signal MC_data_readyArray_6 : std_logic;
	signal MC_data_nReadyArray_0 : std_logic;
	signal MC_data_validArray_0 : std_logic;
	signal MC_data_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_data_nReadyArray_1 : std_logic;
	signal MC_data_validArray_1 : std_logic;
	signal MC_data_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal MC_data_nReadyArray_2 : std_logic;
	signal MC_data_validArray_2 : std_logic;
	signal MC_data_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal MC_data_nReadyArray_3 : std_logic;
	signal MC_data_validArray_3 : std_logic;
	signal MC_data_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal MC_data_nReadyArray_4 : std_logic;
	signal MC_data_validArray_4 : std_logic;
	signal MC_data_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal MC_data_we0_ce0 : std_logic;

	signal MC_cov_clk : std_logic;
	signal MC_cov_rst : std_logic;
	signal MC_cov_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_cov_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_cov_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_cov_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_cov_pValidArray_0 : std_logic;
	signal MC_cov_pValidArray_1 : std_logic;
	signal MC_cov_pValidArray_2 : std_logic;
	signal MC_cov_pValidArray_3 : std_logic;
	signal MC_cov_readyArray_0 : std_logic;
	signal MC_cov_readyArray_1 : std_logic;
	signal MC_cov_readyArray_2 : std_logic;
	signal MC_cov_readyArray_3 : std_logic;
	signal MC_cov_nReadyArray_0 : std_logic;
	signal MC_cov_validArray_0 : std_logic;
	signal MC_cov_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal MC_cov_nReadyArray_1 : std_logic;
	signal MC_cov_validArray_1 : std_logic;
	signal MC_cov_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal MC_cov_we0_ce0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(5 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

	signal sink_0_clk : std_logic;
	signal sink_0_rst : std_logic;
	signal sink_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_0_pValidArray_0 : std_logic;
	signal sink_0_readyArray_0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(5 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

	signal sink_5_clk : std_logic;
	signal sink_5_rst : std_logic;
	signal sink_5_dataInArray_0 : std_logic_vector(5 downto 0);
	signal sink_5_pValidArray_0 : std_logic;
	signal sink_5_readyArray_0 : std_logic;

	signal sink_6_clk : std_logic;
	signal sink_6_rst : std_logic;
	signal sink_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_6_pValidArray_0 : std_logic;
	signal sink_6_readyArray_0 : std_logic;

	signal sink_7_clk : std_logic;
	signal sink_7_rst : std_logic;
	signal sink_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_7_pValidArray_0 : std_logic;
	signal sink_7_readyArray_0 : std_logic;

	signal sink_8_clk : std_logic;
	signal sink_8_rst : std_logic;
	signal sink_8_dataInArray_0 : std_logic_vector(5 downto 0);
	signal sink_8_pValidArray_0 : std_logic;
	signal sink_8_readyArray_0 : std_logic;

	signal sink_9_clk : std_logic;
	signal sink_9_rst : std_logic;
	signal sink_9_dataInArray_0 : std_logic_vector(5 downto 0);
	signal sink_9_pValidArray_0 : std_logic;
	signal sink_9_readyArray_0 : std_logic;

	signal sink_10_clk : std_logic;
	signal sink_10_rst : std_logic;
	signal sink_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_10_pValidArray_0 : std_logic;
	signal sink_10_readyArray_0 : std_logic;

	signal sink_11_clk : std_logic;
	signal sink_11_rst : std_logic;
	signal sink_11_dataInArray_0 : std_logic_vector(5 downto 0);
	signal sink_11_pValidArray_0 : std_logic;
	signal sink_11_readyArray_0 : std_logic;

	signal sink_12_clk : std_logic;
	signal sink_12_rst : std_logic;
	signal sink_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_12_pValidArray_0 : std_logic;
	signal sink_12_readyArray_0 : std_logic;

	signal sink_13_clk : std_logic;
	signal sink_13_rst : std_logic;
	signal sink_13_dataInArray_0 : std_logic_vector(5 downto 0);
	signal sink_13_pValidArray_0 : std_logic;
	signal sink_13_readyArray_0 : std_logic;

	signal sink_14_clk : std_logic;
	signal sink_14_rst : std_logic;
	signal sink_14_dataInArray_0 : std_logic_vector(5 downto 0);
	signal sink_14_pValidArray_0 : std_logic;
	signal sink_14_readyArray_0 : std_logic;

	signal sink_15_clk : std_logic;
	signal sink_15_rst : std_logic;
	signal sink_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_15_pValidArray_0 : std_logic;
	signal sink_15_readyArray_0 : std_logic;

	signal sink_16_clk : std_logic;
	signal sink_16_rst : std_logic;
	signal sink_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_16_pValidArray_0 : std_logic;
	signal sink_16_readyArray_0 : std_logic;

	signal sink_17_clk : std_logic;
	signal sink_17_rst : std_logic;
	signal sink_17_dataInArray_0 : std_logic_vector(5 downto 0);
	signal sink_17_pValidArray_0 : std_logic;
	signal sink_17_readyArray_0 : std_logic;

	signal sink_18_clk : std_logic;
	signal sink_18_rst : std_logic;
	signal sink_18_dataInArray_0 : std_logic_vector(5 downto 0);
	signal sink_18_pValidArray_0 : std_logic;
	signal sink_18_readyArray_0 : std_logic;

	signal sink_19_clk : std_logic;
	signal sink_19_rst : std_logic;
	signal sink_19_dataInArray_0 : std_logic_vector(5 downto 0);
	signal sink_19_pValidArray_0 : std_logic;
	signal sink_19_readyArray_0 : std_logic;

	signal sink_20_clk : std_logic;
	signal sink_20_rst : std_logic;
	signal sink_20_dataInArray_0 : std_logic_vector(5 downto 0);
	signal sink_20_pValidArray_0 : std_logic;
	signal sink_20_readyArray_0 : std_logic;

	signal sink_21_clk : std_logic;
	signal sink_21_rst : std_logic;
	signal sink_21_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_21_pValidArray_0 : std_logic;
	signal sink_21_readyArray_0 : std_logic;

	signal sink_22_clk : std_logic;
	signal sink_22_rst : std_logic;
	signal sink_22_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_22_pValidArray_0 : std_logic;
	signal sink_22_readyArray_0 : std_logic;

	signal sink_23_clk : std_logic;
	signal sink_23_rst : std_logic;
	signal sink_23_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_23_pValidArray_0 : std_logic;
	signal sink_23_readyArray_0 : std_logic;

	signal sink_24_clk : std_logic;
	signal sink_24_rst : std_logic;
	signal sink_24_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_24_pValidArray_0 : std_logic;
	signal sink_24_readyArray_0 : std_logic;

	signal sink_25_clk : std_logic;
	signal sink_25_rst : std_logic;
	signal sink_25_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_25_pValidArray_0 : std_logic;
	signal sink_25_readyArray_0 : std_logic;

	signal sink_26_clk : std_logic;
	signal sink_26_rst : std_logic;
	signal sink_26_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_26_pValidArray_0 : std_logic;
	signal sink_26_readyArray_0 : std_logic;

begin


	brCst_block1_clk <= clk;
	brCst_block1_rst <= rst;
	fork_36_pValidArray_0 <= brCst_block1_validArray_0;
	brCst_block1_nReadyArray_0 <= fork_36_readyArray_0;
	fork_36_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block1_dataOutArray_0),fork_36_dataInArray_0'length));

	cst_0_clk <= clk;
	cst_0_rst <= rst;
	branch_0_pValidArray_0 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),branch_0_dataInArray_0'length));

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	phi_1_pValidArray_1 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= phi_1_readyArray_1;
	phi_1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_0),phi_1_dataInArray_1'length));
	sink_1_pValidArray_0 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_1),sink_1_dataInArray_0'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_35_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_35_readyArray_0;
	forkC_35_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_35_dataInArray_0'length));

	forkC_35_clk <= clk;
	forkC_35_rst <= rst;
	cst_0_pValidArray_0 <= forkC_35_validArray_0;
	forkC_35_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "0";
	branchC_29_pValidArray_0 <= forkC_35_validArray_1;
	forkC_35_nReadyArray_1 <= branchC_29_readyArray_0;
	branchC_29_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_35_dataOutArray_1),branchC_29_dataInArray_0'length));
	brCst_block1_pValidArray_0 <= forkC_35_validArray_2;
	forkC_35_nReadyArray_2 <= brCst_block1_readyArray_0;
	brCst_block1_dataInArray_0 <= "1";

	branchC_29_clk <= clk;
	branchC_29_rst <= rst;
	phiC_15_pValidArray_0 <= branchC_29_validArray_0;
	branchC_29_nReadyArray_0 <= phiC_15_readyArray_0;
	phiC_15_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_29_dataOutArray_0),phiC_15_dataInArray_0'length));
	sink_21_pValidArray_0 <= branchC_29_validArray_1;
	branchC_29_nReadyArray_1 <= sink_21_readyArray_0;
	sink_21_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_29_dataOutArray_1),sink_21_dataInArray_0'length));

	fork_36_clk <= clk;
	fork_36_rst <= rst;
	branch_0_pValidArray_1 <= fork_36_validArray_0;
	fork_36_nReadyArray_0 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_36_dataOutArray_0),branch_0_dataInArray_1'length));
	branchC_29_pValidArray_1 <= fork_36_validArray_1;
	fork_36_nReadyArray_1 <= branchC_29_readyArray_1;
	branchC_29_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_36_dataOutArray_1),branchC_29_dataInArray_1'length));

	phi_1_clk <= clk;
	phi_1_rst <= rst;
	branch_3_pValidArray_0 <= phi_1_validArray_0;
	phi_1_nReadyArray_0 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_1_dataOutArray_0),branch_3_dataInArray_0'length));

	brCst_block2_clk <= clk;
	brCst_block2_rst <= rst;
	fork_22_pValidArray_0 <= brCst_block2_validArray_0;
	brCst_block2_nReadyArray_0 <= fork_22_readyArray_0;
	fork_22_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block2_dataOutArray_0),fork_22_dataInArray_0'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	branch_1_pValidArray_0 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),branch_1_dataInArray_0'length));

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	branch_2_pValidArray_0 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),branch_2_dataInArray_0'length));

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	phi_3_pValidArray_1 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= phi_3_readyArray_1;
	phi_3_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_0),phi_3_dataInArray_1'length));
	sink_2_pValidArray_0 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_1),sink_2_dataInArray_0'length));

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	phi_4_pValidArray_1 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= phi_4_readyArray_1;
	phi_4_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_0),phi_4_dataInArray_1'length));
	sink_3_pValidArray_0 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_1),sink_3_dataInArray_0'length));

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	phi_n1_pValidArray_0 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= phi_n1_readyArray_0;
	phi_n1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_0),phi_n1_dataInArray_0'length));
	sink_4_pValidArray_0 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_1),sink_4_dataInArray_0'length));

	fork_22_clk <= clk;
	fork_22_rst <= rst;
	branch_3_pValidArray_1 <= fork_22_validArray_0;
	fork_22_nReadyArray_0 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_22_dataOutArray_0),branch_3_dataInArray_1'length));
	branch_2_pValidArray_1 <= fork_22_validArray_1;
	fork_22_nReadyArray_1 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_22_dataOutArray_1),branch_2_dataInArray_1'length));
	branch_1_pValidArray_1 <= fork_22_validArray_2;
	fork_22_nReadyArray_2 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_22_dataOutArray_2),branch_1_dataInArray_1'length));
	branchC_30_pValidArray_1 <= fork_22_validArray_3;
	fork_22_nReadyArray_3 <= branchC_30_readyArray_1;
	branchC_30_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_22_dataOutArray_3),branchC_30_dataInArray_1'length));

	phiC_15_clk <= clk;
	phiC_15_rst <= rst;
	forkC_37_pValidArray_0 <= phiC_15_validArray_0;
	phiC_15_nReadyArray_0 <= forkC_37_readyArray_0;
	forkC_37_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_15_dataOutArray_0),forkC_37_dataInArray_0'length));
	phi_1_pValidArray_0 <= phiC_15_validArray_1;
	phiC_15_nReadyArray_1 <= phi_1_readyArray_0;
	phi_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_15_dataOutArray_1),phi_1_dataInArray_0'length));

	forkC_37_clk <= clk;
	forkC_37_rst <= rst;
	cst_1_pValidArray_0 <= forkC_37_validArray_0;
	forkC_37_nReadyArray_0 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "0";
	cst_2_pValidArray_0 <= forkC_37_validArray_1;
	forkC_37_nReadyArray_1 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "0";
	branchC_30_pValidArray_0 <= forkC_37_validArray_2;
	forkC_37_nReadyArray_2 <= branchC_30_readyArray_0;
	branchC_30_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_37_dataOutArray_2),branchC_30_dataInArray_0'length));
	brCst_block2_pValidArray_0 <= forkC_37_validArray_3;
	forkC_37_nReadyArray_3 <= brCst_block2_readyArray_0;
	brCst_block2_dataInArray_0 <= "1";

	branchC_30_clk <= clk;
	branchC_30_rst <= rst;
	phiC_16_pValidArray_0 <= branchC_30_validArray_0;
	branchC_30_nReadyArray_0 <= phiC_16_readyArray_0;
	phiC_16_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_30_dataOutArray_0),phiC_16_dataInArray_0'length));
	sink_22_pValidArray_0 <= branchC_30_validArray_1;
	branchC_30_nReadyArray_1 <= sink_22_readyArray_0;
	sink_22_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_30_dataOutArray_1),sink_22_dataInArray_0'length));

	phi_3_clk <= clk;
	phi_3_rst <= rst;
	add_9_pValidArray_0 <= phi_3_validArray_0;
	phi_3_nReadyArray_0 <= add_9_readyArray_0;
	add_9_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_3_dataOutArray_0),add_9_dataInArray_0'length));

	phi_4_clk <= clk;
	phi_4_rst <= rst;
	fork_0_pValidArray_0 <= phi_4_validArray_0;
	phi_4_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_4_dataOutArray_0),fork_0_dataInArray_0'length));

	zext_5_clk <= clk;
	zext_5_rst <= rst;
	getelementptr_7_pValidArray_0 <= zext_5_validArray_0;
	zext_5_nReadyArray_0 <= getelementptr_7_readyArray_0;
	getelementptr_7_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_5_dataOutArray_0),getelementptr_7_dataInArray_0'length));

	zext_6_clk <= clk;
	zext_6_rst <= rst;
	getelementptr_7_pValidArray_1 <= zext_6_validArray_0;
	zext_6_nReadyArray_0 <= getelementptr_7_readyArray_1;
	getelementptr_7_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_6_dataOutArray_0),getelementptr_7_dataInArray_1'length));

	getelementptr_7_clk <= clk;
	getelementptr_7_rst <= rst;
	load_8_pValidArray_1 <= getelementptr_7_validArray_0;
	getelementptr_7_nReadyArray_0 <= load_8_readyArray_1;
	load_8_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_7_dataOutArray_0),load_8_dataInArray_1'length));

	load_8_clk <= clk;
	load_8_rst <= rst;
	add_9_pValidArray_1 <= load_8_validArray_0;
	load_8_nReadyArray_0 <= add_9_readyArray_1;
	add_9_dataInArray_1 <= std_logic_vector (resize(unsigned(load_8_dataOutArray_0),add_9_dataInArray_1'length));
	MC_data_pValidArray_1 <= load_8_validArray_1;
	load_8_nReadyArray_1 <= MC_data_readyArray_1;
	MC_data_dataInArray_1 <= std_logic_vector (resize(unsigned(load_8_dataOutArray_1),MC_data_dataInArray_1'length));

	add_9_clk <= clk;
	add_9_rst <= rst;
	branch_4_pValidArray_0 <= add_9_validArray_0;
	add_9_nReadyArray_0 <= branch_4_readyArray_0;
	branch_4_dataInArray_0 <= std_logic_vector (resize(unsigned(add_9_dataOutArray_0),branch_4_dataInArray_0'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	add_10_pValidArray_1 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= add_10_readyArray_1;
	add_10_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),add_10_dataInArray_1'length));

	add_10_clk <= clk;
	add_10_rst <= rst;
	fork_2_pValidArray_0 <= add_10_validArray_0;
	add_10_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(add_10_dataOutArray_0),fork_2_dataInArray_0'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	icmp_11_pValidArray_1 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= icmp_11_readyArray_1;
	icmp_11_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),icmp_11_dataInArray_1'length));

	icmp_11_clk <= clk;
	icmp_11_rst <= rst;
	fork_23_pValidArray_0 <= icmp_11_validArray_0;
	icmp_11_nReadyArray_0 <= fork_23_readyArray_0;
	fork_23_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_11_dataOutArray_0),fork_23_dataInArray_0'length));

	cst_22_clk <= clk;
	cst_22_rst <= rst;
	getelementptr_7_pValidArray_2 <= cst_22_validArray_0;
	cst_22_nReadyArray_0 <= getelementptr_7_readyArray_2;
	getelementptr_7_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_22_dataOutArray_0),getelementptr_7_dataInArray_2'length));

	phi_n1_clk <= clk;
	phi_n1_rst <= rst;
	fork_13_pValidArray_0 <= phi_n1_validArray_0;
	phi_n1_nReadyArray_0 <= fork_13_readyArray_0;
	fork_13_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n1_dataOutArray_0),fork_13_dataInArray_0'length));

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	zext_5_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= zext_5_readyArray_0;
	zext_5_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),zext_5_dataInArray_0'length));
	add_10_pValidArray_0 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= add_10_readyArray_0;
	add_10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),add_10_dataInArray_0'length));

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	icmp_11_pValidArray_0 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= icmp_11_readyArray_0;
	icmp_11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),icmp_11_dataInArray_0'length));
	branch_5_pValidArray_0 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= branch_5_readyArray_0;
	branch_5_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),branch_5_dataInArray_0'length));

	fork_13_clk <= clk;
	fork_13_rst <= rst;
	zext_6_pValidArray_0 <= fork_13_validArray_0;
	fork_13_nReadyArray_0 <= zext_6_readyArray_0;
	zext_6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_0),zext_6_dataInArray_0'length));
	branch_6_pValidArray_0 <= fork_13_validArray_1;
	fork_13_nReadyArray_1 <= branch_6_readyArray_0;
	branch_6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_1),branch_6_dataInArray_0'length));

	branch_4_clk <= clk;
	branch_4_rst <= rst;
	phi_3_pValidArray_2 <= branch_4_validArray_0;
	branch_4_nReadyArray_0 <= phi_3_readyArray_2;
	phi_3_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_0),phi_3_dataInArray_2'length));
	phi_n2_pValidArray_0 <= branch_4_validArray_1;
	branch_4_nReadyArray_1 <= phi_n2_readyArray_0;
	phi_n2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_1),phi_n2_dataInArray_0'length));

	branch_5_clk <= clk;
	branch_5_rst <= rst;
	phi_4_pValidArray_2 <= branch_5_validArray_0;
	branch_5_nReadyArray_0 <= phi_4_readyArray_2;
	phi_4_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_0),phi_4_dataInArray_2'length));
	sink_5_pValidArray_0 <= branch_5_validArray_1;
	branch_5_nReadyArray_1 <= sink_5_readyArray_0;
	sink_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_1),sink_5_dataInArray_0'length));

	branch_6_clk <= clk;
	branch_6_rst <= rst;
	phi_n1_pValidArray_1 <= branch_6_validArray_0;
	branch_6_nReadyArray_0 <= phi_n1_readyArray_1;
	phi_n1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_0),phi_n1_dataInArray_1'length));
	phi_n3_pValidArray_0 <= branch_6_validArray_1;
	branch_6_nReadyArray_1 <= phi_n3_readyArray_0;
	phi_n3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_6_dataOutArray_1),phi_n3_dataInArray_0'length));

	fork_23_clk <= clk;
	fork_23_rst <= rst;
	branch_6_pValidArray_1 <= fork_23_validArray_0;
	fork_23_nReadyArray_0 <= branch_6_readyArray_1;
	branch_6_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_23_dataOutArray_0),branch_6_dataInArray_1'length));
	branch_5_pValidArray_1 <= fork_23_validArray_1;
	fork_23_nReadyArray_1 <= branch_5_readyArray_1;
	branch_5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_23_dataOutArray_1),branch_5_dataInArray_1'length));
	branch_4_pValidArray_1 <= fork_23_validArray_2;
	fork_23_nReadyArray_2 <= branch_4_readyArray_1;
	branch_4_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_23_dataOutArray_2),branch_4_dataInArray_1'length));
	branchC_31_pValidArray_1 <= fork_23_validArray_3;
	fork_23_nReadyArray_3 <= branchC_31_readyArray_1;
	branchC_31_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_23_dataOutArray_3),branchC_31_dataInArray_1'length));

	phiC_16_clk <= clk;
	phiC_16_rst <= rst;
	branchC_31_pValidArray_0 <= phiC_16_validArray_0;
	phiC_16_nReadyArray_0 <= branchC_31_readyArray_0;
	branchC_31_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_16_dataOutArray_0),branchC_31_dataInArray_0'length));
	fork_55_pValidArray_0 <= phiC_16_validArray_1;
	phiC_16_nReadyArray_1 <= fork_55_readyArray_0;
	fork_55_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_16_dataOutArray_1),fork_55_dataInArray_0'length));

	branchC_31_clk <= clk;
	branchC_31_rst <= rst;
	phiC_16_pValidArray_1 <= branchC_31_validArray_0;
	branchC_31_nReadyArray_0 <= phiC_16_readyArray_1;
	phiC_16_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_31_dataOutArray_0),phiC_16_dataInArray_1'length));
	phiC_17_pValidArray_0 <= branchC_31_validArray_1;
	branchC_31_nReadyArray_1 <= phiC_17_readyArray_0;
	phiC_17_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_31_dataOutArray_1),phiC_17_dataInArray_0'length));

	source_0_clk <= clk;
	source_0_rst <= rst;
	cst_3_pValidArray_0 <= source_0_validArray_0;
	source_0_nReadyArray_0 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "1";

	source_1_clk <= clk;
	source_1_rst <= rst;
	cst_4_pValidArray_0 <= source_1_validArray_0;
	source_1_nReadyArray_0 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "100000";

	source_15_clk <= clk;
	source_15_rst <= rst;
	cst_22_pValidArray_0 <= source_15_validArray_0;
	source_15_nReadyArray_0 <= cst_22_readyArray_0;
	cst_22_dataInArray_0 <= "100000";

	fork_55_clk <= clk;
	fork_55_rst <= rst;
	phi_3_pValidArray_0 <= fork_55_validArray_0;
	fork_55_nReadyArray_0 <= phi_3_readyArray_0;
	phi_3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_55_dataOutArray_0),phi_3_dataInArray_0'length));
	phi_4_pValidArray_0 <= fork_55_validArray_1;
	fork_55_nReadyArray_1 <= phi_4_readyArray_0;
	phi_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_55_dataOutArray_1),phi_4_dataInArray_0'length));

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	shl_13_pValidArray_1 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= shl_13_readyArray_1;
	shl_13_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_5_dataOutArray_0),shl_13_dataInArray_1'length));

	shl_13_clk <= clk;
	shl_13_rst <= rst;
	branch_8_pValidArray_0 <= shl_13_validArray_0;
	shl_13_nReadyArray_0 <= branch_8_readyArray_0;
	branch_8_dataInArray_0 <= std_logic_vector (resize(unsigned(shl_13_dataOutArray_0),branch_8_dataInArray_0'length));

	brCst_block4_clk <= clk;
	brCst_block4_rst <= rst;
	fork_24_pValidArray_0 <= brCst_block4_validArray_0;
	brCst_block4_nReadyArray_0 <= fork_24_readyArray_0;
	fork_24_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block4_dataOutArray_0),fork_24_dataInArray_0'length));

	cst_6_clk <= clk;
	cst_6_rst <= rst;
	branch_7_pValidArray_0 <= cst_6_validArray_0;
	cst_6_nReadyArray_0 <= branch_7_readyArray_0;
	branch_7_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_6_dataOutArray_0),branch_7_dataInArray_0'length));

	phi_n2_clk <= clk;
	phi_n2_rst <= rst;
	shl_13_pValidArray_0 <= phi_n2_validArray_0;
	phi_n2_nReadyArray_0 <= shl_13_readyArray_0;
	shl_13_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n2_dataOutArray_0),shl_13_dataInArray_0'length));

	phi_n3_clk <= clk;
	phi_n3_rst <= rst;
	branch_9_pValidArray_0 <= phi_n3_validArray_0;
	phi_n3_nReadyArray_0 <= branch_9_readyArray_0;
	branch_9_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n3_dataOutArray_0),branch_9_dataInArray_0'length));

	branch_7_clk <= clk;
	branch_7_rst <= rst;
	phi_15_pValidArray_1 <= branch_7_validArray_0;
	branch_7_nReadyArray_0 <= phi_15_readyArray_1;
	phi_15_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_0),phi_15_dataInArray_1'length));
	sink_6_pValidArray_0 <= branch_7_validArray_1;
	branch_7_nReadyArray_1 <= sink_6_readyArray_0;
	sink_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_7_dataOutArray_1),sink_6_dataInArray_0'length));

	branch_8_clk <= clk;
	branch_8_rst <= rst;
	phi_n5_pValidArray_0 <= branch_8_validArray_0;
	branch_8_nReadyArray_0 <= phi_n5_readyArray_0;
	phi_n5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_0),phi_n5_dataInArray_0'length));
	sink_7_pValidArray_0 <= branch_8_validArray_1;
	branch_8_nReadyArray_1 <= sink_7_readyArray_0;
	sink_7_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_8_dataOutArray_1),sink_7_dataInArray_0'length));

	branch_9_clk <= clk;
	branch_9_rst <= rst;
	phi_n4_pValidArray_0 <= branch_9_validArray_0;
	branch_9_nReadyArray_0 <= phi_n4_readyArray_0;
	phi_n4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_9_dataOutArray_0),phi_n4_dataInArray_0'length));
	sink_8_pValidArray_0 <= branch_9_validArray_1;
	branch_9_nReadyArray_1 <= sink_8_readyArray_0;
	sink_8_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_9_dataOutArray_1),sink_8_dataInArray_0'length));

	fork_24_clk <= clk;
	fork_24_rst <= rst;
	branch_9_pValidArray_1 <= fork_24_validArray_0;
	fork_24_nReadyArray_0 <= branch_9_readyArray_1;
	branch_9_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_24_dataOutArray_0),branch_9_dataInArray_1'length));
	branch_8_pValidArray_1 <= fork_24_validArray_1;
	fork_24_nReadyArray_1 <= branch_8_readyArray_1;
	branch_8_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_24_dataOutArray_1),branch_8_dataInArray_1'length));
	branch_7_pValidArray_1 <= fork_24_validArray_2;
	fork_24_nReadyArray_2 <= branch_7_readyArray_1;
	branch_7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_24_dataOutArray_2),branch_7_dataInArray_1'length));
	branchC_32_pValidArray_1 <= fork_24_validArray_3;
	fork_24_nReadyArray_3 <= branchC_32_readyArray_1;
	branchC_32_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_24_dataOutArray_3),branchC_32_dataInArray_1'length));

	phiC_17_clk <= clk;
	phiC_17_rst <= rst;
	forkC_39_pValidArray_0 <= phiC_17_validArray_0;
	phiC_17_nReadyArray_0 <= forkC_39_readyArray_0;
	forkC_39_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_17_dataOutArray_0),forkC_39_dataInArray_0'length));

	forkC_39_clk <= clk;
	forkC_39_rst <= rst;
	cst_6_pValidArray_0 <= forkC_39_validArray_0;
	forkC_39_nReadyArray_0 <= cst_6_readyArray_0;
	cst_6_dataInArray_0 <= "0";
	branchC_32_pValidArray_0 <= forkC_39_validArray_1;
	forkC_39_nReadyArray_1 <= branchC_32_readyArray_0;
	branchC_32_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_39_dataOutArray_1),branchC_32_dataInArray_0'length));
	brCst_block4_pValidArray_0 <= forkC_39_validArray_2;
	forkC_39_nReadyArray_2 <= brCst_block4_readyArray_0;
	brCst_block4_dataInArray_0 <= "1";

	branchC_32_clk <= clk;
	branchC_32_rst <= rst;
	phiC_18_pValidArray_0 <= branchC_32_validArray_0;
	branchC_32_nReadyArray_0 <= phiC_18_readyArray_0;
	phiC_18_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_32_dataOutArray_0),phiC_18_dataInArray_0'length));
	sink_23_pValidArray_0 <= branchC_32_validArray_1;
	branchC_32_nReadyArray_1 <= sink_23_readyArray_0;
	sink_23_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_32_dataOutArray_1),sink_23_dataInArray_0'length));

	source_2_clk <= clk;
	source_2_rst <= rst;
	cst_5_pValidArray_0 <= source_2_validArray_0;
	source_2_nReadyArray_0 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "1";

	phi_15_clk <= clk;
	phi_15_rst <= rst;
	fork_3_pValidArray_0 <= phi_15_validArray_0;
	phi_15_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_15_dataOutArray_0),fork_3_dataInArray_0'length));

	zext_16_clk <= clk;
	zext_16_rst <= rst;
	getelementptr_18_pValidArray_0 <= zext_16_validArray_0;
	zext_16_nReadyArray_0 <= getelementptr_18_readyArray_0;
	getelementptr_18_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_16_dataOutArray_0),getelementptr_18_dataInArray_0'length));

	zext_17_clk <= clk;
	zext_17_rst <= rst;
	getelementptr_18_pValidArray_1 <= zext_17_validArray_0;
	zext_17_nReadyArray_0 <= getelementptr_18_readyArray_1;
	getelementptr_18_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_17_dataOutArray_0),getelementptr_18_dataInArray_1'length));

	getelementptr_18_clk <= clk;
	getelementptr_18_rst <= rst;
	fork_4_pValidArray_0 <= getelementptr_18_validArray_0;
	getelementptr_18_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= std_logic_vector (resize(unsigned(getelementptr_18_dataOutArray_0),fork_4_dataInArray_0'length));

	load_19_clk <= clk;
	load_19_rst <= rst;
	sub_20_pValidArray_0 <= load_19_validArray_0;
	load_19_nReadyArray_0 <= sub_20_readyArray_0;
	sub_20_dataInArray_0 <= std_logic_vector (resize(unsigned(load_19_dataOutArray_0),sub_20_dataInArray_0'length));
	MC_data_pValidArray_2 <= load_19_validArray_1;
	load_19_nReadyArray_1 <= MC_data_readyArray_2;
	MC_data_dataInArray_2 <= std_logic_vector (resize(unsigned(load_19_dataOutArray_1),MC_data_dataInArray_2'length));

	sub_20_clk <= clk;
	sub_20_rst <= rst;
	store_0_pValidArray_0 <= sub_20_validArray_0;
	sub_20_nReadyArray_0 <= store_0_readyArray_0;
	store_0_dataInArray_0 <= std_logic_vector (resize(unsigned(sub_20_dataOutArray_0),store_0_dataInArray_0'length));

	store_0_clk <= clk;
	store_0_rst <= rst;
	MC_data_pValidArray_4 <= store_0_validArray_0;
	store_0_nReadyArray_0 <= MC_data_readyArray_4;
	MC_data_dataInArray_4 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_0),MC_data_dataInArray_4'length));
	MC_data_pValidArray_3 <= store_0_validArray_1;
	store_0_nReadyArray_1 <= MC_data_readyArray_3;
	MC_data_dataInArray_3 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_1),MC_data_dataInArray_3'length));

	cst_7_clk <= clk;
	cst_7_rst <= rst;
	add_21_pValidArray_1 <= cst_7_validArray_0;
	cst_7_nReadyArray_0 <= add_21_readyArray_1;
	add_21_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_7_dataOutArray_0),add_21_dataInArray_1'length));

	add_21_clk <= clk;
	add_21_rst <= rst;
	fork_5_pValidArray_0 <= add_21_validArray_0;
	add_21_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= std_logic_vector (resize(unsigned(add_21_dataOutArray_0),fork_5_dataInArray_0'length));

	cst_8_clk <= clk;
	cst_8_rst <= rst;
	icmp_22_pValidArray_1 <= cst_8_validArray_0;
	cst_8_nReadyArray_0 <= icmp_22_readyArray_1;
	icmp_22_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_8_dataOutArray_0),icmp_22_dataInArray_1'length));

	icmp_22_clk <= clk;
	icmp_22_rst <= rst;
	fork_25_pValidArray_0 <= icmp_22_validArray_0;
	icmp_22_nReadyArray_0 <= fork_25_readyArray_0;
	fork_25_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_22_dataOutArray_0),fork_25_dataInArray_0'length));

	cst_23_clk <= clk;
	cst_23_rst <= rst;
	getelementptr_18_pValidArray_2 <= cst_23_validArray_0;
	cst_23_nReadyArray_0 <= getelementptr_18_readyArray_2;
	getelementptr_18_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_23_dataOutArray_0),getelementptr_18_dataInArray_2'length));

	phi_n4_clk <= clk;
	phi_n4_rst <= rst;
	fork_14_pValidArray_0 <= phi_n4_validArray_0;
	phi_n4_nReadyArray_0 <= fork_14_readyArray_0;
	fork_14_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n4_dataOutArray_0),fork_14_dataInArray_0'length));

	phi_n5_clk <= clk;
	phi_n5_rst <= rst;
	fork_15_pValidArray_0 <= phi_n5_validArray_0;
	phi_n5_nReadyArray_0 <= fork_15_readyArray_0;
	fork_15_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n5_dataOutArray_0),fork_15_dataInArray_0'length));

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	zext_16_pValidArray_0 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= zext_16_readyArray_0;
	zext_16_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_0),zext_16_dataInArray_0'length));
	add_21_pValidArray_0 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= add_21_readyArray_0;
	add_21_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_1),add_21_dataInArray_0'length));

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	load_19_pValidArray_1 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= load_19_readyArray_1;
	load_19_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_0),load_19_dataInArray_1'length));
	store_0_pValidArray_1 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= store_0_readyArray_1;
	store_0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_1),store_0_dataInArray_1'length));

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	icmp_22_pValidArray_0 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= icmp_22_readyArray_0;
	icmp_22_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_0),icmp_22_dataInArray_0'length));
	branch_10_pValidArray_0 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= branch_10_readyArray_0;
	branch_10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_1),branch_10_dataInArray_0'length));

	fork_14_clk <= clk;
	fork_14_rst <= rst;
	zext_17_pValidArray_0 <= fork_14_validArray_0;
	fork_14_nReadyArray_0 <= zext_17_readyArray_0;
	zext_17_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_14_dataOutArray_0),zext_17_dataInArray_0'length));
	branch_11_pValidArray_0 <= fork_14_validArray_1;
	fork_14_nReadyArray_1 <= branch_11_readyArray_0;
	branch_11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_14_dataOutArray_1),branch_11_dataInArray_0'length));

	fork_15_clk <= clk;
	fork_15_rst <= rst;
	sub_20_pValidArray_1 <= fork_15_validArray_0;
	fork_15_nReadyArray_0 <= sub_20_readyArray_1;
	sub_20_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_15_dataOutArray_0),sub_20_dataInArray_1'length));
	branch_12_pValidArray_0 <= fork_15_validArray_1;
	fork_15_nReadyArray_1 <= branch_12_readyArray_0;
	branch_12_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_15_dataOutArray_1),branch_12_dataInArray_0'length));

	branch_10_clk <= clk;
	branch_10_rst <= rst;
	phi_15_pValidArray_2 <= branch_10_validArray_0;
	branch_10_nReadyArray_0 <= phi_15_readyArray_2;
	phi_15_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_10_dataOutArray_0),phi_15_dataInArray_2'length));
	sink_9_pValidArray_0 <= branch_10_validArray_1;
	branch_10_nReadyArray_1 <= sink_9_readyArray_0;
	sink_9_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_10_dataOutArray_1),sink_9_dataInArray_0'length));

	branch_11_clk <= clk;
	branch_11_rst <= rst;
	phi_n4_pValidArray_1 <= branch_11_validArray_0;
	branch_11_nReadyArray_0 <= phi_n4_readyArray_1;
	phi_n4_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_11_dataOutArray_0),phi_n4_dataInArray_1'length));
	phi_n0_pValidArray_0 <= branch_11_validArray_1;
	branch_11_nReadyArray_1 <= phi_n0_readyArray_0;
	phi_n0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_11_dataOutArray_1),phi_n0_dataInArray_0'length));

	branch_12_clk <= clk;
	branch_12_rst <= rst;
	phi_n5_pValidArray_1 <= branch_12_validArray_0;
	branch_12_nReadyArray_0 <= phi_n5_readyArray_1;
	phi_n5_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_12_dataOutArray_0),phi_n5_dataInArray_1'length));
	sink_10_pValidArray_0 <= branch_12_validArray_1;
	branch_12_nReadyArray_1 <= sink_10_readyArray_0;
	sink_10_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_12_dataOutArray_1),sink_10_dataInArray_0'length));

	fork_25_clk <= clk;
	fork_25_rst <= rst;
	branch_12_pValidArray_1 <= fork_25_validArray_0;
	fork_25_nReadyArray_0 <= branch_12_readyArray_1;
	branch_12_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_25_dataOutArray_0),branch_12_dataInArray_1'length));
	branch_11_pValidArray_1 <= fork_25_validArray_1;
	fork_25_nReadyArray_1 <= branch_11_readyArray_1;
	branch_11_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_25_dataOutArray_1),branch_11_dataInArray_1'length));
	branch_10_pValidArray_1 <= fork_25_validArray_2;
	fork_25_nReadyArray_2 <= branch_10_readyArray_1;
	branch_10_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_25_dataOutArray_2),branch_10_dataInArray_1'length));
	branchC_33_pValidArray_1 <= fork_25_validArray_3;
	fork_25_nReadyArray_3 <= branchC_33_readyArray_1;
	branchC_33_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_25_dataOutArray_3),branchC_33_dataInArray_1'length));

	cst_27_clk <= clk;
	cst_27_rst <= rst;
	MC_data_pValidArray_0 <= cst_27_validArray_0;
	cst_27_nReadyArray_0 <= MC_data_readyArray_0;
	MC_data_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_27_dataOutArray_0),MC_data_dataInArray_0'length));

	phiC_18_clk <= clk;
	phiC_18_rst <= rst;
	forkC_40_pValidArray_0 <= phiC_18_validArray_0;
	phiC_18_nReadyArray_0 <= forkC_40_readyArray_0;
	forkC_40_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_18_dataOutArray_0),forkC_40_dataInArray_0'length));
	phi_15_pValidArray_0 <= phiC_18_validArray_1;
	phiC_18_nReadyArray_1 <= phi_15_readyArray_0;
	phi_15_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_18_dataOutArray_1),phi_15_dataInArray_0'length));

	forkC_40_clk <= clk;
	forkC_40_rst <= rst;
	cst_27_pValidArray_0 <= forkC_40_validArray_0;
	forkC_40_nReadyArray_0 <= cst_27_readyArray_0;
	cst_27_dataInArray_0 <= "1";
	branchC_33_pValidArray_0 <= forkC_40_validArray_1;
	forkC_40_nReadyArray_1 <= branchC_33_readyArray_0;
	branchC_33_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_40_dataOutArray_1),branchC_33_dataInArray_0'length));

	branchC_33_clk <= clk;
	branchC_33_rst <= rst;
	phiC_18_pValidArray_1 <= branchC_33_validArray_0;
	branchC_33_nReadyArray_0 <= phiC_18_readyArray_1;
	phiC_18_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_33_dataOutArray_0),phiC_18_dataInArray_1'length));
	phiC_19_pValidArray_0 <= branchC_33_validArray_1;
	branchC_33_nReadyArray_1 <= phiC_19_readyArray_0;
	phiC_19_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_33_dataOutArray_1),phiC_19_dataInArray_0'length));

	source_3_clk <= clk;
	source_3_rst <= rst;
	cst_7_pValidArray_0 <= source_3_validArray_0;
	source_3_nReadyArray_0 <= cst_7_readyArray_0;
	cst_7_dataInArray_0 <= "1";

	source_4_clk <= clk;
	source_4_rst <= rst;
	cst_8_pValidArray_0 <= source_4_validArray_0;
	source_4_nReadyArray_0 <= cst_8_readyArray_0;
	cst_8_dataInArray_0 <= "100000";

	source_16_clk <= clk;
	source_16_rst <= rst;
	cst_23_pValidArray_0 <= source_16_validArray_0;
	source_16_nReadyArray_0 <= cst_23_readyArray_0;
	cst_23_dataInArray_0 <= "100000";

	cst_9_clk <= clk;
	cst_9_rst <= rst;
	add_24_pValidArray_1 <= cst_9_validArray_0;
	cst_9_nReadyArray_0 <= add_24_readyArray_1;
	add_24_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_9_dataOutArray_0),add_24_dataInArray_1'length));

	add_24_clk <= clk;
	add_24_rst <= rst;
	fork_6_pValidArray_0 <= add_24_validArray_0;
	add_24_nReadyArray_0 <= fork_6_readyArray_0;
	fork_6_dataInArray_0 <= std_logic_vector (resize(unsigned(add_24_dataOutArray_0),fork_6_dataInArray_0'length));

	cst_10_clk <= clk;
	cst_10_rst <= rst;
	icmp_25_pValidArray_1 <= cst_10_validArray_0;
	cst_10_nReadyArray_0 <= icmp_25_readyArray_1;
	icmp_25_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_10_dataOutArray_0),icmp_25_dataInArray_1'length));

	icmp_25_clk <= clk;
	icmp_25_rst <= rst;
	fork_42_pValidArray_0 <= icmp_25_validArray_0;
	icmp_25_nReadyArray_0 <= fork_42_readyArray_0;
	fork_42_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_25_dataOutArray_0),fork_42_dataInArray_0'length));

	phi_n0_clk <= clk;
	phi_n0_rst <= rst;
	add_24_pValidArray_0 <= phi_n0_validArray_0;
	phi_n0_nReadyArray_0 <= add_24_readyArray_0;
	add_24_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n0_dataOutArray_0),add_24_dataInArray_0'length));

	fork_6_clk <= clk;
	fork_6_rst <= rst;
	icmp_25_pValidArray_0 <= fork_6_validArray_0;
	fork_6_nReadyArray_0 <= icmp_25_readyArray_0;
	icmp_25_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_0),icmp_25_dataInArray_0'length));
	branch_13_pValidArray_0 <= fork_6_validArray_1;
	fork_6_nReadyArray_1 <= branch_13_readyArray_0;
	branch_13_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_1),branch_13_dataInArray_0'length));

	branch_13_clk <= clk;
	branch_13_rst <= rst;
	phi_1_pValidArray_2 <= branch_13_validArray_0;
	branch_13_nReadyArray_0 <= phi_1_readyArray_2;
	phi_1_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_13_dataOutArray_0),phi_1_dataInArray_2'length));
	sink_11_pValidArray_0 <= branch_13_validArray_1;
	branch_13_nReadyArray_1 <= sink_11_readyArray_0;
	sink_11_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_13_dataOutArray_1),sink_11_dataInArray_0'length));

	phiC_19_clk <= clk;
	phiC_19_rst <= rst;
	branchC_34_pValidArray_0 <= phiC_19_validArray_0;
	phiC_19_nReadyArray_0 <= branchC_34_readyArray_0;
	branchC_34_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_19_dataOutArray_0),branchC_34_dataInArray_0'length));

	branchC_34_clk <= clk;
	branchC_34_rst <= rst;
	phiC_15_pValidArray_1 <= branchC_34_validArray_0;
	branchC_34_nReadyArray_0 <= phiC_15_readyArray_1;
	phiC_15_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_34_dataOutArray_0),phiC_15_dataInArray_1'length));
	phiC_20_pValidArray_0 <= branchC_34_validArray_1;
	branchC_34_nReadyArray_1 <= phiC_20_readyArray_0;
	phiC_20_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_34_dataOutArray_1),phiC_20_dataInArray_0'length));

	fork_42_clk <= clk;
	fork_42_rst <= rst;
	branch_13_pValidArray_1 <= fork_42_validArray_0;
	fork_42_nReadyArray_0 <= branch_13_readyArray_1;
	branch_13_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_42_dataOutArray_0),branch_13_dataInArray_1'length));
	branchC_34_pValidArray_1 <= fork_42_validArray_1;
	fork_42_nReadyArray_1 <= branchC_34_readyArray_1;
	branchC_34_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_42_dataOutArray_1),branchC_34_dataInArray_1'length));

	source_5_clk <= clk;
	source_5_rst <= rst;
	cst_9_pValidArray_0 <= source_5_validArray_0;
	source_5_nReadyArray_0 <= cst_9_readyArray_0;
	cst_9_dataInArray_0 <= "1";

	source_6_clk <= clk;
	source_6_rst <= rst;
	cst_10_pValidArray_0 <= source_6_validArray_0;
	source_6_nReadyArray_0 <= cst_10_readyArray_0;
	cst_10_dataInArray_0 <= "100000";

	brCst_block7_clk <= clk;
	brCst_block7_rst <= rst;
	fork_44_pValidArray_0 <= brCst_block7_validArray_0;
	brCst_block7_nReadyArray_0 <= fork_44_readyArray_0;
	fork_44_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block7_dataOutArray_0),fork_44_dataInArray_0'length));

	cst_11_clk <= clk;
	cst_11_rst <= rst;
	branch_14_pValidArray_0 <= cst_11_validArray_0;
	cst_11_nReadyArray_0 <= branch_14_readyArray_0;
	branch_14_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_11_dataOutArray_0),branch_14_dataInArray_0'length));

	branch_14_clk <= clk;
	branch_14_rst <= rst;
	phi_28_pValidArray_1 <= branch_14_validArray_0;
	branch_14_nReadyArray_0 <= phi_28_readyArray_1;
	phi_28_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_14_dataOutArray_0),phi_28_dataInArray_1'length));
	sink_12_pValidArray_0 <= branch_14_validArray_1;
	branch_14_nReadyArray_1 <= sink_12_readyArray_0;
	sink_12_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_14_dataOutArray_1),sink_12_dataInArray_0'length));

	phiC_20_clk <= clk;
	phiC_20_rst <= rst;
	forkC_43_pValidArray_0 <= phiC_20_validArray_0;
	phiC_20_nReadyArray_0 <= forkC_43_readyArray_0;
	forkC_43_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_20_dataOutArray_0),forkC_43_dataInArray_0'length));

	forkC_43_clk <= clk;
	forkC_43_rst <= rst;
	cst_11_pValidArray_0 <= forkC_43_validArray_0;
	forkC_43_nReadyArray_0 <= cst_11_readyArray_0;
	cst_11_dataInArray_0 <= "0";
	branchC_35_pValidArray_0 <= forkC_43_validArray_1;
	forkC_43_nReadyArray_1 <= branchC_35_readyArray_0;
	branchC_35_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_43_dataOutArray_1),branchC_35_dataInArray_0'length));
	brCst_block7_pValidArray_0 <= forkC_43_validArray_2;
	forkC_43_nReadyArray_2 <= brCst_block7_readyArray_0;
	brCst_block7_dataInArray_0 <= "1";

	branchC_35_clk <= clk;
	branchC_35_rst <= rst;
	phiC_21_pValidArray_0 <= branchC_35_validArray_0;
	branchC_35_nReadyArray_0 <= phiC_21_readyArray_0;
	phiC_21_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_35_dataOutArray_0),phiC_21_dataInArray_0'length));
	sink_24_pValidArray_0 <= branchC_35_validArray_1;
	branchC_35_nReadyArray_1 <= sink_24_readyArray_0;
	sink_24_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_35_dataOutArray_1),sink_24_dataInArray_0'length));

	fork_44_clk <= clk;
	fork_44_rst <= rst;
	branch_14_pValidArray_1 <= fork_44_validArray_0;
	fork_44_nReadyArray_0 <= branch_14_readyArray_1;
	branch_14_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_44_dataOutArray_0),branch_14_dataInArray_1'length));
	branchC_35_pValidArray_1 <= fork_44_validArray_1;
	fork_44_nReadyArray_1 <= branchC_35_readyArray_1;
	branchC_35_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_44_dataOutArray_1),branchC_35_dataInArray_1'length));

	phi_28_clk <= clk;
	phi_28_rst <= rst;
	fork_7_pValidArray_0 <= phi_28_validArray_0;
	phi_28_nReadyArray_0 <= fork_7_readyArray_0;
	fork_7_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_28_dataOutArray_0),fork_7_dataInArray_0'length));

	cst_12_clk <= clk;
	cst_12_rst <= rst;
	icmp_29_pValidArray_1 <= cst_12_validArray_0;
	cst_12_nReadyArray_0 <= icmp_29_readyArray_1;
	icmp_29_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_12_dataOutArray_0),icmp_29_dataInArray_1'length));

	icmp_29_clk <= clk;
	icmp_29_rst <= rst;
	fork_46_pValidArray_0 <= icmp_29_validArray_0;
	icmp_29_nReadyArray_0 <= fork_46_readyArray_0;
	fork_46_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_29_dataOutArray_0),fork_46_dataInArray_0'length));

	fork_7_clk <= clk;
	fork_7_rst <= rst;
	icmp_29_pValidArray_0 <= fork_7_validArray_0;
	fork_7_nReadyArray_0 <= icmp_29_readyArray_0;
	icmp_29_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_0),icmp_29_dataInArray_0'length));
	branch_15_pValidArray_0 <= fork_7_validArray_1;
	fork_7_nReadyArray_1 <= branch_15_readyArray_0;
	branch_15_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_1),branch_15_dataInArray_0'length));

	branch_15_clk <= clk;
	branch_15_rst <= rst;
	phi_n8_pValidArray_0 <= branch_15_validArray_0;
	branch_15_nReadyArray_0 <= phi_n8_readyArray_0;
	phi_n8_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_15_dataOutArray_0),phi_n8_dataInArray_0'length));
	phi_n7_pValidArray_0 <= branch_15_validArray_1;
	branch_15_nReadyArray_1 <= phi_n7_readyArray_0;
	phi_n7_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_15_dataOutArray_1),phi_n7_dataInArray_0'length));

	phiC_21_clk <= clk;
	phiC_21_rst <= rst;
	branchC_36_pValidArray_0 <= phiC_21_validArray_0;
	phiC_21_nReadyArray_0 <= branchC_36_readyArray_0;
	branchC_36_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_21_dataOutArray_0),branchC_36_dataInArray_0'length));
	phi_28_pValidArray_0 <= phiC_21_validArray_1;
	phiC_21_nReadyArray_1 <= phi_28_readyArray_0;
	phi_28_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_21_dataOutArray_1),phi_28_dataInArray_0'length));

	branchC_36_clk <= clk;
	branchC_36_rst <= rst;
	phiC_22_pValidArray_0 <= branchC_36_validArray_0;
	branchC_36_nReadyArray_0 <= phiC_22_readyArray_0;
	phiC_22_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_36_dataOutArray_0),phiC_22_dataInArray_0'length));
	phiC_26_pValidArray_0 <= branchC_36_validArray_1;
	branchC_36_nReadyArray_1 <= phiC_26_readyArray_0;
	phiC_26_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_36_dataOutArray_1),phiC_26_dataInArray_0'length));

	fork_46_clk <= clk;
	fork_46_rst <= rst;
	branch_15_pValidArray_1 <= fork_46_validArray_0;
	fork_46_nReadyArray_0 <= branch_15_readyArray_1;
	branch_15_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_46_dataOutArray_0),branch_15_dataInArray_1'length));
	branchC_36_pValidArray_1 <= fork_46_validArray_1;
	fork_46_nReadyArray_1 <= branchC_36_readyArray_1;
	branchC_36_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_46_dataOutArray_1),branchC_36_dataInArray_1'length));

	source_7_clk <= clk;
	source_7_rst <= rst;
	cst_12_pValidArray_0 <= source_7_validArray_0;
	source_7_nReadyArray_0 <= cst_12_readyArray_0;
	cst_12_dataInArray_0 <= "100000";

	brCst_block9_clk <= clk;
	brCst_block9_rst <= rst;
	fork_29_pValidArray_0 <= brCst_block9_validArray_0;
	brCst_block9_nReadyArray_0 <= fork_29_readyArray_0;
	fork_29_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block9_dataOutArray_0),fork_29_dataInArray_0'length));

	phi_n8_clk <= clk;
	phi_n8_rst <= rst;
	fork_16_pValidArray_0 <= phi_n8_validArray_0;
	phi_n8_nReadyArray_0 <= fork_16_readyArray_0;
	fork_16_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n8_dataOutArray_0),fork_16_dataInArray_0'length));

	fork_16_clk <= clk;
	fork_16_rst <= rst;
	branch_16_pValidArray_0 <= fork_16_validArray_0;
	fork_16_nReadyArray_0 <= branch_16_readyArray_0;
	branch_16_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_16_dataOutArray_0),branch_16_dataInArray_0'length));
	branch_17_pValidArray_0 <= fork_16_validArray_1;
	fork_16_nReadyArray_1 <= branch_17_readyArray_0;
	branch_17_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_16_dataOutArray_1),branch_17_dataInArray_0'length));

	branch_16_clk <= clk;
	branch_16_rst <= rst;
	phi_n9_pValidArray_0 <= branch_16_validArray_0;
	branch_16_nReadyArray_0 <= phi_n9_readyArray_0;
	phi_n9_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_16_dataOutArray_0),phi_n9_dataInArray_0'length));
	sink_13_pValidArray_0 <= branch_16_validArray_1;
	branch_16_nReadyArray_1 <= sink_13_readyArray_0;
	sink_13_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_16_dataOutArray_1),sink_13_dataInArray_0'length));

	branch_17_clk <= clk;
	branch_17_rst <= rst;
	phi_32_pValidArray_1 <= branch_17_validArray_0;
	branch_17_nReadyArray_0 <= phi_32_readyArray_1;
	phi_32_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_17_dataOutArray_0),phi_32_dataInArray_1'length));
	sink_14_pValidArray_0 <= branch_17_validArray_1;
	branch_17_nReadyArray_1 <= sink_14_readyArray_0;
	sink_14_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_17_dataOutArray_1),sink_14_dataInArray_0'length));

	fork_29_clk <= clk;
	fork_29_rst <= rst;
	branch_17_pValidArray_1 <= fork_29_validArray_0;
	fork_29_nReadyArray_0 <= branch_17_readyArray_1;
	branch_17_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_29_dataOutArray_0),branch_17_dataInArray_1'length));
	branch_16_pValidArray_1 <= fork_29_validArray_1;
	fork_29_nReadyArray_1 <= branch_16_readyArray_1;
	branch_16_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_29_dataOutArray_1),branch_16_dataInArray_1'length));
	branchC_37_pValidArray_1 <= fork_29_validArray_2;
	fork_29_nReadyArray_2 <= branchC_37_readyArray_1;
	branchC_37_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_29_dataOutArray_2),branchC_37_dataInArray_1'length));

	phiC_22_clk <= clk;
	phiC_22_rst <= rst;
	forkC_47_pValidArray_0 <= phiC_22_validArray_0;
	phiC_22_nReadyArray_0 <= forkC_47_readyArray_0;
	forkC_47_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_22_dataOutArray_0),forkC_47_dataInArray_0'length));

	forkC_47_clk <= clk;
	forkC_47_rst <= rst;
	branchC_37_pValidArray_0 <= forkC_47_validArray_0;
	forkC_47_nReadyArray_0 <= branchC_37_readyArray_0;
	branchC_37_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_47_dataOutArray_0),branchC_37_dataInArray_0'length));
	brCst_block9_pValidArray_0 <= forkC_47_validArray_1;
	forkC_47_nReadyArray_1 <= brCst_block9_readyArray_0;
	brCst_block9_dataInArray_0 <= "1";

	branchC_37_clk <= clk;
	branchC_37_rst <= rst;
	phiC_23_pValidArray_0 <= branchC_37_validArray_0;
	branchC_37_nReadyArray_0 <= phiC_23_readyArray_0;
	phiC_23_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_37_dataOutArray_0),phiC_23_dataInArray_0'length));
	sink_25_pValidArray_0 <= branchC_37_validArray_1;
	branchC_37_nReadyArray_1 <= sink_25_readyArray_0;
	sink_25_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_37_dataOutArray_1),sink_25_dataInArray_0'length));

	phi_32_clk <= clk;
	phi_32_rst <= rst;
	branch_20_pValidArray_0 <= phi_32_validArray_0;
	phi_32_nReadyArray_0 <= branch_20_readyArray_0;
	branch_20_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_32_dataOutArray_0),branch_20_dataInArray_0'length));

	brCst_block10_clk <= clk;
	brCst_block10_rst <= rst;
	fork_30_pValidArray_0 <= brCst_block10_validArray_0;
	brCst_block10_nReadyArray_0 <= fork_30_readyArray_0;
	fork_30_dataInArray_0 <= std_logic_vector (resize(unsigned(brCst_block10_dataOutArray_0),fork_30_dataInArray_0'length));

	cst_13_clk <= clk;
	cst_13_rst <= rst;
	branch_18_pValidArray_0 <= cst_13_validArray_0;
	cst_13_nReadyArray_0 <= branch_18_readyArray_0;
	branch_18_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_13_dataOutArray_0),branch_18_dataInArray_0'length));

	cst_14_clk <= clk;
	cst_14_rst <= rst;
	branch_19_pValidArray_0 <= cst_14_validArray_0;
	cst_14_nReadyArray_0 <= branch_19_readyArray_0;
	branch_19_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_14_dataOutArray_0),branch_19_dataInArray_0'length));

	phi_n9_clk <= clk;
	phi_n9_rst <= rst;
	branch_21_pValidArray_0 <= phi_n9_validArray_0;
	phi_n9_nReadyArray_0 <= branch_21_readyArray_0;
	branch_21_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n9_dataOutArray_0),branch_21_dataInArray_0'length));

	branch_18_clk <= clk;
	branch_18_rst <= rst;
	phi_34_pValidArray_1 <= branch_18_validArray_0;
	branch_18_nReadyArray_0 <= phi_34_readyArray_1;
	phi_34_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_18_dataOutArray_0),phi_34_dataInArray_1'length));
	sink_15_pValidArray_0 <= branch_18_validArray_1;
	branch_18_nReadyArray_1 <= sink_15_readyArray_0;
	sink_15_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_18_dataOutArray_1),sink_15_dataInArray_0'length));

	branch_19_clk <= clk;
	branch_19_rst <= rst;
	phi_35_pValidArray_1 <= branch_19_validArray_0;
	branch_19_nReadyArray_0 <= phi_35_readyArray_1;
	phi_35_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_19_dataOutArray_0),phi_35_dataInArray_1'length));
	sink_16_pValidArray_0 <= branch_19_validArray_1;
	branch_19_nReadyArray_1 <= sink_16_readyArray_0;
	sink_16_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_19_dataOutArray_1),sink_16_dataInArray_0'length));

	branch_20_clk <= clk;
	branch_20_rst <= rst;
	phi_n14_pValidArray_0 <= branch_20_validArray_0;
	branch_20_nReadyArray_0 <= phi_n14_readyArray_0;
	phi_n14_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_20_dataOutArray_0),phi_n14_dataInArray_0'length));
	sink_17_pValidArray_0 <= branch_20_validArray_1;
	branch_20_nReadyArray_1 <= sink_17_readyArray_0;
	sink_17_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_20_dataOutArray_1),sink_17_dataInArray_0'length));

	branch_21_clk <= clk;
	branch_21_rst <= rst;
	phi_n13_pValidArray_0 <= branch_21_validArray_0;
	branch_21_nReadyArray_0 <= phi_n13_readyArray_0;
	phi_n13_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_21_dataOutArray_0),phi_n13_dataInArray_0'length));
	sink_18_pValidArray_0 <= branch_21_validArray_1;
	branch_21_nReadyArray_1 <= sink_18_readyArray_0;
	sink_18_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_21_dataOutArray_1),sink_18_dataInArray_0'length));

	fork_30_clk <= clk;
	fork_30_rst <= rst;
	branch_21_pValidArray_1 <= fork_30_validArray_0;
	fork_30_nReadyArray_0 <= branch_21_readyArray_1;
	branch_21_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_30_dataOutArray_0),branch_21_dataInArray_1'length));
	branch_20_pValidArray_1 <= fork_30_validArray_1;
	fork_30_nReadyArray_1 <= branch_20_readyArray_1;
	branch_20_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_30_dataOutArray_1),branch_20_dataInArray_1'length));
	branch_19_pValidArray_1 <= fork_30_validArray_2;
	fork_30_nReadyArray_2 <= branch_19_readyArray_1;
	branch_19_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_30_dataOutArray_2),branch_19_dataInArray_1'length));
	branch_18_pValidArray_1 <= fork_30_validArray_3;
	fork_30_nReadyArray_3 <= branch_18_readyArray_1;
	branch_18_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_30_dataOutArray_3),branch_18_dataInArray_1'length));
	branchC_38_pValidArray_1 <= fork_30_validArray_4;
	fork_30_nReadyArray_4 <= branchC_38_readyArray_1;
	branchC_38_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_30_dataOutArray_4),branchC_38_dataInArray_1'length));

	phiC_23_clk <= clk;
	phiC_23_rst <= rst;
	forkC_48_pValidArray_0 <= phiC_23_validArray_0;
	phiC_23_nReadyArray_0 <= forkC_48_readyArray_0;
	forkC_48_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_23_dataOutArray_0),forkC_48_dataInArray_0'length));
	phi_32_pValidArray_0 <= phiC_23_validArray_1;
	phiC_23_nReadyArray_1 <= phi_32_readyArray_0;
	phi_32_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_23_dataOutArray_1),phi_32_dataInArray_0'length));

	forkC_48_clk <= clk;
	forkC_48_rst <= rst;
	cst_13_pValidArray_0 <= forkC_48_validArray_0;
	forkC_48_nReadyArray_0 <= cst_13_readyArray_0;
	cst_13_dataInArray_0 <= "0";
	cst_14_pValidArray_0 <= forkC_48_validArray_1;
	forkC_48_nReadyArray_1 <= cst_14_readyArray_0;
	cst_14_dataInArray_0 <= "0";
	branchC_38_pValidArray_0 <= forkC_48_validArray_2;
	forkC_48_nReadyArray_2 <= branchC_38_readyArray_0;
	branchC_38_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_48_dataOutArray_2),branchC_38_dataInArray_0'length));
	brCst_block10_pValidArray_0 <= forkC_48_validArray_3;
	forkC_48_nReadyArray_3 <= brCst_block10_readyArray_0;
	brCst_block10_dataInArray_0 <= "1";

	branchC_38_clk <= clk;
	branchC_38_rst <= rst;
	phiC_24_pValidArray_0 <= branchC_38_validArray_0;
	branchC_38_nReadyArray_0 <= phiC_24_readyArray_0;
	phiC_24_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_38_dataOutArray_0),phiC_24_dataInArray_0'length));
	sink_26_pValidArray_0 <= branchC_38_validArray_1;
	branchC_38_nReadyArray_1 <= sink_26_readyArray_0;
	sink_26_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_38_dataOutArray_1),sink_26_dataInArray_0'length));

	phi_34_clk <= clk;
	phi_34_rst <= rst;
	fork_8_pValidArray_0 <= phi_34_validArray_0;
	phi_34_nReadyArray_0 <= fork_8_readyArray_0;
	fork_8_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_34_dataOutArray_0),fork_8_dataInArray_0'length));

	phi_35_clk <= clk;
	phi_35_rst <= rst;
	add_45_pValidArray_0 <= phi_35_validArray_0;
	phi_35_nReadyArray_0 <= add_45_readyArray_0;
	add_45_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_35_dataOutArray_0),add_45_dataInArray_0'length));

	zext_36_clk <= clk;
	zext_36_rst <= rst;
	getelementptr_38_pValidArray_0 <= zext_36_validArray_0;
	zext_36_nReadyArray_0 <= getelementptr_38_readyArray_0;
	getelementptr_38_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_36_dataOutArray_0),getelementptr_38_dataInArray_0'length));

	zext_37_clk <= clk;
	zext_37_rst <= rst;
	getelementptr_38_pValidArray_1 <= zext_37_validArray_0;
	zext_37_nReadyArray_0 <= getelementptr_38_readyArray_1;
	getelementptr_38_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_37_dataOutArray_0),getelementptr_38_dataInArray_1'length));

	getelementptr_38_clk <= clk;
	getelementptr_38_rst <= rst;
	load_39_pValidArray_1 <= getelementptr_38_validArray_0;
	getelementptr_38_nReadyArray_0 <= load_39_readyArray_1;
	load_39_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_38_dataOutArray_0),load_39_dataInArray_1'length));

	load_39_clk <= clk;
	load_39_rst <= rst;
	mul_44_pValidArray_0 <= load_39_validArray_0;
	load_39_nReadyArray_0 <= mul_44_readyArray_0;
	mul_44_dataInArray_0 <= std_logic_vector (resize(unsigned(load_39_dataOutArray_0),mul_44_dataInArray_0'length));
	MC_data_pValidArray_5 <= load_39_validArray_1;
	load_39_nReadyArray_1 <= MC_data_readyArray_5;
	MC_data_dataInArray_5 <= std_logic_vector (resize(unsigned(load_39_dataOutArray_1),MC_data_dataInArray_5'length));

	zext_40_clk <= clk;
	zext_40_rst <= rst;
	getelementptr_42_pValidArray_0 <= zext_40_validArray_0;
	zext_40_nReadyArray_0 <= getelementptr_42_readyArray_0;
	getelementptr_42_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_40_dataOutArray_0),getelementptr_42_dataInArray_0'length));

	zext_41_clk <= clk;
	zext_41_rst <= rst;
	getelementptr_42_pValidArray_1 <= zext_41_validArray_0;
	zext_41_nReadyArray_0 <= getelementptr_42_readyArray_1;
	getelementptr_42_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_41_dataOutArray_0),getelementptr_42_dataInArray_1'length));

	getelementptr_42_clk <= clk;
	getelementptr_42_rst <= rst;
	load_43_pValidArray_1 <= getelementptr_42_validArray_0;
	getelementptr_42_nReadyArray_0 <= load_43_readyArray_1;
	load_43_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_42_dataOutArray_0),load_43_dataInArray_1'length));

	load_43_clk <= clk;
	load_43_rst <= rst;
	mul_44_pValidArray_1 <= load_43_validArray_0;
	load_43_nReadyArray_0 <= mul_44_readyArray_1;
	mul_44_dataInArray_1 <= std_logic_vector (resize(unsigned(load_43_dataOutArray_0),mul_44_dataInArray_1'length));
	MC_data_pValidArray_6 <= load_43_validArray_1;
	load_43_nReadyArray_1 <= MC_data_readyArray_6;
	MC_data_dataInArray_6 <= std_logic_vector (resize(unsigned(load_43_dataOutArray_1),MC_data_dataInArray_6'length));

	mul_44_clk <= clk;
	mul_44_rst <= rst;
	add_45_pValidArray_1 <= mul_44_validArray_0;
	mul_44_nReadyArray_0 <= add_45_readyArray_1;
	add_45_dataInArray_1 <= std_logic_vector (resize(unsigned(mul_44_dataOutArray_0),add_45_dataInArray_1'length));

	add_45_clk <= clk;
	add_45_rst <= rst;
	branch_22_pValidArray_0 <= add_45_validArray_0;
	add_45_nReadyArray_0 <= branch_22_readyArray_0;
	branch_22_dataInArray_0 <= std_logic_vector (resize(unsigned(add_45_dataOutArray_0),branch_22_dataInArray_0'length));

	cst_15_clk <= clk;
	cst_15_rst <= rst;
	add_46_pValidArray_1 <= cst_15_validArray_0;
	cst_15_nReadyArray_0 <= add_46_readyArray_1;
	add_46_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_15_dataOutArray_0),add_46_dataInArray_1'length));

	add_46_clk <= clk;
	add_46_rst <= rst;
	fork_10_pValidArray_0 <= add_46_validArray_0;
	add_46_nReadyArray_0 <= fork_10_readyArray_0;
	fork_10_dataInArray_0 <= std_logic_vector (resize(unsigned(add_46_dataOutArray_0),fork_10_dataInArray_0'length));

	cst_16_clk <= clk;
	cst_16_rst <= rst;
	icmp_47_pValidArray_1 <= cst_16_validArray_0;
	cst_16_nReadyArray_0 <= icmp_47_readyArray_1;
	icmp_47_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_16_dataOutArray_0),icmp_47_dataInArray_1'length));

	icmp_47_clk <= clk;
	icmp_47_rst <= rst;
	fork_31_pValidArray_0 <= icmp_47_validArray_0;
	icmp_47_nReadyArray_0 <= fork_31_readyArray_0;
	fork_31_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_47_dataOutArray_0),fork_31_dataInArray_0'length));

	cst_24_clk <= clk;
	cst_24_rst <= rst;
	getelementptr_38_pValidArray_2 <= cst_24_validArray_0;
	cst_24_nReadyArray_0 <= getelementptr_38_readyArray_2;
	getelementptr_38_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_24_dataOutArray_0),getelementptr_38_dataInArray_2'length));

	cst_25_clk <= clk;
	cst_25_rst <= rst;
	getelementptr_42_pValidArray_2 <= cst_25_validArray_0;
	cst_25_nReadyArray_0 <= getelementptr_42_readyArray_2;
	getelementptr_42_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_25_dataOutArray_0),getelementptr_42_dataInArray_2'length));

	phi_n13_clk <= clk;
	phi_n13_rst <= rst;
	fork_19_pValidArray_0 <= phi_n13_validArray_0;
	phi_n13_nReadyArray_0 <= fork_19_readyArray_0;
	fork_19_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n13_dataOutArray_0),fork_19_dataInArray_0'length));

	phi_n14_clk <= clk;
	phi_n14_rst <= rst;
	fork_20_pValidArray_0 <= phi_n14_validArray_0;
	phi_n14_nReadyArray_0 <= fork_20_readyArray_0;
	fork_20_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n14_dataOutArray_0),fork_20_dataInArray_0'length));

	fork_8_clk <= clk;
	fork_8_rst <= rst;
	zext_36_pValidArray_0 <= fork_8_validArray_0;
	fork_8_nReadyArray_0 <= zext_36_readyArray_0;
	zext_36_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_0),zext_36_dataInArray_0'length));
	zext_40_pValidArray_0 <= fork_8_validArray_1;
	fork_8_nReadyArray_1 <= zext_40_readyArray_0;
	zext_40_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_1),zext_40_dataInArray_0'length));
	add_46_pValidArray_0 <= fork_8_validArray_2;
	fork_8_nReadyArray_2 <= add_46_readyArray_0;
	add_46_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_2),add_46_dataInArray_0'length));

	fork_10_clk <= clk;
	fork_10_rst <= rst;
	icmp_47_pValidArray_0 <= fork_10_validArray_0;
	fork_10_nReadyArray_0 <= icmp_47_readyArray_0;
	icmp_47_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_0),icmp_47_dataInArray_0'length));
	branch_23_pValidArray_0 <= fork_10_validArray_1;
	fork_10_nReadyArray_1 <= branch_23_readyArray_0;
	branch_23_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_1),branch_23_dataInArray_0'length));

	fork_19_clk <= clk;
	fork_19_rst <= rst;
	zext_37_pValidArray_0 <= fork_19_validArray_0;
	fork_19_nReadyArray_0 <= zext_37_readyArray_0;
	zext_37_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_0),zext_37_dataInArray_0'length));
	branch_24_pValidArray_0 <= fork_19_validArray_1;
	fork_19_nReadyArray_1 <= branch_24_readyArray_0;
	branch_24_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_1),branch_24_dataInArray_0'length));

	fork_20_clk <= clk;
	fork_20_rst <= rst;
	zext_41_pValidArray_0 <= fork_20_validArray_0;
	fork_20_nReadyArray_0 <= zext_41_readyArray_0;
	zext_41_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_0),zext_41_dataInArray_0'length));
	branch_25_pValidArray_0 <= fork_20_validArray_1;
	fork_20_nReadyArray_1 <= branch_25_readyArray_0;
	branch_25_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_1),branch_25_dataInArray_0'length));

	branch_22_clk <= clk;
	branch_22_rst <= rst;
	phi_35_pValidArray_2 <= branch_22_validArray_0;
	branch_22_nReadyArray_0 <= phi_35_readyArray_2;
	phi_35_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_22_dataOutArray_0),phi_35_dataInArray_2'length));
	phi_n10_pValidArray_0 <= branch_22_validArray_1;
	branch_22_nReadyArray_1 <= phi_n10_readyArray_0;
	phi_n10_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_22_dataOutArray_1),phi_n10_dataInArray_0'length));

	branch_23_clk <= clk;
	branch_23_rst <= rst;
	phi_34_pValidArray_2 <= branch_23_validArray_0;
	branch_23_nReadyArray_0 <= phi_34_readyArray_2;
	phi_34_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_23_dataOutArray_0),phi_34_dataInArray_2'length));
	sink_19_pValidArray_0 <= branch_23_validArray_1;
	branch_23_nReadyArray_1 <= sink_19_readyArray_0;
	sink_19_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_23_dataOutArray_1),sink_19_dataInArray_0'length));

	branch_24_clk <= clk;
	branch_24_rst <= rst;
	phi_n13_pValidArray_1 <= branch_24_validArray_0;
	branch_24_nReadyArray_0 <= phi_n13_readyArray_1;
	phi_n13_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_24_dataOutArray_0),phi_n13_dataInArray_1'length));
	phi_n11_pValidArray_0 <= branch_24_validArray_1;
	branch_24_nReadyArray_1 <= phi_n11_readyArray_0;
	phi_n11_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_24_dataOutArray_1),phi_n11_dataInArray_0'length));

	branch_25_clk <= clk;
	branch_25_rst <= rst;
	phi_n14_pValidArray_1 <= branch_25_validArray_0;
	branch_25_nReadyArray_0 <= phi_n14_readyArray_1;
	phi_n14_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_25_dataOutArray_0),phi_n14_dataInArray_1'length));
	phi_n12_pValidArray_0 <= branch_25_validArray_1;
	branch_25_nReadyArray_1 <= phi_n12_readyArray_0;
	phi_n12_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_25_dataOutArray_1),phi_n12_dataInArray_0'length));

	fork_31_clk <= clk;
	fork_31_rst <= rst;
	branch_25_pValidArray_1 <= fork_31_validArray_0;
	fork_31_nReadyArray_0 <= branch_25_readyArray_1;
	branch_25_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_31_dataOutArray_0),branch_25_dataInArray_1'length));
	branch_24_pValidArray_1 <= fork_31_validArray_1;
	fork_31_nReadyArray_1 <= branch_24_readyArray_1;
	branch_24_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_31_dataOutArray_1),branch_24_dataInArray_1'length));
	branch_23_pValidArray_1 <= fork_31_validArray_2;
	fork_31_nReadyArray_2 <= branch_23_readyArray_1;
	branch_23_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_31_dataOutArray_2),branch_23_dataInArray_1'length));
	branch_22_pValidArray_1 <= fork_31_validArray_3;
	fork_31_nReadyArray_3 <= branch_22_readyArray_1;
	branch_22_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_31_dataOutArray_3),branch_22_dataInArray_1'length));
	branchC_39_pValidArray_1 <= fork_31_validArray_4;
	fork_31_nReadyArray_4 <= branchC_39_readyArray_1;
	branchC_39_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_31_dataOutArray_4),branchC_39_dataInArray_1'length));

	phiC_24_clk <= clk;
	phiC_24_rst <= rst;
	branchC_39_pValidArray_0 <= phiC_24_validArray_0;
	phiC_24_nReadyArray_0 <= branchC_39_readyArray_0;
	branchC_39_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_24_dataOutArray_0),branchC_39_dataInArray_0'length));
	fork_59_pValidArray_0 <= phiC_24_validArray_1;
	phiC_24_nReadyArray_1 <= fork_59_readyArray_0;
	fork_59_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_24_dataOutArray_1),fork_59_dataInArray_0'length));

	branchC_39_clk <= clk;
	branchC_39_rst <= rst;
	phiC_24_pValidArray_1 <= branchC_39_validArray_0;
	branchC_39_nReadyArray_0 <= phiC_24_readyArray_1;
	phiC_24_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_39_dataOutArray_0),phiC_24_dataInArray_1'length));
	phiC_25_pValidArray_0 <= branchC_39_validArray_1;
	branchC_39_nReadyArray_1 <= phiC_25_readyArray_0;
	phiC_25_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_39_dataOutArray_1),phiC_25_dataInArray_0'length));

	source_8_clk <= clk;
	source_8_rst <= rst;
	cst_15_pValidArray_0 <= source_8_validArray_0;
	source_8_nReadyArray_0 <= cst_15_readyArray_0;
	cst_15_dataInArray_0 <= "1";

	source_9_clk <= clk;
	source_9_rst <= rst;
	cst_16_pValidArray_0 <= source_9_validArray_0;
	source_9_nReadyArray_0 <= cst_16_readyArray_0;
	cst_16_dataInArray_0 <= "100000";

	source_17_clk <= clk;
	source_17_rst <= rst;
	cst_24_pValidArray_0 <= source_17_validArray_0;
	source_17_nReadyArray_0 <= cst_24_readyArray_0;
	cst_24_dataInArray_0 <= "100000";

	source_18_clk <= clk;
	source_18_rst <= rst;
	cst_25_pValidArray_0 <= source_18_validArray_0;
	source_18_nReadyArray_0 <= cst_25_readyArray_0;
	cst_25_dataInArray_0 <= "100000";

	fork_59_clk <= clk;
	fork_59_rst <= rst;
	phi_34_pValidArray_0 <= fork_59_validArray_0;
	fork_59_nReadyArray_0 <= phi_34_readyArray_0;
	phi_34_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_59_dataOutArray_0),phi_34_dataInArray_0'length));
	phi_35_pValidArray_0 <= fork_59_validArray_1;
	fork_59_nReadyArray_1 <= phi_35_readyArray_0;
	phi_35_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_59_dataOutArray_1),phi_35_dataInArray_0'length));

	cst_17_clk <= clk;
	cst_17_rst <= rst;
	shl_49_pValidArray_1 <= cst_17_validArray_0;
	cst_17_nReadyArray_0 <= shl_49_readyArray_1;
	shl_49_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_17_dataOutArray_0),shl_49_dataInArray_1'length));

	shl_49_clk <= clk;
	shl_49_rst <= rst;
	store_1_pValidArray_0 <= shl_49_validArray_0;
	shl_49_nReadyArray_0 <= store_1_readyArray_0;
	store_1_dataInArray_0 <= std_logic_vector (resize(unsigned(shl_49_dataOutArray_0),store_1_dataInArray_0'length));

	zext_50_clk <= clk;
	zext_50_rst <= rst;
	getelementptr_52_pValidArray_0 <= zext_50_validArray_0;
	zext_50_nReadyArray_0 <= getelementptr_52_readyArray_0;
	getelementptr_52_dataInArray_0 <= std_logic_vector (resize(unsigned(zext_50_dataOutArray_0),getelementptr_52_dataInArray_0'length));

	zext_51_clk <= clk;
	zext_51_rst <= rst;
	getelementptr_52_pValidArray_1 <= zext_51_validArray_0;
	zext_51_nReadyArray_0 <= getelementptr_52_readyArray_1;
	getelementptr_52_dataInArray_1 <= std_logic_vector (resize(unsigned(zext_51_dataOutArray_0),getelementptr_52_dataInArray_1'length));

	getelementptr_52_clk <= clk;
	getelementptr_52_rst <= rst;
	store_1_pValidArray_1 <= getelementptr_52_validArray_0;
	getelementptr_52_nReadyArray_0 <= store_1_readyArray_1;
	store_1_dataInArray_1 <= std_logic_vector (resize(unsigned(getelementptr_52_dataOutArray_0),store_1_dataInArray_1'length));

	store_1_clk <= clk;
	store_1_rst <= rst;
	MC_cov_pValidArray_2 <= store_1_validArray_0;
	store_1_nReadyArray_0 <= MC_cov_readyArray_2;
	MC_cov_dataInArray_2 <= std_logic_vector (resize(unsigned(store_1_dataOutArray_0),MC_cov_dataInArray_2'length));
	MC_cov_pValidArray_1 <= store_1_validArray_1;
	store_1_nReadyArray_1 <= MC_cov_readyArray_1;
	MC_cov_dataInArray_1 <= std_logic_vector (resize(unsigned(store_1_dataOutArray_1),MC_cov_dataInArray_1'length));

	cst_18_clk <= clk;
	cst_18_rst <= rst;
	add_53_pValidArray_1 <= cst_18_validArray_0;
	cst_18_nReadyArray_0 <= add_53_readyArray_1;
	add_53_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_18_dataOutArray_0),add_53_dataInArray_1'length));

	add_53_clk <= clk;
	add_53_rst <= rst;
	fork_11_pValidArray_0 <= add_53_validArray_0;
	add_53_nReadyArray_0 <= fork_11_readyArray_0;
	fork_11_dataInArray_0 <= std_logic_vector (resize(unsigned(add_53_dataOutArray_0),fork_11_dataInArray_0'length));

	cst_19_clk <= clk;
	cst_19_rst <= rst;
	icmp_54_pValidArray_1 <= cst_19_validArray_0;
	cst_19_nReadyArray_0 <= icmp_54_readyArray_1;
	icmp_54_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_19_dataOutArray_0),icmp_54_dataInArray_1'length));

	icmp_54_clk <= clk;
	icmp_54_rst <= rst;
	fork_32_pValidArray_0 <= icmp_54_validArray_0;
	icmp_54_nReadyArray_0 <= fork_32_readyArray_0;
	fork_32_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_54_dataOutArray_0),fork_32_dataInArray_0'length));

	cst_26_clk <= clk;
	cst_26_rst <= rst;
	getelementptr_52_pValidArray_2 <= cst_26_validArray_0;
	cst_26_nReadyArray_0 <= getelementptr_52_readyArray_2;
	getelementptr_52_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_26_dataOutArray_0),getelementptr_52_dataInArray_2'length));

	phi_n10_clk <= clk;
	phi_n10_rst <= rst;
	shl_49_pValidArray_0 <= phi_n10_validArray_0;
	phi_n10_nReadyArray_0 <= shl_49_readyArray_0;
	shl_49_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n10_dataOutArray_0),shl_49_dataInArray_0'length));

	phi_n11_clk <= clk;
	phi_n11_rst <= rst;
	fork_17_pValidArray_0 <= phi_n11_validArray_0;
	phi_n11_nReadyArray_0 <= fork_17_readyArray_0;
	fork_17_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n11_dataOutArray_0),fork_17_dataInArray_0'length));

	phi_n12_clk <= clk;
	phi_n12_rst <= rst;
	fork_18_pValidArray_0 <= phi_n12_validArray_0;
	phi_n12_nReadyArray_0 <= fork_18_readyArray_0;
	fork_18_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n12_dataOutArray_0),fork_18_dataInArray_0'length));

	fork_11_clk <= clk;
	fork_11_rst <= rst;
	icmp_54_pValidArray_0 <= fork_11_validArray_0;
	fork_11_nReadyArray_0 <= icmp_54_readyArray_0;
	icmp_54_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_0),icmp_54_dataInArray_0'length));
	branch_26_pValidArray_0 <= fork_11_validArray_1;
	fork_11_nReadyArray_1 <= branch_26_readyArray_0;
	branch_26_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_1),branch_26_dataInArray_0'length));

	fork_17_clk <= clk;
	fork_17_rst <= rst;
	zext_50_pValidArray_0 <= fork_17_validArray_0;
	fork_17_nReadyArray_0 <= zext_50_readyArray_0;
	zext_50_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_17_dataOutArray_0),zext_50_dataInArray_0'length));
	branch_27_pValidArray_0 <= fork_17_validArray_1;
	fork_17_nReadyArray_1 <= branch_27_readyArray_0;
	branch_27_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_17_dataOutArray_1),branch_27_dataInArray_0'length));

	fork_18_clk <= clk;
	fork_18_rst <= rst;
	zext_51_pValidArray_0 <= fork_18_validArray_0;
	fork_18_nReadyArray_0 <= zext_51_readyArray_0;
	zext_51_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_0),zext_51_dataInArray_0'length));
	add_53_pValidArray_0 <= fork_18_validArray_1;
	fork_18_nReadyArray_1 <= add_53_readyArray_0;
	add_53_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_1),add_53_dataInArray_0'length));

	branch_26_clk <= clk;
	branch_26_rst <= rst;
	phi_32_pValidArray_2 <= branch_26_validArray_0;
	branch_26_nReadyArray_0 <= phi_32_readyArray_2;
	phi_32_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_26_dataOutArray_0),phi_32_dataInArray_2'length));
	sink_20_pValidArray_0 <= branch_26_validArray_1;
	branch_26_nReadyArray_1 <= sink_20_readyArray_0;
	sink_20_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_26_dataOutArray_1),sink_20_dataInArray_0'length));

	branch_27_clk <= clk;
	branch_27_rst <= rst;
	phi_n9_pValidArray_1 <= branch_27_validArray_0;
	branch_27_nReadyArray_0 <= phi_n9_readyArray_1;
	phi_n9_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_27_dataOutArray_0),phi_n9_dataInArray_1'length));
	phi_n7_pValidArray_1 <= branch_27_validArray_1;
	branch_27_nReadyArray_1 <= phi_n7_readyArray_1;
	phi_n7_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_27_dataOutArray_1),phi_n7_dataInArray_1'length));

	fork_32_clk <= clk;
	fork_32_rst <= rst;
	branch_27_pValidArray_1 <= fork_32_validArray_0;
	fork_32_nReadyArray_0 <= branch_27_readyArray_1;
	branch_27_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_32_dataOutArray_0),branch_27_dataInArray_1'length));
	branch_26_pValidArray_1 <= fork_32_validArray_1;
	fork_32_nReadyArray_1 <= branch_26_readyArray_1;
	branch_26_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_32_dataOutArray_1),branch_26_dataInArray_1'length));
	branchC_40_pValidArray_1 <= fork_32_validArray_2;
	fork_32_nReadyArray_2 <= branchC_40_readyArray_1;
	branchC_40_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_32_dataOutArray_2),branchC_40_dataInArray_1'length));

	cst_28_clk <= clk;
	cst_28_rst <= rst;
	MC_cov_pValidArray_0 <= cst_28_validArray_0;
	cst_28_nReadyArray_0 <= MC_cov_readyArray_0;
	MC_cov_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_28_dataOutArray_0),MC_cov_dataInArray_0'length));

	phiC_25_clk <= clk;
	phiC_25_rst <= rst;
	forkC_50_pValidArray_0 <= phiC_25_validArray_0;
	phiC_25_nReadyArray_0 <= forkC_50_readyArray_0;
	forkC_50_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_25_dataOutArray_0),forkC_50_dataInArray_0'length));

	forkC_50_clk <= clk;
	forkC_50_rst <= rst;
	cst_28_pValidArray_0 <= forkC_50_validArray_0;
	forkC_50_nReadyArray_0 <= cst_28_readyArray_0;
	cst_28_dataInArray_0 <= "1";
	branchC_40_pValidArray_0 <= forkC_50_validArray_1;
	forkC_50_nReadyArray_1 <= branchC_40_readyArray_0;
	branchC_40_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_50_dataOutArray_1),branchC_40_dataInArray_0'length));

	branchC_40_clk <= clk;
	branchC_40_rst <= rst;
	phiC_23_pValidArray_1 <= branchC_40_validArray_0;
	branchC_40_nReadyArray_0 <= phiC_23_readyArray_1;
	phiC_23_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_40_dataOutArray_0),phiC_23_dataInArray_1'length));
	phiC_26_pValidArray_1 <= branchC_40_validArray_1;
	branchC_40_nReadyArray_1 <= phiC_26_readyArray_1;
	phiC_26_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_40_dataOutArray_1),phiC_26_dataInArray_1'length));

	source_10_clk <= clk;
	source_10_rst <= rst;
	cst_17_pValidArray_0 <= source_10_validArray_0;
	source_10_nReadyArray_0 <= cst_17_readyArray_0;
	cst_17_dataInArray_0 <= "1";

	source_11_clk <= clk;
	source_11_rst <= rst;
	cst_18_pValidArray_0 <= source_11_validArray_0;
	source_11_nReadyArray_0 <= cst_18_readyArray_0;
	cst_18_dataInArray_0 <= "1";

	source_12_clk <= clk;
	source_12_rst <= rst;
	cst_19_pValidArray_0 <= source_12_validArray_0;
	source_12_nReadyArray_0 <= cst_19_readyArray_0;
	cst_19_dataInArray_0 <= "100000";

	source_19_clk <= clk;
	source_19_rst <= rst;
	cst_26_pValidArray_0 <= source_19_validArray_0;
	source_19_nReadyArray_0 <= cst_26_readyArray_0;
	cst_26_dataInArray_0 <= "100000";

	cst_20_clk <= clk;
	cst_20_rst <= rst;
	add_56_pValidArray_1 <= cst_20_validArray_0;
	cst_20_nReadyArray_0 <= add_56_readyArray_1;
	add_56_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_20_dataOutArray_0),add_56_dataInArray_1'length));

	add_56_clk <= clk;
	add_56_rst <= rst;
	fork_12_pValidArray_0 <= add_56_validArray_0;
	add_56_nReadyArray_0 <= fork_12_readyArray_0;
	fork_12_dataInArray_0 <= std_logic_vector (resize(unsigned(add_56_dataOutArray_0),fork_12_dataInArray_0'length));

	cst_21_clk <= clk;
	cst_21_rst <= rst;
	icmp_57_pValidArray_1 <= cst_21_validArray_0;
	cst_21_nReadyArray_0 <= icmp_57_readyArray_1;
	icmp_57_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_21_dataOutArray_0),icmp_57_dataInArray_1'length));

	icmp_57_clk <= clk;
	icmp_57_rst <= rst;
	fork_52_pValidArray_0 <= icmp_57_validArray_0;
	icmp_57_nReadyArray_0 <= fork_52_readyArray_0;
	fork_52_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_57_dataOutArray_0),fork_52_dataInArray_0'length));

	phi_n7_clk <= clk;
	phi_n7_rst <= rst;
	add_56_pValidArray_0 <= phi_n7_validArray_0;
	phi_n7_nReadyArray_0 <= add_56_readyArray_0;
	add_56_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n7_dataOutArray_0),add_56_dataInArray_0'length));

	fork_12_clk <= clk;
	fork_12_rst <= rst;
	icmp_57_pValidArray_0 <= fork_12_validArray_0;
	fork_12_nReadyArray_0 <= icmp_57_readyArray_0;
	icmp_57_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_0),icmp_57_dataInArray_0'length));
	branch_28_pValidArray_0 <= fork_12_validArray_1;
	fork_12_nReadyArray_1 <= branch_28_readyArray_0;
	branch_28_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_1),branch_28_dataInArray_0'length));

	branch_28_clk <= clk;
	branch_28_rst <= rst;
	phi_28_pValidArray_2 <= branch_28_validArray_0;
	branch_28_nReadyArray_0 <= phi_28_readyArray_2;
	phi_28_dataInArray_2 <= std_logic_vector (resize(unsigned(branch_28_dataOutArray_0),phi_28_dataInArray_2'length));
	phi_n6_pValidArray_0 <= branch_28_validArray_1;
	branch_28_nReadyArray_1 <= phi_n6_readyArray_0;
	phi_n6_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_28_dataOutArray_1),phi_n6_dataInArray_0'length));

	phiC_26_clk <= clk;
	phiC_26_rst <= rst;
	branchC_41_pValidArray_0 <= phiC_26_validArray_0;
	phiC_26_nReadyArray_0 <= branchC_41_readyArray_0;
	branchC_41_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_26_dataOutArray_0),branchC_41_dataInArray_0'length));

	branchC_41_clk <= clk;
	branchC_41_rst <= rst;
	phiC_21_pValidArray_1 <= branchC_41_validArray_0;
	branchC_41_nReadyArray_0 <= phiC_21_readyArray_1;
	phiC_21_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_41_dataOutArray_0),phiC_21_dataInArray_1'length));
	phiC_27_pValidArray_0 <= branchC_41_validArray_1;
	branchC_41_nReadyArray_1 <= phiC_27_readyArray_0;
	phiC_27_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_41_dataOutArray_1),phiC_27_dataInArray_0'length));

	fork_52_clk <= clk;
	fork_52_rst <= rst;
	branch_28_pValidArray_1 <= fork_52_validArray_0;
	fork_52_nReadyArray_0 <= branch_28_readyArray_1;
	branch_28_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_52_dataOutArray_0),branch_28_dataInArray_1'length));
	branchC_41_pValidArray_1 <= fork_52_validArray_1;
	fork_52_nReadyArray_1 <= branchC_41_readyArray_1;
	branchC_41_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_52_dataOutArray_1),branchC_41_dataInArray_1'length));

	source_13_clk <= clk;
	source_13_rst <= rst;
	cst_20_pValidArray_0 <= source_13_validArray_0;
	source_13_nReadyArray_0 <= cst_20_readyArray_0;
	cst_20_dataInArray_0 <= "1";

	source_14_clk <= clk;
	source_14_rst <= rst;
	cst_21_pValidArray_0 <= source_14_validArray_0;
	source_14_nReadyArray_0 <= cst_21_readyArray_0;
	cst_21_dataInArray_0 <= "100000";

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_2 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_2'length));

	phi_n6_clk <= clk;
	phi_n6_rst <= rst;
	ret_0_pValidArray_0 <= phi_n6_validArray_0;
	phi_n6_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n6_dataOutArray_0),ret_0_dataInArray_0'length));

	phiC_27_clk <= clk;
	phiC_27_rst <= rst;
	sink_0_pValidArray_0 <= phiC_27_validArray_0;
	phiC_27_nReadyArray_0 <= sink_0_readyArray_0;
	sink_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_27_dataOutArray_0),sink_0_dataInArray_0'length));

	MC_data_clk <= clk;
	MC_data_rst <= rst;
	data_ce0 <= MC_data_we0_ce0;
	data_we0 <= MC_data_we0_ce0;
	load_8_pValidArray_0 <= MC_data_validArray_0;
	MC_data_nReadyArray_0 <= load_8_readyArray_0;
	load_8_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_data_dataOutArray_0),load_8_dataInArray_0'length));
	load_19_pValidArray_0 <= MC_data_validArray_1;
	MC_data_nReadyArray_1 <= load_19_readyArray_0;
	load_19_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_data_dataOutArray_1),load_19_dataInArray_0'length));
	load_39_pValidArray_0 <= MC_data_validArray_2;
	MC_data_nReadyArray_2 <= load_39_readyArray_0;
	load_39_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_data_dataOutArray_2),load_39_dataInArray_0'length));
	load_43_pValidArray_0 <= MC_data_validArray_3;
	MC_data_nReadyArray_3 <= load_43_readyArray_0;
	load_43_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_data_dataOutArray_3),load_43_dataInArray_0'length));
	end_0_pValidArray_0 <= MC_data_validArray_4;
	MC_data_nReadyArray_4 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_data_dataOutArray_4),end_0_dataInArray_0'length));

	MC_cov_clk <= clk;
	MC_cov_rst <= rst;
	cov_ce0 <= MC_cov_we0_ce0;
	cov_we0 <= MC_cov_we0_ce0;
	end_0_pValidArray_1 <= MC_cov_validArray_0;
	MC_cov_nReadyArray_0 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(MC_cov_dataOutArray_0),end_0_dataInArray_1'length));

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

	sink_0_clk <= clk;
	sink_0_rst <= rst;

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	sink_5_clk <= clk;
	sink_5_rst <= rst;

	sink_6_clk <= clk;
	sink_6_rst <= rst;

	sink_7_clk <= clk;
	sink_7_rst <= rst;

	sink_8_clk <= clk;
	sink_8_rst <= rst;

	sink_9_clk <= clk;
	sink_9_rst <= rst;

	sink_10_clk <= clk;
	sink_10_rst <= rst;

	sink_11_clk <= clk;
	sink_11_rst <= rst;

	sink_12_clk <= clk;
	sink_12_rst <= rst;

	sink_13_clk <= clk;
	sink_13_rst <= rst;

	sink_14_clk <= clk;
	sink_14_rst <= rst;

	sink_15_clk <= clk;
	sink_15_rst <= rst;

	sink_16_clk <= clk;
	sink_16_rst <= rst;

	sink_17_clk <= clk;
	sink_17_rst <= rst;

	sink_18_clk <= clk;
	sink_18_rst <= rst;

	sink_19_clk <= clk;
	sink_19_rst <= rst;

	sink_20_clk <= clk;
	sink_20_rst <= rst;

	sink_21_clk <= clk;
	sink_21_rst <= rst;

	sink_22_clk <= clk;
	sink_22_rst <= rst;

	sink_23_clk <= clk;
	sink_23_rst <= rst;

	sink_24_clk <= clk;
	sink_24_rst <= rst;

	sink_25_clk <= clk;
	sink_25_rst <= rst;

	sink_26_clk <= clk;
	sink_26_rst <= rst;

brCst_block1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block1_clk,
	rst => brCst_block1_rst,
	dataInArray(0) => brCst_block1_dataInArray_0,
	pValidArray(0) => brCst_block1_pValidArray_0,
	readyArray(0) => brCst_block1_readyArray_0,
	nReadyArray(0) => brCst_block1_nReadyArray_0,
	validArray(0) => brCst_block1_validArray_0,
	dataOutArray(0) => brCst_block1_dataOutArray_0
);

cst_0: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

branch_0: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

forkC_35: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_35_clk,
	rst => forkC_35_rst,
	dataInArray(0) => forkC_35_dataInArray_0,
	pValidArray(0) => forkC_35_pValidArray_0,
	readyArray(0) => forkC_35_readyArray_0,
	nReadyArray(0) => forkC_35_nReadyArray_0,
	nReadyArray(1) => forkC_35_nReadyArray_1,
	nReadyArray(2) => forkC_35_nReadyArray_2,
	validArray(0) => forkC_35_validArray_0,
	validArray(1) => forkC_35_validArray_1,
	validArray(2) => forkC_35_validArray_2,
	dataOutArray(0) => forkC_35_dataOutArray_0,
	dataOutArray(1) => forkC_35_dataOutArray_1,
	dataOutArray(2) => forkC_35_dataOutArray_2
);

branchC_29: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_29_clk,
	rst => branchC_29_rst,
	dataInArray(0) => branchC_29_dataInArray_0,
	Condition(0) => branchC_29_dataInArray_1,
	pValidArray(0) => branchC_29_pValidArray_0,
	pValidArray(1) => branchC_29_pValidArray_1,
	readyArray(0) => branchC_29_readyArray_0,
	readyArray(1) => branchC_29_readyArray_1,
	nReadyArray(0) => branchC_29_nReadyArray_0,
	nReadyArray(1) => branchC_29_nReadyArray_1,
	validArray(0) => branchC_29_validArray_0,
	validArray(1) => branchC_29_validArray_1,
	dataOutArray(0) => branchC_29_dataOutArray_0,
	dataOutArray(1) => branchC_29_dataOutArray_1
);

fork_36: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_36_clk,
	rst => fork_36_rst,
	dataInArray(0) => fork_36_dataInArray_0,
	pValidArray(0) => fork_36_pValidArray_0,
	readyArray(0) => fork_36_readyArray_0,
	nReadyArray(0) => fork_36_nReadyArray_0,
	nReadyArray(1) => fork_36_nReadyArray_1,
	validArray(0) => fork_36_validArray_0,
	validArray(1) => fork_36_validArray_1,
	dataOutArray(0) => fork_36_dataOutArray_0,
	dataOutArray(1) => fork_36_dataOutArray_1
);

phi_1: entity work.Mux(arch) generic map (3,1,6,6,1)
port map (
	clk => phi_1_clk,
	rst => phi_1_rst,
	Condition(0) => phi_1_dataInArray_0,
	dataInArray(0) => phi_1_dataInArray_1,
	dataInArray(1) => phi_1_dataInArray_2,
	pValidArray(0) => phi_1_pValidArray_0,
	pValidArray(1) => phi_1_pValidArray_1,
	pValidArray(2) => phi_1_pValidArray_2,
	readyArray(0) => phi_1_readyArray_0,
	readyArray(1) => phi_1_readyArray_1,
	readyArray(2) => phi_1_readyArray_2,
	nReadyArray(0) => phi_1_nReadyArray_0,
	validArray(0) => phi_1_validArray_0,
	dataOutArray(0) => phi_1_dataOutArray_0
);

brCst_block2: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block2_clk,
	rst => brCst_block2_rst,
	dataInArray(0) => brCst_block2_dataInArray_0,
	pValidArray(0) => brCst_block2_pValidArray_0,
	readyArray(0) => brCst_block2_readyArray_0,
	nReadyArray(0) => brCst_block2_nReadyArray_0,
	validArray(0) => brCst_block2_validArray_0,
	dataOutArray(0) => brCst_block2_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

branch_1: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1
);

branch_2: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

branch_3: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1
);

fork_22: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_22_clk,
	rst => fork_22_rst,
	dataInArray(0) => fork_22_dataInArray_0,
	pValidArray(0) => fork_22_pValidArray_0,
	readyArray(0) => fork_22_readyArray_0,
	nReadyArray(0) => fork_22_nReadyArray_0,
	nReadyArray(1) => fork_22_nReadyArray_1,
	nReadyArray(2) => fork_22_nReadyArray_2,
	nReadyArray(3) => fork_22_nReadyArray_3,
	validArray(0) => fork_22_validArray_0,
	validArray(1) => fork_22_validArray_1,
	validArray(2) => fork_22_validArray_2,
	validArray(3) => fork_22_validArray_3,
	dataOutArray(0) => fork_22_dataOutArray_0,
	dataOutArray(1) => fork_22_dataOutArray_1,
	dataOutArray(2) => fork_22_dataOutArray_2,
	dataOutArray(3) => fork_22_dataOutArray_3
);

phiC_15: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_15_clk,
	rst => phiC_15_rst,
	dataInArray(0) => phiC_15_dataInArray_0,
	dataInArray(1) => phiC_15_dataInArray_1,
	pValidArray(0) => phiC_15_pValidArray_0,
	pValidArray(1) => phiC_15_pValidArray_1,
	readyArray(0) => phiC_15_readyArray_0,
	readyArray(1) => phiC_15_readyArray_1,
	nReadyArray(0) => phiC_15_nReadyArray_0,
	nReadyArray(1) => phiC_15_nReadyArray_1,
	validArray(0) => phiC_15_validArray_0,
	validArray(1) => phiC_15_validArray_1,
	dataOutArray(0) => phiC_15_dataOutArray_0,
	Condition(0) => phiC_15_dataOutArray_1
);

forkC_37: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => forkC_37_clk,
	rst => forkC_37_rst,
	dataInArray(0) => forkC_37_dataInArray_0,
	pValidArray(0) => forkC_37_pValidArray_0,
	readyArray(0) => forkC_37_readyArray_0,
	nReadyArray(0) => forkC_37_nReadyArray_0,
	nReadyArray(1) => forkC_37_nReadyArray_1,
	nReadyArray(2) => forkC_37_nReadyArray_2,
	nReadyArray(3) => forkC_37_nReadyArray_3,
	validArray(0) => forkC_37_validArray_0,
	validArray(1) => forkC_37_validArray_1,
	validArray(2) => forkC_37_validArray_2,
	validArray(3) => forkC_37_validArray_3,
	dataOutArray(0) => forkC_37_dataOutArray_0,
	dataOutArray(1) => forkC_37_dataOutArray_1,
	dataOutArray(2) => forkC_37_dataOutArray_2,
	dataOutArray(3) => forkC_37_dataOutArray_3
);

branchC_30: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_30_clk,
	rst => branchC_30_rst,
	dataInArray(0) => branchC_30_dataInArray_0,
	Condition(0) => branchC_30_dataInArray_1,
	pValidArray(0) => branchC_30_pValidArray_0,
	pValidArray(1) => branchC_30_pValidArray_1,
	readyArray(0) => branchC_30_readyArray_0,
	readyArray(1) => branchC_30_readyArray_1,
	nReadyArray(0) => branchC_30_nReadyArray_0,
	nReadyArray(1) => branchC_30_nReadyArray_1,
	validArray(0) => branchC_30_validArray_0,
	validArray(1) => branchC_30_validArray_1,
	dataOutArray(0) => branchC_30_dataOutArray_0,
	dataOutArray(1) => branchC_30_dataOutArray_1
);

phi_3: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_3_clk,
	rst => phi_3_rst,
	Condition(0) => phi_3_dataInArray_0,
	dataInArray(0) => phi_3_dataInArray_1,
	dataInArray(1) => phi_3_dataInArray_2,
	pValidArray(0) => phi_3_pValidArray_0,
	pValidArray(1) => phi_3_pValidArray_1,
	pValidArray(2) => phi_3_pValidArray_2,
	readyArray(0) => phi_3_readyArray_0,
	readyArray(1) => phi_3_readyArray_1,
	readyArray(2) => phi_3_readyArray_2,
	nReadyArray(0) => phi_3_nReadyArray_0,
	validArray(0) => phi_3_validArray_0,
	dataOutArray(0) => phi_3_dataOutArray_0
);

phi_4: entity work.Mux(arch) generic map (3,1,6,6,1)
port map (
	clk => phi_4_clk,
	rst => phi_4_rst,
	Condition(0) => phi_4_dataInArray_0,
	dataInArray(0) => phi_4_dataInArray_1,
	dataInArray(1) => phi_4_dataInArray_2,
	pValidArray(0) => phi_4_pValidArray_0,
	pValidArray(1) => phi_4_pValidArray_1,
	pValidArray(2) => phi_4_pValidArray_2,
	readyArray(0) => phi_4_readyArray_0,
	readyArray(1) => phi_4_readyArray_1,
	readyArray(2) => phi_4_readyArray_2,
	nReadyArray(0) => phi_4_nReadyArray_0,
	validArray(0) => phi_4_validArray_0,
	dataOutArray(0) => phi_4_dataOutArray_0
);

zext_5: entity work.zext_op(arch) generic map (1,1,6,6)
port map (
	clk => zext_5_clk,
	rst => zext_5_rst,
	dataInArray(0) => zext_5_dataInArray_0,
	pValidArray(0) => zext_5_pValidArray_0,
	readyArray(0) => zext_5_readyArray_0,
	nReadyArray(0) => zext_5_nReadyArray_0,
	validArray(0) => zext_5_validArray_0,
	dataOutArray(0) => zext_5_dataOutArray_0
);

zext_6: entity work.zext_op(arch) generic map (1,1,6,6)
port map (
	clk => zext_6_clk,
	rst => zext_6_rst,
	dataInArray(0) => zext_6_dataInArray_0,
	pValidArray(0) => zext_6_pValidArray_0,
	readyArray(0) => zext_6_readyArray_0,
	nReadyArray(0) => zext_6_nReadyArray_0,
	validArray(0) => zext_6_validArray_0,
	dataOutArray(0) => zext_6_dataOutArray_0
);

getelementptr_7: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_7_clk,
	rst => getelementptr_7_rst,
	dataInArray(0) => getelementptr_7_dataInArray_0,
	dataInArray(1) => getelementptr_7_dataInArray_1,
	dataInArray(2) => getelementptr_7_dataInArray_2,
	pValidArray(0) => getelementptr_7_pValidArray_0,
	pValidArray(1) => getelementptr_7_pValidArray_1,
	pValidArray(2) => getelementptr_7_pValidArray_2,
	readyArray(0) => getelementptr_7_readyArray_0,
	readyArray(1) => getelementptr_7_readyArray_1,
	readyArray(2) => getelementptr_7_readyArray_2,
	nReadyArray(0) => getelementptr_7_nReadyArray_0,
	validArray(0) => getelementptr_7_validArray_0,
	dataOutArray(0) => getelementptr_7_dataOutArray_0
);

load_8: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_8_clk,
	rst => load_8_rst,
	dataInArray(0) => load_8_dataInArray_0,
	input_addr => load_8_dataInArray_1,
	pValidArray(0) => load_8_pValidArray_0,
	pValidArray(1) => load_8_pValidArray_1,
	readyArray(0) => load_8_readyArray_0,
	readyArray(1) => load_8_readyArray_1,
	nReadyArray(0) => load_8_nReadyArray_0,
	nReadyArray(1) => load_8_nReadyArray_1,
	validArray(0) => load_8_validArray_0,
	validArray(1) => load_8_validArray_1,
	dataOutArray(0) => load_8_dataOutArray_0,
	output_addr => load_8_dataOutArray_1
);

add_9: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_9_clk,
	rst => add_9_rst,
	dataInArray(0) => add_9_dataInArray_0,
	dataInArray(1) => add_9_dataInArray_1,
	pValidArray(0) => add_9_pValidArray_0,
	pValidArray(1) => add_9_pValidArray_1,
	readyArray(0) => add_9_readyArray_0,
	readyArray(1) => add_9_readyArray_1,
	nReadyArray(0) => add_9_nReadyArray_0,
	validArray(0) => add_9_validArray_0,
	dataOutArray(0) => add_9_dataOutArray_0
);

cst_3: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

add_10: entity work.add_op(arch) generic map (2,1,6,6)
port map (
	clk => add_10_clk,
	rst => add_10_rst,
	dataInArray(0) => add_10_dataInArray_0,
	dataInArray(1) => add_10_dataInArray_1,
	pValidArray(0) => add_10_pValidArray_0,
	pValidArray(1) => add_10_pValidArray_1,
	readyArray(0) => add_10_readyArray_0,
	readyArray(1) => add_10_readyArray_1,
	nReadyArray(0) => add_10_nReadyArray_0,
	validArray(0) => add_10_validArray_0,
	dataOutArray(0) => add_10_dataOutArray_0
);

cst_4: entity work.Const(arch) generic map (1,1,6,6)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

icmp_11: entity work.icmp_ult_op(arch) generic map (2,1,6,1)
port map (
	clk => icmp_11_clk,
	rst => icmp_11_rst,
	dataInArray(0) => icmp_11_dataInArray_0,
	dataInArray(1) => icmp_11_dataInArray_1,
	pValidArray(0) => icmp_11_pValidArray_0,
	pValidArray(1) => icmp_11_pValidArray_1,
	readyArray(0) => icmp_11_readyArray_0,
	readyArray(1) => icmp_11_readyArray_1,
	nReadyArray(0) => icmp_11_nReadyArray_0,
	validArray(0) => icmp_11_validArray_0,
	dataOutArray(0) => icmp_11_dataOutArray_0
);

cst_22: entity work.Const(arch) generic map (1,1,6,6)
port map (
	clk => cst_22_clk,
	rst => cst_22_rst,
	dataInArray(0) => cst_22_dataInArray_0,
	pValidArray(0) => cst_22_pValidArray_0,
	readyArray(0) => cst_22_readyArray_0,
	nReadyArray(0) => cst_22_nReadyArray_0,
	validArray(0) => cst_22_validArray_0,
	dataOutArray(0) => cst_22_dataOutArray_0
);

phi_n1: entity work.merge(arch) generic map (2,1,6,6)
port map (
	clk => phi_n1_clk,
	rst => phi_n1_rst,
	dataInArray(0) => phi_n1_dataInArray_0,
	dataInArray(1) => phi_n1_dataInArray_1,
	pValidArray(0) => phi_n1_pValidArray_0,
	pValidArray(1) => phi_n1_pValidArray_1,
	readyArray(0) => phi_n1_readyArray_0,
	readyArray(1) => phi_n1_readyArray_1,
	nReadyArray(0) => phi_n1_nReadyArray_0,
	validArray(0) => phi_n1_validArray_0,
	dataOutArray(0) => phi_n1_dataOutArray_0
);

fork_0: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1
);

fork_2: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1
);

fork_13: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_13_clk,
	rst => fork_13_rst,
	dataInArray(0) => fork_13_dataInArray_0,
	pValidArray(0) => fork_13_pValidArray_0,
	readyArray(0) => fork_13_readyArray_0,
	nReadyArray(0) => fork_13_nReadyArray_0,
	nReadyArray(1) => fork_13_nReadyArray_1,
	validArray(0) => fork_13_validArray_0,
	validArray(1) => fork_13_validArray_1,
	dataOutArray(0) => fork_13_dataOutArray_0,
	dataOutArray(1) => fork_13_dataOutArray_1
);

branch_4: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_4_clk,
	rst => branch_4_rst,
	dataInArray(0) => branch_4_dataInArray_0,
	Condition(0) => branch_4_dataInArray_1,
	pValidArray(0) => branch_4_pValidArray_0,
	pValidArray(1) => branch_4_pValidArray_1,
	readyArray(0) => branch_4_readyArray_0,
	readyArray(1) => branch_4_readyArray_1,
	nReadyArray(0) => branch_4_nReadyArray_0,
	nReadyArray(1) => branch_4_nReadyArray_1,
	validArray(0) => branch_4_validArray_0,
	validArray(1) => branch_4_validArray_1,
	dataOutArray(0) => branch_4_dataOutArray_0,
	dataOutArray(1) => branch_4_dataOutArray_1
);

branch_5: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_5_clk,
	rst => branch_5_rst,
	dataInArray(0) => branch_5_dataInArray_0,
	Condition(0) => branch_5_dataInArray_1,
	pValidArray(0) => branch_5_pValidArray_0,
	pValidArray(1) => branch_5_pValidArray_1,
	readyArray(0) => branch_5_readyArray_0,
	readyArray(1) => branch_5_readyArray_1,
	nReadyArray(0) => branch_5_nReadyArray_0,
	nReadyArray(1) => branch_5_nReadyArray_1,
	validArray(0) => branch_5_validArray_0,
	validArray(1) => branch_5_validArray_1,
	dataOutArray(0) => branch_5_dataOutArray_0,
	dataOutArray(1) => branch_5_dataOutArray_1
);

branch_6: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_6_clk,
	rst => branch_6_rst,
	dataInArray(0) => branch_6_dataInArray_0,
	Condition(0) => branch_6_dataInArray_1,
	pValidArray(0) => branch_6_pValidArray_0,
	pValidArray(1) => branch_6_pValidArray_1,
	readyArray(0) => branch_6_readyArray_0,
	readyArray(1) => branch_6_readyArray_1,
	nReadyArray(0) => branch_6_nReadyArray_0,
	nReadyArray(1) => branch_6_nReadyArray_1,
	validArray(0) => branch_6_validArray_0,
	validArray(1) => branch_6_validArray_1,
	dataOutArray(0) => branch_6_dataOutArray_0,
	dataOutArray(1) => branch_6_dataOutArray_1
);

fork_23: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_23_clk,
	rst => fork_23_rst,
	dataInArray(0) => fork_23_dataInArray_0,
	pValidArray(0) => fork_23_pValidArray_0,
	readyArray(0) => fork_23_readyArray_0,
	nReadyArray(0) => fork_23_nReadyArray_0,
	nReadyArray(1) => fork_23_nReadyArray_1,
	nReadyArray(2) => fork_23_nReadyArray_2,
	nReadyArray(3) => fork_23_nReadyArray_3,
	validArray(0) => fork_23_validArray_0,
	validArray(1) => fork_23_validArray_1,
	validArray(2) => fork_23_validArray_2,
	validArray(3) => fork_23_validArray_3,
	dataOutArray(0) => fork_23_dataOutArray_0,
	dataOutArray(1) => fork_23_dataOutArray_1,
	dataOutArray(2) => fork_23_dataOutArray_2,
	dataOutArray(3) => fork_23_dataOutArray_3
);

phiC_16: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_16_clk,
	rst => phiC_16_rst,
	dataInArray(0) => phiC_16_dataInArray_0,
	dataInArray(1) => phiC_16_dataInArray_1,
	pValidArray(0) => phiC_16_pValidArray_0,
	pValidArray(1) => phiC_16_pValidArray_1,
	readyArray(0) => phiC_16_readyArray_0,
	readyArray(1) => phiC_16_readyArray_1,
	nReadyArray(0) => phiC_16_nReadyArray_0,
	nReadyArray(1) => phiC_16_nReadyArray_1,
	validArray(0) => phiC_16_validArray_0,
	validArray(1) => phiC_16_validArray_1,
	dataOutArray(0) => phiC_16_dataOutArray_0,
	Condition(0) => phiC_16_dataOutArray_1
);

branchC_31: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_31_clk,
	rst => branchC_31_rst,
	dataInArray(0) => branchC_31_dataInArray_0,
	Condition(0) => branchC_31_dataInArray_1,
	pValidArray(0) => branchC_31_pValidArray_0,
	pValidArray(1) => branchC_31_pValidArray_1,
	readyArray(0) => branchC_31_readyArray_0,
	readyArray(1) => branchC_31_readyArray_1,
	nReadyArray(0) => branchC_31_nReadyArray_0,
	nReadyArray(1) => branchC_31_nReadyArray_1,
	validArray(0) => branchC_31_validArray_0,
	validArray(1) => branchC_31_validArray_1,
	dataOutArray(0) => branchC_31_dataOutArray_0,
	dataOutArray(1) => branchC_31_dataOutArray_1
);

source_0: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_0_clk,
	rst => source_0_rst,
	nReadyArray(0) => source_0_nReadyArray_0,
	validArray(0) => source_0_validArray_0,
	dataOutArray(0) => source_0_dataOutArray_0
);

source_1: entity work.source(arch) generic map (0,1,32,6)
port map (
	clk => source_1_clk,
	rst => source_1_rst,
	nReadyArray(0) => source_1_nReadyArray_0,
	validArray(0) => source_1_validArray_0,
	dataOutArray(0) => source_1_dataOutArray_0
);

source_15: entity work.source(arch) generic map (0,1,32,6)
port map (
	clk => source_15_clk,
	rst => source_15_rst,
	nReadyArray(0) => source_15_nReadyArray_0,
	validArray(0) => source_15_validArray_0,
	dataOutArray(0) => source_15_dataOutArray_0
);

fork_55: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_55_clk,
	rst => fork_55_rst,
	dataInArray(0) => fork_55_dataInArray_0,
	pValidArray(0) => fork_55_pValidArray_0,
	readyArray(0) => fork_55_readyArray_0,
	nReadyArray(0) => fork_55_nReadyArray_0,
	nReadyArray(1) => fork_55_nReadyArray_1,
	validArray(0) => fork_55_validArray_0,
	validArray(1) => fork_55_validArray_1,
	dataOutArray(0) => fork_55_dataOutArray_0,
	dataOutArray(1) => fork_55_dataOutArray_1
);

cst_5: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

shl_13: entity work.shl_op(arch) generic map (2,1,32,32)
port map (
	clk => shl_13_clk,
	rst => shl_13_rst,
	dataInArray(0) => shl_13_dataInArray_0,
	dataInArray(1) => shl_13_dataInArray_1,
	pValidArray(0) => shl_13_pValidArray_0,
	pValidArray(1) => shl_13_pValidArray_1,
	readyArray(0) => shl_13_readyArray_0,
	readyArray(1) => shl_13_readyArray_1,
	nReadyArray(0) => shl_13_nReadyArray_0,
	validArray(0) => shl_13_validArray_0,
	dataOutArray(0) => shl_13_dataOutArray_0
);

brCst_block4: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block4_clk,
	rst => brCst_block4_rst,
	dataInArray(0) => brCst_block4_dataInArray_0,
	pValidArray(0) => brCst_block4_pValidArray_0,
	readyArray(0) => brCst_block4_readyArray_0,
	nReadyArray(0) => brCst_block4_nReadyArray_0,
	validArray(0) => brCst_block4_validArray_0,
	dataOutArray(0) => brCst_block4_dataOutArray_0
);

cst_6: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_6_clk,
	rst => cst_6_rst,
	dataInArray(0) => cst_6_dataInArray_0,
	pValidArray(0) => cst_6_pValidArray_0,
	readyArray(0) => cst_6_readyArray_0,
	nReadyArray(0) => cst_6_nReadyArray_0,
	validArray(0) => cst_6_validArray_0,
	dataOutArray(0) => cst_6_dataOutArray_0
);

phi_n2: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n2_clk,
	rst => phi_n2_rst,
	dataInArray(0) => phi_n2_dataInArray_0,
	pValidArray(0) => phi_n2_pValidArray_0,
	readyArray(0) => phi_n2_readyArray_0,
	nReadyArray(0) => phi_n2_nReadyArray_0,
	validArray(0) => phi_n2_validArray_0,
	dataOutArray(0) => phi_n2_dataOutArray_0
);

phi_n3: entity work.merge(arch) generic map (1,1,6,6)
port map (
	clk => phi_n3_clk,
	rst => phi_n3_rst,
	dataInArray(0) => phi_n3_dataInArray_0,
	pValidArray(0) => phi_n3_pValidArray_0,
	readyArray(0) => phi_n3_readyArray_0,
	nReadyArray(0) => phi_n3_nReadyArray_0,
	validArray(0) => phi_n3_validArray_0,
	dataOutArray(0) => phi_n3_dataOutArray_0
);

branch_7: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_7_clk,
	rst => branch_7_rst,
	dataInArray(0) => branch_7_dataInArray_0,
	Condition(0) => branch_7_dataInArray_1,
	pValidArray(0) => branch_7_pValidArray_0,
	pValidArray(1) => branch_7_pValidArray_1,
	readyArray(0) => branch_7_readyArray_0,
	readyArray(1) => branch_7_readyArray_1,
	nReadyArray(0) => branch_7_nReadyArray_0,
	nReadyArray(1) => branch_7_nReadyArray_1,
	validArray(0) => branch_7_validArray_0,
	validArray(1) => branch_7_validArray_1,
	dataOutArray(0) => branch_7_dataOutArray_0,
	dataOutArray(1) => branch_7_dataOutArray_1
);

branch_8: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_8_clk,
	rst => branch_8_rst,
	dataInArray(0) => branch_8_dataInArray_0,
	Condition(0) => branch_8_dataInArray_1,
	pValidArray(0) => branch_8_pValidArray_0,
	pValidArray(1) => branch_8_pValidArray_1,
	readyArray(0) => branch_8_readyArray_0,
	readyArray(1) => branch_8_readyArray_1,
	nReadyArray(0) => branch_8_nReadyArray_0,
	nReadyArray(1) => branch_8_nReadyArray_1,
	validArray(0) => branch_8_validArray_0,
	validArray(1) => branch_8_validArray_1,
	dataOutArray(0) => branch_8_dataOutArray_0,
	dataOutArray(1) => branch_8_dataOutArray_1
);

branch_9: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_9_clk,
	rst => branch_9_rst,
	dataInArray(0) => branch_9_dataInArray_0,
	Condition(0) => branch_9_dataInArray_1,
	pValidArray(0) => branch_9_pValidArray_0,
	pValidArray(1) => branch_9_pValidArray_1,
	readyArray(0) => branch_9_readyArray_0,
	readyArray(1) => branch_9_readyArray_1,
	nReadyArray(0) => branch_9_nReadyArray_0,
	nReadyArray(1) => branch_9_nReadyArray_1,
	validArray(0) => branch_9_validArray_0,
	validArray(1) => branch_9_validArray_1,
	dataOutArray(0) => branch_9_dataOutArray_0,
	dataOutArray(1) => branch_9_dataOutArray_1
);

fork_24: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_24_clk,
	rst => fork_24_rst,
	dataInArray(0) => fork_24_dataInArray_0,
	pValidArray(0) => fork_24_pValidArray_0,
	readyArray(0) => fork_24_readyArray_0,
	nReadyArray(0) => fork_24_nReadyArray_0,
	nReadyArray(1) => fork_24_nReadyArray_1,
	nReadyArray(2) => fork_24_nReadyArray_2,
	nReadyArray(3) => fork_24_nReadyArray_3,
	validArray(0) => fork_24_validArray_0,
	validArray(1) => fork_24_validArray_1,
	validArray(2) => fork_24_validArray_2,
	validArray(3) => fork_24_validArray_3,
	dataOutArray(0) => fork_24_dataOutArray_0,
	dataOutArray(1) => fork_24_dataOutArray_1,
	dataOutArray(2) => fork_24_dataOutArray_2,
	dataOutArray(3) => fork_24_dataOutArray_3
);

phiC_17: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_17_clk,
	rst => phiC_17_rst,
	dataInArray(0) => phiC_17_dataInArray_0,
	pValidArray(0) => phiC_17_pValidArray_0,
	readyArray(0) => phiC_17_readyArray_0,
	nReadyArray(0) => phiC_17_nReadyArray_0,
	validArray(0) => phiC_17_validArray_0,
	dataOutArray(0) => phiC_17_dataOutArray_0
);

forkC_39: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_39_clk,
	rst => forkC_39_rst,
	dataInArray(0) => forkC_39_dataInArray_0,
	pValidArray(0) => forkC_39_pValidArray_0,
	readyArray(0) => forkC_39_readyArray_0,
	nReadyArray(0) => forkC_39_nReadyArray_0,
	nReadyArray(1) => forkC_39_nReadyArray_1,
	nReadyArray(2) => forkC_39_nReadyArray_2,
	validArray(0) => forkC_39_validArray_0,
	validArray(1) => forkC_39_validArray_1,
	validArray(2) => forkC_39_validArray_2,
	dataOutArray(0) => forkC_39_dataOutArray_0,
	dataOutArray(1) => forkC_39_dataOutArray_1,
	dataOutArray(2) => forkC_39_dataOutArray_2
);

branchC_32: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_32_clk,
	rst => branchC_32_rst,
	dataInArray(0) => branchC_32_dataInArray_0,
	Condition(0) => branchC_32_dataInArray_1,
	pValidArray(0) => branchC_32_pValidArray_0,
	pValidArray(1) => branchC_32_pValidArray_1,
	readyArray(0) => branchC_32_readyArray_0,
	readyArray(1) => branchC_32_readyArray_1,
	nReadyArray(0) => branchC_32_nReadyArray_0,
	nReadyArray(1) => branchC_32_nReadyArray_1,
	validArray(0) => branchC_32_validArray_0,
	validArray(1) => branchC_32_validArray_1,
	dataOutArray(0) => branchC_32_dataOutArray_0,
	dataOutArray(1) => branchC_32_dataOutArray_1
);

source_2: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_2_clk,
	rst => source_2_rst,
	nReadyArray(0) => source_2_nReadyArray_0,
	validArray(0) => source_2_validArray_0,
	dataOutArray(0) => source_2_dataOutArray_0
);

phi_15: entity work.Mux(arch) generic map (3,1,6,6,1)
port map (
	clk => phi_15_clk,
	rst => phi_15_rst,
	Condition(0) => phi_15_dataInArray_0,
	dataInArray(0) => phi_15_dataInArray_1,
	dataInArray(1) => phi_15_dataInArray_2,
	pValidArray(0) => phi_15_pValidArray_0,
	pValidArray(1) => phi_15_pValidArray_1,
	pValidArray(2) => phi_15_pValidArray_2,
	readyArray(0) => phi_15_readyArray_0,
	readyArray(1) => phi_15_readyArray_1,
	readyArray(2) => phi_15_readyArray_2,
	nReadyArray(0) => phi_15_nReadyArray_0,
	validArray(0) => phi_15_validArray_0,
	dataOutArray(0) => phi_15_dataOutArray_0
);

zext_16: entity work.zext_op(arch) generic map (1,1,6,6)
port map (
	clk => zext_16_clk,
	rst => zext_16_rst,
	dataInArray(0) => zext_16_dataInArray_0,
	pValidArray(0) => zext_16_pValidArray_0,
	readyArray(0) => zext_16_readyArray_0,
	nReadyArray(0) => zext_16_nReadyArray_0,
	validArray(0) => zext_16_validArray_0,
	dataOutArray(0) => zext_16_dataOutArray_0
);

zext_17: entity work.zext_op(arch) generic map (1,1,6,6)
port map (
	clk => zext_17_clk,
	rst => zext_17_rst,
	dataInArray(0) => zext_17_dataInArray_0,
	pValidArray(0) => zext_17_pValidArray_0,
	readyArray(0) => zext_17_readyArray_0,
	nReadyArray(0) => zext_17_nReadyArray_0,
	validArray(0) => zext_17_validArray_0,
	dataOutArray(0) => zext_17_dataOutArray_0
);

getelementptr_18: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_18_clk,
	rst => getelementptr_18_rst,
	dataInArray(0) => getelementptr_18_dataInArray_0,
	dataInArray(1) => getelementptr_18_dataInArray_1,
	dataInArray(2) => getelementptr_18_dataInArray_2,
	pValidArray(0) => getelementptr_18_pValidArray_0,
	pValidArray(1) => getelementptr_18_pValidArray_1,
	pValidArray(2) => getelementptr_18_pValidArray_2,
	readyArray(0) => getelementptr_18_readyArray_0,
	readyArray(1) => getelementptr_18_readyArray_1,
	readyArray(2) => getelementptr_18_readyArray_2,
	nReadyArray(0) => getelementptr_18_nReadyArray_0,
	validArray(0) => getelementptr_18_validArray_0,
	dataOutArray(0) => getelementptr_18_dataOutArray_0
);

load_19: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_19_clk,
	rst => load_19_rst,
	dataInArray(0) => load_19_dataInArray_0,
	input_addr => load_19_dataInArray_1,
	pValidArray(0) => load_19_pValidArray_0,
	pValidArray(1) => load_19_pValidArray_1,
	readyArray(0) => load_19_readyArray_0,
	readyArray(1) => load_19_readyArray_1,
	nReadyArray(0) => load_19_nReadyArray_0,
	nReadyArray(1) => load_19_nReadyArray_1,
	validArray(0) => load_19_validArray_0,
	validArray(1) => load_19_validArray_1,
	dataOutArray(0) => load_19_dataOutArray_0,
	output_addr => load_19_dataOutArray_1
);

sub_20: entity work.sub_op(arch) generic map (2,1,32,32)
port map (
	clk => sub_20_clk,
	rst => sub_20_rst,
	dataInArray(0) => sub_20_dataInArray_0,
	dataInArray(1) => sub_20_dataInArray_1,
	pValidArray(0) => sub_20_pValidArray_0,
	pValidArray(1) => sub_20_pValidArray_1,
	readyArray(0) => sub_20_readyArray_0,
	readyArray(1) => sub_20_readyArray_1,
	nReadyArray(0) => sub_20_nReadyArray_0,
	validArray(0) => sub_20_validArray_0,
	dataOutArray(0) => sub_20_dataOutArray_0
);

store_0: entity work.mc_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_0_clk,
	rst => store_0_rst,
	dataInArray(0) => store_0_dataInArray_0,
	input_addr => store_0_dataInArray_1,
	pValidArray(0) => store_0_pValidArray_0,
	pValidArray(1) => store_0_pValidArray_1,
	readyArray(0) => store_0_readyArray_0,
	readyArray(1) => store_0_readyArray_1,
	nReadyArray(0) => store_0_nReadyArray_0,
	nReadyArray(1) => store_0_nReadyArray_1,
	validArray(0) => store_0_validArray_0,
	validArray(1) => store_0_validArray_1,
	dataOutArray(0) => store_0_dataOutArray_0,
	output_addr => store_0_dataOutArray_1
);

cst_7: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_7_clk,
	rst => cst_7_rst,
	dataInArray(0) => cst_7_dataInArray_0,
	pValidArray(0) => cst_7_pValidArray_0,
	readyArray(0) => cst_7_readyArray_0,
	nReadyArray(0) => cst_7_nReadyArray_0,
	validArray(0) => cst_7_validArray_0,
	dataOutArray(0) => cst_7_dataOutArray_0
);

add_21: entity work.add_op(arch) generic map (2,1,6,6)
port map (
	clk => add_21_clk,
	rst => add_21_rst,
	dataInArray(0) => add_21_dataInArray_0,
	dataInArray(1) => add_21_dataInArray_1,
	pValidArray(0) => add_21_pValidArray_0,
	pValidArray(1) => add_21_pValidArray_1,
	readyArray(0) => add_21_readyArray_0,
	readyArray(1) => add_21_readyArray_1,
	nReadyArray(0) => add_21_nReadyArray_0,
	validArray(0) => add_21_validArray_0,
	dataOutArray(0) => add_21_dataOutArray_0
);

cst_8: entity work.Const(arch) generic map (1,1,6,6)
port map (
	clk => cst_8_clk,
	rst => cst_8_rst,
	dataInArray(0) => cst_8_dataInArray_0,
	pValidArray(0) => cst_8_pValidArray_0,
	readyArray(0) => cst_8_readyArray_0,
	nReadyArray(0) => cst_8_nReadyArray_0,
	validArray(0) => cst_8_validArray_0,
	dataOutArray(0) => cst_8_dataOutArray_0
);

icmp_22: entity work.icmp_ult_op(arch) generic map (2,1,6,1)
port map (
	clk => icmp_22_clk,
	rst => icmp_22_rst,
	dataInArray(0) => icmp_22_dataInArray_0,
	dataInArray(1) => icmp_22_dataInArray_1,
	pValidArray(0) => icmp_22_pValidArray_0,
	pValidArray(1) => icmp_22_pValidArray_1,
	readyArray(0) => icmp_22_readyArray_0,
	readyArray(1) => icmp_22_readyArray_1,
	nReadyArray(0) => icmp_22_nReadyArray_0,
	validArray(0) => icmp_22_validArray_0,
	dataOutArray(0) => icmp_22_dataOutArray_0
);

cst_23: entity work.Const(arch) generic map (1,1,6,6)
port map (
	clk => cst_23_clk,
	rst => cst_23_rst,
	dataInArray(0) => cst_23_dataInArray_0,
	pValidArray(0) => cst_23_pValidArray_0,
	readyArray(0) => cst_23_readyArray_0,
	nReadyArray(0) => cst_23_nReadyArray_0,
	validArray(0) => cst_23_validArray_0,
	dataOutArray(0) => cst_23_dataOutArray_0
);

phi_n4: entity work.merge(arch) generic map (2,1,6,6)
port map (
	clk => phi_n4_clk,
	rst => phi_n4_rst,
	dataInArray(0) => phi_n4_dataInArray_0,
	dataInArray(1) => phi_n4_dataInArray_1,
	pValidArray(0) => phi_n4_pValidArray_0,
	pValidArray(1) => phi_n4_pValidArray_1,
	readyArray(0) => phi_n4_readyArray_0,
	readyArray(1) => phi_n4_readyArray_1,
	nReadyArray(0) => phi_n4_nReadyArray_0,
	validArray(0) => phi_n4_validArray_0,
	dataOutArray(0) => phi_n4_dataOutArray_0
);

phi_n5: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n5_clk,
	rst => phi_n5_rst,
	dataInArray(0) => phi_n5_dataInArray_0,
	dataInArray(1) => phi_n5_dataInArray_1,
	pValidArray(0) => phi_n5_pValidArray_0,
	pValidArray(1) => phi_n5_pValidArray_1,
	readyArray(0) => phi_n5_readyArray_0,
	readyArray(1) => phi_n5_readyArray_1,
	nReadyArray(0) => phi_n5_nReadyArray_0,
	validArray(0) => phi_n5_validArray_0,
	dataOutArray(0) => phi_n5_dataOutArray_0
);

fork_3: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1
);

fork_4: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1
);

fork_5: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1
);

fork_14: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_14_clk,
	rst => fork_14_rst,
	dataInArray(0) => fork_14_dataInArray_0,
	pValidArray(0) => fork_14_pValidArray_0,
	readyArray(0) => fork_14_readyArray_0,
	nReadyArray(0) => fork_14_nReadyArray_0,
	nReadyArray(1) => fork_14_nReadyArray_1,
	validArray(0) => fork_14_validArray_0,
	validArray(1) => fork_14_validArray_1,
	dataOutArray(0) => fork_14_dataOutArray_0,
	dataOutArray(1) => fork_14_dataOutArray_1
);

fork_15: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_15_clk,
	rst => fork_15_rst,
	dataInArray(0) => fork_15_dataInArray_0,
	pValidArray(0) => fork_15_pValidArray_0,
	readyArray(0) => fork_15_readyArray_0,
	nReadyArray(0) => fork_15_nReadyArray_0,
	nReadyArray(1) => fork_15_nReadyArray_1,
	validArray(0) => fork_15_validArray_0,
	validArray(1) => fork_15_validArray_1,
	dataOutArray(0) => fork_15_dataOutArray_0,
	dataOutArray(1) => fork_15_dataOutArray_1
);

branch_10: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_10_clk,
	rst => branch_10_rst,
	dataInArray(0) => branch_10_dataInArray_0,
	Condition(0) => branch_10_dataInArray_1,
	pValidArray(0) => branch_10_pValidArray_0,
	pValidArray(1) => branch_10_pValidArray_1,
	readyArray(0) => branch_10_readyArray_0,
	readyArray(1) => branch_10_readyArray_1,
	nReadyArray(0) => branch_10_nReadyArray_0,
	nReadyArray(1) => branch_10_nReadyArray_1,
	validArray(0) => branch_10_validArray_0,
	validArray(1) => branch_10_validArray_1,
	dataOutArray(0) => branch_10_dataOutArray_0,
	dataOutArray(1) => branch_10_dataOutArray_1
);

branch_11: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_11_clk,
	rst => branch_11_rst,
	dataInArray(0) => branch_11_dataInArray_0,
	Condition(0) => branch_11_dataInArray_1,
	pValidArray(0) => branch_11_pValidArray_0,
	pValidArray(1) => branch_11_pValidArray_1,
	readyArray(0) => branch_11_readyArray_0,
	readyArray(1) => branch_11_readyArray_1,
	nReadyArray(0) => branch_11_nReadyArray_0,
	nReadyArray(1) => branch_11_nReadyArray_1,
	validArray(0) => branch_11_validArray_0,
	validArray(1) => branch_11_validArray_1,
	dataOutArray(0) => branch_11_dataOutArray_0,
	dataOutArray(1) => branch_11_dataOutArray_1
);

branch_12: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_12_clk,
	rst => branch_12_rst,
	dataInArray(0) => branch_12_dataInArray_0,
	Condition(0) => branch_12_dataInArray_1,
	pValidArray(0) => branch_12_pValidArray_0,
	pValidArray(1) => branch_12_pValidArray_1,
	readyArray(0) => branch_12_readyArray_0,
	readyArray(1) => branch_12_readyArray_1,
	nReadyArray(0) => branch_12_nReadyArray_0,
	nReadyArray(1) => branch_12_nReadyArray_1,
	validArray(0) => branch_12_validArray_0,
	validArray(1) => branch_12_validArray_1,
	dataOutArray(0) => branch_12_dataOutArray_0,
	dataOutArray(1) => branch_12_dataOutArray_1
);

fork_25: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork_25_clk,
	rst => fork_25_rst,
	dataInArray(0) => fork_25_dataInArray_0,
	pValidArray(0) => fork_25_pValidArray_0,
	readyArray(0) => fork_25_readyArray_0,
	nReadyArray(0) => fork_25_nReadyArray_0,
	nReadyArray(1) => fork_25_nReadyArray_1,
	nReadyArray(2) => fork_25_nReadyArray_2,
	nReadyArray(3) => fork_25_nReadyArray_3,
	validArray(0) => fork_25_validArray_0,
	validArray(1) => fork_25_validArray_1,
	validArray(2) => fork_25_validArray_2,
	validArray(3) => fork_25_validArray_3,
	dataOutArray(0) => fork_25_dataOutArray_0,
	dataOutArray(1) => fork_25_dataOutArray_1,
	dataOutArray(2) => fork_25_dataOutArray_2,
	dataOutArray(3) => fork_25_dataOutArray_3
);

cst_27: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_27_clk,
	rst => cst_27_rst,
	dataInArray(0) => cst_27_dataInArray_0,
	pValidArray(0) => cst_27_pValidArray_0,
	readyArray(0) => cst_27_readyArray_0,
	nReadyArray(0) => cst_27_nReadyArray_0,
	validArray(0) => cst_27_validArray_0,
	dataOutArray(0) => cst_27_dataOutArray_0
);

phiC_18: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_18_clk,
	rst => phiC_18_rst,
	dataInArray(0) => phiC_18_dataInArray_0,
	dataInArray(1) => phiC_18_dataInArray_1,
	pValidArray(0) => phiC_18_pValidArray_0,
	pValidArray(1) => phiC_18_pValidArray_1,
	readyArray(0) => phiC_18_readyArray_0,
	readyArray(1) => phiC_18_readyArray_1,
	nReadyArray(0) => phiC_18_nReadyArray_0,
	nReadyArray(1) => phiC_18_nReadyArray_1,
	validArray(0) => phiC_18_validArray_0,
	validArray(1) => phiC_18_validArray_1,
	dataOutArray(0) => phiC_18_dataOutArray_0,
	Condition(0) => phiC_18_dataOutArray_1
);

forkC_40: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_40_clk,
	rst => forkC_40_rst,
	dataInArray(0) => forkC_40_dataInArray_0,
	pValidArray(0) => forkC_40_pValidArray_0,
	readyArray(0) => forkC_40_readyArray_0,
	nReadyArray(0) => forkC_40_nReadyArray_0,
	nReadyArray(1) => forkC_40_nReadyArray_1,
	validArray(0) => forkC_40_validArray_0,
	validArray(1) => forkC_40_validArray_1,
	dataOutArray(0) => forkC_40_dataOutArray_0,
	dataOutArray(1) => forkC_40_dataOutArray_1
);

branchC_33: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_33_clk,
	rst => branchC_33_rst,
	dataInArray(0) => branchC_33_dataInArray_0,
	Condition(0) => branchC_33_dataInArray_1,
	pValidArray(0) => branchC_33_pValidArray_0,
	pValidArray(1) => branchC_33_pValidArray_1,
	readyArray(0) => branchC_33_readyArray_0,
	readyArray(1) => branchC_33_readyArray_1,
	nReadyArray(0) => branchC_33_nReadyArray_0,
	nReadyArray(1) => branchC_33_nReadyArray_1,
	validArray(0) => branchC_33_validArray_0,
	validArray(1) => branchC_33_validArray_1,
	dataOutArray(0) => branchC_33_dataOutArray_0,
	dataOutArray(1) => branchC_33_dataOutArray_1
);

source_3: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_3_clk,
	rst => source_3_rst,
	nReadyArray(0) => source_3_nReadyArray_0,
	validArray(0) => source_3_validArray_0,
	dataOutArray(0) => source_3_dataOutArray_0
);

source_4: entity work.source(arch) generic map (0,1,32,6)
port map (
	clk => source_4_clk,
	rst => source_4_rst,
	nReadyArray(0) => source_4_nReadyArray_0,
	validArray(0) => source_4_validArray_0,
	dataOutArray(0) => source_4_dataOutArray_0
);

source_16: entity work.source(arch) generic map (0,1,32,6)
port map (
	clk => source_16_clk,
	rst => source_16_rst,
	nReadyArray(0) => source_16_nReadyArray_0,
	validArray(0) => source_16_validArray_0,
	dataOutArray(0) => source_16_dataOutArray_0
);

cst_9: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_9_clk,
	rst => cst_9_rst,
	dataInArray(0) => cst_9_dataInArray_0,
	pValidArray(0) => cst_9_pValidArray_0,
	readyArray(0) => cst_9_readyArray_0,
	nReadyArray(0) => cst_9_nReadyArray_0,
	validArray(0) => cst_9_validArray_0,
	dataOutArray(0) => cst_9_dataOutArray_0
);

add_24: entity work.add_op(arch) generic map (2,1,6,6)
port map (
	clk => add_24_clk,
	rst => add_24_rst,
	dataInArray(0) => add_24_dataInArray_0,
	dataInArray(1) => add_24_dataInArray_1,
	pValidArray(0) => add_24_pValidArray_0,
	pValidArray(1) => add_24_pValidArray_1,
	readyArray(0) => add_24_readyArray_0,
	readyArray(1) => add_24_readyArray_1,
	nReadyArray(0) => add_24_nReadyArray_0,
	validArray(0) => add_24_validArray_0,
	dataOutArray(0) => add_24_dataOutArray_0
);

cst_10: entity work.Const(arch) generic map (1,1,6,6)
port map (
	clk => cst_10_clk,
	rst => cst_10_rst,
	dataInArray(0) => cst_10_dataInArray_0,
	pValidArray(0) => cst_10_pValidArray_0,
	readyArray(0) => cst_10_readyArray_0,
	nReadyArray(0) => cst_10_nReadyArray_0,
	validArray(0) => cst_10_validArray_0,
	dataOutArray(0) => cst_10_dataOutArray_0
);

icmp_25: entity work.icmp_ult_op(arch) generic map (2,1,6,1)
port map (
	clk => icmp_25_clk,
	rst => icmp_25_rst,
	dataInArray(0) => icmp_25_dataInArray_0,
	dataInArray(1) => icmp_25_dataInArray_1,
	pValidArray(0) => icmp_25_pValidArray_0,
	pValidArray(1) => icmp_25_pValidArray_1,
	readyArray(0) => icmp_25_readyArray_0,
	readyArray(1) => icmp_25_readyArray_1,
	nReadyArray(0) => icmp_25_nReadyArray_0,
	validArray(0) => icmp_25_validArray_0,
	dataOutArray(0) => icmp_25_dataOutArray_0
);

phi_n0: entity work.merge(arch) generic map (1,1,6,6)
port map (
	clk => phi_n0_clk,
	rst => phi_n0_rst,
	dataInArray(0) => phi_n0_dataInArray_0,
	pValidArray(0) => phi_n0_pValidArray_0,
	readyArray(0) => phi_n0_readyArray_0,
	nReadyArray(0) => phi_n0_nReadyArray_0,
	validArray(0) => phi_n0_validArray_0,
	dataOutArray(0) => phi_n0_dataOutArray_0
);

fork_6: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_6_clk,
	rst => fork_6_rst,
	dataInArray(0) => fork_6_dataInArray_0,
	pValidArray(0) => fork_6_pValidArray_0,
	readyArray(0) => fork_6_readyArray_0,
	nReadyArray(0) => fork_6_nReadyArray_0,
	nReadyArray(1) => fork_6_nReadyArray_1,
	validArray(0) => fork_6_validArray_0,
	validArray(1) => fork_6_validArray_1,
	dataOutArray(0) => fork_6_dataOutArray_0,
	dataOutArray(1) => fork_6_dataOutArray_1
);

branch_13: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_13_clk,
	rst => branch_13_rst,
	dataInArray(0) => branch_13_dataInArray_0,
	Condition(0) => branch_13_dataInArray_1,
	pValidArray(0) => branch_13_pValidArray_0,
	pValidArray(1) => branch_13_pValidArray_1,
	readyArray(0) => branch_13_readyArray_0,
	readyArray(1) => branch_13_readyArray_1,
	nReadyArray(0) => branch_13_nReadyArray_0,
	nReadyArray(1) => branch_13_nReadyArray_1,
	validArray(0) => branch_13_validArray_0,
	validArray(1) => branch_13_validArray_1,
	dataOutArray(0) => branch_13_dataOutArray_0,
	dataOutArray(1) => branch_13_dataOutArray_1
);

phiC_19: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_19_clk,
	rst => phiC_19_rst,
	dataInArray(0) => phiC_19_dataInArray_0,
	pValidArray(0) => phiC_19_pValidArray_0,
	readyArray(0) => phiC_19_readyArray_0,
	nReadyArray(0) => phiC_19_nReadyArray_0,
	validArray(0) => phiC_19_validArray_0,
	dataOutArray(0) => phiC_19_dataOutArray_0
);

branchC_34: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_34_clk,
	rst => branchC_34_rst,
	dataInArray(0) => branchC_34_dataInArray_0,
	Condition(0) => branchC_34_dataInArray_1,
	pValidArray(0) => branchC_34_pValidArray_0,
	pValidArray(1) => branchC_34_pValidArray_1,
	readyArray(0) => branchC_34_readyArray_0,
	readyArray(1) => branchC_34_readyArray_1,
	nReadyArray(0) => branchC_34_nReadyArray_0,
	nReadyArray(1) => branchC_34_nReadyArray_1,
	validArray(0) => branchC_34_validArray_0,
	validArray(1) => branchC_34_validArray_1,
	dataOutArray(0) => branchC_34_dataOutArray_0,
	dataOutArray(1) => branchC_34_dataOutArray_1
);

fork_42: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_42_clk,
	rst => fork_42_rst,
	dataInArray(0) => fork_42_dataInArray_0,
	pValidArray(0) => fork_42_pValidArray_0,
	readyArray(0) => fork_42_readyArray_0,
	nReadyArray(0) => fork_42_nReadyArray_0,
	nReadyArray(1) => fork_42_nReadyArray_1,
	validArray(0) => fork_42_validArray_0,
	validArray(1) => fork_42_validArray_1,
	dataOutArray(0) => fork_42_dataOutArray_0,
	dataOutArray(1) => fork_42_dataOutArray_1
);

source_5: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_5_clk,
	rst => source_5_rst,
	nReadyArray(0) => source_5_nReadyArray_0,
	validArray(0) => source_5_validArray_0,
	dataOutArray(0) => source_5_dataOutArray_0
);

source_6: entity work.source(arch) generic map (0,1,32,6)
port map (
	clk => source_6_clk,
	rst => source_6_rst,
	nReadyArray(0) => source_6_nReadyArray_0,
	validArray(0) => source_6_validArray_0,
	dataOutArray(0) => source_6_dataOutArray_0
);

brCst_block7: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block7_clk,
	rst => brCst_block7_rst,
	dataInArray(0) => brCst_block7_dataInArray_0,
	pValidArray(0) => brCst_block7_pValidArray_0,
	readyArray(0) => brCst_block7_readyArray_0,
	nReadyArray(0) => brCst_block7_nReadyArray_0,
	validArray(0) => brCst_block7_validArray_0,
	dataOutArray(0) => brCst_block7_dataOutArray_0
);

cst_11: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_11_clk,
	rst => cst_11_rst,
	dataInArray(0) => cst_11_dataInArray_0,
	pValidArray(0) => cst_11_pValidArray_0,
	readyArray(0) => cst_11_readyArray_0,
	nReadyArray(0) => cst_11_nReadyArray_0,
	validArray(0) => cst_11_validArray_0,
	dataOutArray(0) => cst_11_dataOutArray_0
);

branch_14: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_14_clk,
	rst => branch_14_rst,
	dataInArray(0) => branch_14_dataInArray_0,
	Condition(0) => branch_14_dataInArray_1,
	pValidArray(0) => branch_14_pValidArray_0,
	pValidArray(1) => branch_14_pValidArray_1,
	readyArray(0) => branch_14_readyArray_0,
	readyArray(1) => branch_14_readyArray_1,
	nReadyArray(0) => branch_14_nReadyArray_0,
	nReadyArray(1) => branch_14_nReadyArray_1,
	validArray(0) => branch_14_validArray_0,
	validArray(1) => branch_14_validArray_1,
	dataOutArray(0) => branch_14_dataOutArray_0,
	dataOutArray(1) => branch_14_dataOutArray_1
);

phiC_20: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_20_clk,
	rst => phiC_20_rst,
	dataInArray(0) => phiC_20_dataInArray_0,
	pValidArray(0) => phiC_20_pValidArray_0,
	readyArray(0) => phiC_20_readyArray_0,
	nReadyArray(0) => phiC_20_nReadyArray_0,
	validArray(0) => phiC_20_validArray_0,
	dataOutArray(0) => phiC_20_dataOutArray_0
);

forkC_43: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_43_clk,
	rst => forkC_43_rst,
	dataInArray(0) => forkC_43_dataInArray_0,
	pValidArray(0) => forkC_43_pValidArray_0,
	readyArray(0) => forkC_43_readyArray_0,
	nReadyArray(0) => forkC_43_nReadyArray_0,
	nReadyArray(1) => forkC_43_nReadyArray_1,
	nReadyArray(2) => forkC_43_nReadyArray_2,
	validArray(0) => forkC_43_validArray_0,
	validArray(1) => forkC_43_validArray_1,
	validArray(2) => forkC_43_validArray_2,
	dataOutArray(0) => forkC_43_dataOutArray_0,
	dataOutArray(1) => forkC_43_dataOutArray_1,
	dataOutArray(2) => forkC_43_dataOutArray_2
);

branchC_35: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_35_clk,
	rst => branchC_35_rst,
	dataInArray(0) => branchC_35_dataInArray_0,
	Condition(0) => branchC_35_dataInArray_1,
	pValidArray(0) => branchC_35_pValidArray_0,
	pValidArray(1) => branchC_35_pValidArray_1,
	readyArray(0) => branchC_35_readyArray_0,
	readyArray(1) => branchC_35_readyArray_1,
	nReadyArray(0) => branchC_35_nReadyArray_0,
	nReadyArray(1) => branchC_35_nReadyArray_1,
	validArray(0) => branchC_35_validArray_0,
	validArray(1) => branchC_35_validArray_1,
	dataOutArray(0) => branchC_35_dataOutArray_0,
	dataOutArray(1) => branchC_35_dataOutArray_1
);

fork_44: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_44_clk,
	rst => fork_44_rst,
	dataInArray(0) => fork_44_dataInArray_0,
	pValidArray(0) => fork_44_pValidArray_0,
	readyArray(0) => fork_44_readyArray_0,
	nReadyArray(0) => fork_44_nReadyArray_0,
	nReadyArray(1) => fork_44_nReadyArray_1,
	validArray(0) => fork_44_validArray_0,
	validArray(1) => fork_44_validArray_1,
	dataOutArray(0) => fork_44_dataOutArray_0,
	dataOutArray(1) => fork_44_dataOutArray_1
);

phi_28: entity work.Mux(arch) generic map (3,1,6,6,1)
port map (
	clk => phi_28_clk,
	rst => phi_28_rst,
	Condition(0) => phi_28_dataInArray_0,
	dataInArray(0) => phi_28_dataInArray_1,
	dataInArray(1) => phi_28_dataInArray_2,
	pValidArray(0) => phi_28_pValidArray_0,
	pValidArray(1) => phi_28_pValidArray_1,
	pValidArray(2) => phi_28_pValidArray_2,
	readyArray(0) => phi_28_readyArray_0,
	readyArray(1) => phi_28_readyArray_1,
	readyArray(2) => phi_28_readyArray_2,
	nReadyArray(0) => phi_28_nReadyArray_0,
	validArray(0) => phi_28_validArray_0,
	dataOutArray(0) => phi_28_dataOutArray_0
);

cst_12: entity work.Const(arch) generic map (1,1,6,6)
port map (
	clk => cst_12_clk,
	rst => cst_12_rst,
	dataInArray(0) => cst_12_dataInArray_0,
	pValidArray(0) => cst_12_pValidArray_0,
	readyArray(0) => cst_12_readyArray_0,
	nReadyArray(0) => cst_12_nReadyArray_0,
	validArray(0) => cst_12_validArray_0,
	dataOutArray(0) => cst_12_dataOutArray_0
);

icmp_29: entity work.icmp_ult_op(arch) generic map (2,1,6,1)
port map (
	clk => icmp_29_clk,
	rst => icmp_29_rst,
	dataInArray(0) => icmp_29_dataInArray_0,
	dataInArray(1) => icmp_29_dataInArray_1,
	pValidArray(0) => icmp_29_pValidArray_0,
	pValidArray(1) => icmp_29_pValidArray_1,
	readyArray(0) => icmp_29_readyArray_0,
	readyArray(1) => icmp_29_readyArray_1,
	nReadyArray(0) => icmp_29_nReadyArray_0,
	validArray(0) => icmp_29_validArray_0,
	dataOutArray(0) => icmp_29_dataOutArray_0
);

fork_7: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_7_clk,
	rst => fork_7_rst,
	dataInArray(0) => fork_7_dataInArray_0,
	pValidArray(0) => fork_7_pValidArray_0,
	readyArray(0) => fork_7_readyArray_0,
	nReadyArray(0) => fork_7_nReadyArray_0,
	nReadyArray(1) => fork_7_nReadyArray_1,
	validArray(0) => fork_7_validArray_0,
	validArray(1) => fork_7_validArray_1,
	dataOutArray(0) => fork_7_dataOutArray_0,
	dataOutArray(1) => fork_7_dataOutArray_1
);

branch_15: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_15_clk,
	rst => branch_15_rst,
	dataInArray(0) => branch_15_dataInArray_0,
	Condition(0) => branch_15_dataInArray_1,
	pValidArray(0) => branch_15_pValidArray_0,
	pValidArray(1) => branch_15_pValidArray_1,
	readyArray(0) => branch_15_readyArray_0,
	readyArray(1) => branch_15_readyArray_1,
	nReadyArray(0) => branch_15_nReadyArray_0,
	nReadyArray(1) => branch_15_nReadyArray_1,
	validArray(0) => branch_15_validArray_0,
	validArray(1) => branch_15_validArray_1,
	dataOutArray(0) => branch_15_dataOutArray_0,
	dataOutArray(1) => branch_15_dataOutArray_1
);

phiC_21: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_21_clk,
	rst => phiC_21_rst,
	dataInArray(0) => phiC_21_dataInArray_0,
	dataInArray(1) => phiC_21_dataInArray_1,
	pValidArray(0) => phiC_21_pValidArray_0,
	pValidArray(1) => phiC_21_pValidArray_1,
	readyArray(0) => phiC_21_readyArray_0,
	readyArray(1) => phiC_21_readyArray_1,
	nReadyArray(0) => phiC_21_nReadyArray_0,
	nReadyArray(1) => phiC_21_nReadyArray_1,
	validArray(0) => phiC_21_validArray_0,
	validArray(1) => phiC_21_validArray_1,
	dataOutArray(0) => phiC_21_dataOutArray_0,
	Condition(0) => phiC_21_dataOutArray_1
);

branchC_36: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_36_clk,
	rst => branchC_36_rst,
	dataInArray(0) => branchC_36_dataInArray_0,
	Condition(0) => branchC_36_dataInArray_1,
	pValidArray(0) => branchC_36_pValidArray_0,
	pValidArray(1) => branchC_36_pValidArray_1,
	readyArray(0) => branchC_36_readyArray_0,
	readyArray(1) => branchC_36_readyArray_1,
	nReadyArray(0) => branchC_36_nReadyArray_0,
	nReadyArray(1) => branchC_36_nReadyArray_1,
	validArray(0) => branchC_36_validArray_0,
	validArray(1) => branchC_36_validArray_1,
	dataOutArray(0) => branchC_36_dataOutArray_0,
	dataOutArray(1) => branchC_36_dataOutArray_1
);

fork_46: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_46_clk,
	rst => fork_46_rst,
	dataInArray(0) => fork_46_dataInArray_0,
	pValidArray(0) => fork_46_pValidArray_0,
	readyArray(0) => fork_46_readyArray_0,
	nReadyArray(0) => fork_46_nReadyArray_0,
	nReadyArray(1) => fork_46_nReadyArray_1,
	validArray(0) => fork_46_validArray_0,
	validArray(1) => fork_46_validArray_1,
	dataOutArray(0) => fork_46_dataOutArray_0,
	dataOutArray(1) => fork_46_dataOutArray_1
);

source_7: entity work.source(arch) generic map (0,1,32,6)
port map (
	clk => source_7_clk,
	rst => source_7_rst,
	nReadyArray(0) => source_7_nReadyArray_0,
	validArray(0) => source_7_validArray_0,
	dataOutArray(0) => source_7_dataOutArray_0
);

brCst_block9: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block9_clk,
	rst => brCst_block9_rst,
	dataInArray(0) => brCst_block9_dataInArray_0,
	pValidArray(0) => brCst_block9_pValidArray_0,
	readyArray(0) => brCst_block9_readyArray_0,
	nReadyArray(0) => brCst_block9_nReadyArray_0,
	validArray(0) => brCst_block9_validArray_0,
	dataOutArray(0) => brCst_block9_dataOutArray_0
);

phi_n8: entity work.merge(arch) generic map (1,1,6,6)
port map (
	clk => phi_n8_clk,
	rst => phi_n8_rst,
	dataInArray(0) => phi_n8_dataInArray_0,
	pValidArray(0) => phi_n8_pValidArray_0,
	readyArray(0) => phi_n8_readyArray_0,
	nReadyArray(0) => phi_n8_nReadyArray_0,
	validArray(0) => phi_n8_validArray_0,
	dataOutArray(0) => phi_n8_dataOutArray_0
);

fork_16: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_16_clk,
	rst => fork_16_rst,
	dataInArray(0) => fork_16_dataInArray_0,
	pValidArray(0) => fork_16_pValidArray_0,
	readyArray(0) => fork_16_readyArray_0,
	nReadyArray(0) => fork_16_nReadyArray_0,
	nReadyArray(1) => fork_16_nReadyArray_1,
	validArray(0) => fork_16_validArray_0,
	validArray(1) => fork_16_validArray_1,
	dataOutArray(0) => fork_16_dataOutArray_0,
	dataOutArray(1) => fork_16_dataOutArray_1
);

branch_16: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_16_clk,
	rst => branch_16_rst,
	dataInArray(0) => branch_16_dataInArray_0,
	Condition(0) => branch_16_dataInArray_1,
	pValidArray(0) => branch_16_pValidArray_0,
	pValidArray(1) => branch_16_pValidArray_1,
	readyArray(0) => branch_16_readyArray_0,
	readyArray(1) => branch_16_readyArray_1,
	nReadyArray(0) => branch_16_nReadyArray_0,
	nReadyArray(1) => branch_16_nReadyArray_1,
	validArray(0) => branch_16_validArray_0,
	validArray(1) => branch_16_validArray_1,
	dataOutArray(0) => branch_16_dataOutArray_0,
	dataOutArray(1) => branch_16_dataOutArray_1
);

branch_17: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_17_clk,
	rst => branch_17_rst,
	dataInArray(0) => branch_17_dataInArray_0,
	Condition(0) => branch_17_dataInArray_1,
	pValidArray(0) => branch_17_pValidArray_0,
	pValidArray(1) => branch_17_pValidArray_1,
	readyArray(0) => branch_17_readyArray_0,
	readyArray(1) => branch_17_readyArray_1,
	nReadyArray(0) => branch_17_nReadyArray_0,
	nReadyArray(1) => branch_17_nReadyArray_1,
	validArray(0) => branch_17_validArray_0,
	validArray(1) => branch_17_validArray_1,
	dataOutArray(0) => branch_17_dataOutArray_0,
	dataOutArray(1) => branch_17_dataOutArray_1
);

fork_29: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_29_clk,
	rst => fork_29_rst,
	dataInArray(0) => fork_29_dataInArray_0,
	pValidArray(0) => fork_29_pValidArray_0,
	readyArray(0) => fork_29_readyArray_0,
	nReadyArray(0) => fork_29_nReadyArray_0,
	nReadyArray(1) => fork_29_nReadyArray_1,
	nReadyArray(2) => fork_29_nReadyArray_2,
	validArray(0) => fork_29_validArray_0,
	validArray(1) => fork_29_validArray_1,
	validArray(2) => fork_29_validArray_2,
	dataOutArray(0) => fork_29_dataOutArray_0,
	dataOutArray(1) => fork_29_dataOutArray_1,
	dataOutArray(2) => fork_29_dataOutArray_2
);

phiC_22: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_22_clk,
	rst => phiC_22_rst,
	dataInArray(0) => phiC_22_dataInArray_0,
	pValidArray(0) => phiC_22_pValidArray_0,
	readyArray(0) => phiC_22_readyArray_0,
	nReadyArray(0) => phiC_22_nReadyArray_0,
	validArray(0) => phiC_22_validArray_0,
	dataOutArray(0) => phiC_22_dataOutArray_0
);

forkC_47: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_47_clk,
	rst => forkC_47_rst,
	dataInArray(0) => forkC_47_dataInArray_0,
	pValidArray(0) => forkC_47_pValidArray_0,
	readyArray(0) => forkC_47_readyArray_0,
	nReadyArray(0) => forkC_47_nReadyArray_0,
	nReadyArray(1) => forkC_47_nReadyArray_1,
	validArray(0) => forkC_47_validArray_0,
	validArray(1) => forkC_47_validArray_1,
	dataOutArray(0) => forkC_47_dataOutArray_0,
	dataOutArray(1) => forkC_47_dataOutArray_1
);

branchC_37: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_37_clk,
	rst => branchC_37_rst,
	dataInArray(0) => branchC_37_dataInArray_0,
	Condition(0) => branchC_37_dataInArray_1,
	pValidArray(0) => branchC_37_pValidArray_0,
	pValidArray(1) => branchC_37_pValidArray_1,
	readyArray(0) => branchC_37_readyArray_0,
	readyArray(1) => branchC_37_readyArray_1,
	nReadyArray(0) => branchC_37_nReadyArray_0,
	nReadyArray(1) => branchC_37_nReadyArray_1,
	validArray(0) => branchC_37_validArray_0,
	validArray(1) => branchC_37_validArray_1,
	dataOutArray(0) => branchC_37_dataOutArray_0,
	dataOutArray(1) => branchC_37_dataOutArray_1
);

phi_32: entity work.Mux(arch) generic map (3,1,6,6,1)
port map (
	clk => phi_32_clk,
	rst => phi_32_rst,
	Condition(0) => phi_32_dataInArray_0,
	dataInArray(0) => phi_32_dataInArray_1,
	dataInArray(1) => phi_32_dataInArray_2,
	pValidArray(0) => phi_32_pValidArray_0,
	pValidArray(1) => phi_32_pValidArray_1,
	pValidArray(2) => phi_32_pValidArray_2,
	readyArray(0) => phi_32_readyArray_0,
	readyArray(1) => phi_32_readyArray_1,
	readyArray(2) => phi_32_readyArray_2,
	nReadyArray(0) => phi_32_nReadyArray_0,
	validArray(0) => phi_32_validArray_0,
	dataOutArray(0) => phi_32_dataOutArray_0
);

brCst_block10: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => brCst_block10_clk,
	rst => brCst_block10_rst,
	dataInArray(0) => brCst_block10_dataInArray_0,
	pValidArray(0) => brCst_block10_pValidArray_0,
	readyArray(0) => brCst_block10_readyArray_0,
	nReadyArray(0) => brCst_block10_nReadyArray_0,
	validArray(0) => brCst_block10_validArray_0,
	dataOutArray(0) => brCst_block10_dataOutArray_0
);

cst_13: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_13_clk,
	rst => cst_13_rst,
	dataInArray(0) => cst_13_dataInArray_0,
	pValidArray(0) => cst_13_pValidArray_0,
	readyArray(0) => cst_13_readyArray_0,
	nReadyArray(0) => cst_13_nReadyArray_0,
	validArray(0) => cst_13_validArray_0,
	dataOutArray(0) => cst_13_dataOutArray_0
);

cst_14: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_14_clk,
	rst => cst_14_rst,
	dataInArray(0) => cst_14_dataInArray_0,
	pValidArray(0) => cst_14_pValidArray_0,
	readyArray(0) => cst_14_readyArray_0,
	nReadyArray(0) => cst_14_nReadyArray_0,
	validArray(0) => cst_14_validArray_0,
	dataOutArray(0) => cst_14_dataOutArray_0
);

phi_n9: entity work.merge(arch) generic map (2,1,6,6)
port map (
	clk => phi_n9_clk,
	rst => phi_n9_rst,
	dataInArray(0) => phi_n9_dataInArray_0,
	dataInArray(1) => phi_n9_dataInArray_1,
	pValidArray(0) => phi_n9_pValidArray_0,
	pValidArray(1) => phi_n9_pValidArray_1,
	readyArray(0) => phi_n9_readyArray_0,
	readyArray(1) => phi_n9_readyArray_1,
	nReadyArray(0) => phi_n9_nReadyArray_0,
	validArray(0) => phi_n9_validArray_0,
	dataOutArray(0) => phi_n9_dataOutArray_0
);

branch_18: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_18_clk,
	rst => branch_18_rst,
	dataInArray(0) => branch_18_dataInArray_0,
	Condition(0) => branch_18_dataInArray_1,
	pValidArray(0) => branch_18_pValidArray_0,
	pValidArray(1) => branch_18_pValidArray_1,
	readyArray(0) => branch_18_readyArray_0,
	readyArray(1) => branch_18_readyArray_1,
	nReadyArray(0) => branch_18_nReadyArray_0,
	nReadyArray(1) => branch_18_nReadyArray_1,
	validArray(0) => branch_18_validArray_0,
	validArray(1) => branch_18_validArray_1,
	dataOutArray(0) => branch_18_dataOutArray_0,
	dataOutArray(1) => branch_18_dataOutArray_1
);

branch_19: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branch_19_clk,
	rst => branch_19_rst,
	dataInArray(0) => branch_19_dataInArray_0,
	Condition(0) => branch_19_dataInArray_1,
	pValidArray(0) => branch_19_pValidArray_0,
	pValidArray(1) => branch_19_pValidArray_1,
	readyArray(0) => branch_19_readyArray_0,
	readyArray(1) => branch_19_readyArray_1,
	nReadyArray(0) => branch_19_nReadyArray_0,
	nReadyArray(1) => branch_19_nReadyArray_1,
	validArray(0) => branch_19_validArray_0,
	validArray(1) => branch_19_validArray_1,
	dataOutArray(0) => branch_19_dataOutArray_0,
	dataOutArray(1) => branch_19_dataOutArray_1
);

branch_20: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_20_clk,
	rst => branch_20_rst,
	dataInArray(0) => branch_20_dataInArray_0,
	Condition(0) => branch_20_dataInArray_1,
	pValidArray(0) => branch_20_pValidArray_0,
	pValidArray(1) => branch_20_pValidArray_1,
	readyArray(0) => branch_20_readyArray_0,
	readyArray(1) => branch_20_readyArray_1,
	nReadyArray(0) => branch_20_nReadyArray_0,
	nReadyArray(1) => branch_20_nReadyArray_1,
	validArray(0) => branch_20_validArray_0,
	validArray(1) => branch_20_validArray_1,
	dataOutArray(0) => branch_20_dataOutArray_0,
	dataOutArray(1) => branch_20_dataOutArray_1
);

branch_21: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_21_clk,
	rst => branch_21_rst,
	dataInArray(0) => branch_21_dataInArray_0,
	Condition(0) => branch_21_dataInArray_1,
	pValidArray(0) => branch_21_pValidArray_0,
	pValidArray(1) => branch_21_pValidArray_1,
	readyArray(0) => branch_21_readyArray_0,
	readyArray(1) => branch_21_readyArray_1,
	nReadyArray(0) => branch_21_nReadyArray_0,
	nReadyArray(1) => branch_21_nReadyArray_1,
	validArray(0) => branch_21_validArray_0,
	validArray(1) => branch_21_validArray_1,
	dataOutArray(0) => branch_21_dataOutArray_0,
	dataOutArray(1) => branch_21_dataOutArray_1
);

fork_30: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork_30_clk,
	rst => fork_30_rst,
	dataInArray(0) => fork_30_dataInArray_0,
	pValidArray(0) => fork_30_pValidArray_0,
	readyArray(0) => fork_30_readyArray_0,
	nReadyArray(0) => fork_30_nReadyArray_0,
	nReadyArray(1) => fork_30_nReadyArray_1,
	nReadyArray(2) => fork_30_nReadyArray_2,
	nReadyArray(3) => fork_30_nReadyArray_3,
	nReadyArray(4) => fork_30_nReadyArray_4,
	validArray(0) => fork_30_validArray_0,
	validArray(1) => fork_30_validArray_1,
	validArray(2) => fork_30_validArray_2,
	validArray(3) => fork_30_validArray_3,
	validArray(4) => fork_30_validArray_4,
	dataOutArray(0) => fork_30_dataOutArray_0,
	dataOutArray(1) => fork_30_dataOutArray_1,
	dataOutArray(2) => fork_30_dataOutArray_2,
	dataOutArray(3) => fork_30_dataOutArray_3,
	dataOutArray(4) => fork_30_dataOutArray_4
);

phiC_23: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_23_clk,
	rst => phiC_23_rst,
	dataInArray(0) => phiC_23_dataInArray_0,
	dataInArray(1) => phiC_23_dataInArray_1,
	pValidArray(0) => phiC_23_pValidArray_0,
	pValidArray(1) => phiC_23_pValidArray_1,
	readyArray(0) => phiC_23_readyArray_0,
	readyArray(1) => phiC_23_readyArray_1,
	nReadyArray(0) => phiC_23_nReadyArray_0,
	nReadyArray(1) => phiC_23_nReadyArray_1,
	validArray(0) => phiC_23_validArray_0,
	validArray(1) => phiC_23_validArray_1,
	dataOutArray(0) => phiC_23_dataOutArray_0,
	Condition(0) => phiC_23_dataOutArray_1
);

forkC_48: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => forkC_48_clk,
	rst => forkC_48_rst,
	dataInArray(0) => forkC_48_dataInArray_0,
	pValidArray(0) => forkC_48_pValidArray_0,
	readyArray(0) => forkC_48_readyArray_0,
	nReadyArray(0) => forkC_48_nReadyArray_0,
	nReadyArray(1) => forkC_48_nReadyArray_1,
	nReadyArray(2) => forkC_48_nReadyArray_2,
	nReadyArray(3) => forkC_48_nReadyArray_3,
	validArray(0) => forkC_48_validArray_0,
	validArray(1) => forkC_48_validArray_1,
	validArray(2) => forkC_48_validArray_2,
	validArray(3) => forkC_48_validArray_3,
	dataOutArray(0) => forkC_48_dataOutArray_0,
	dataOutArray(1) => forkC_48_dataOutArray_1,
	dataOutArray(2) => forkC_48_dataOutArray_2,
	dataOutArray(3) => forkC_48_dataOutArray_3
);

branchC_38: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_38_clk,
	rst => branchC_38_rst,
	dataInArray(0) => branchC_38_dataInArray_0,
	Condition(0) => branchC_38_dataInArray_1,
	pValidArray(0) => branchC_38_pValidArray_0,
	pValidArray(1) => branchC_38_pValidArray_1,
	readyArray(0) => branchC_38_readyArray_0,
	readyArray(1) => branchC_38_readyArray_1,
	nReadyArray(0) => branchC_38_nReadyArray_0,
	nReadyArray(1) => branchC_38_nReadyArray_1,
	validArray(0) => branchC_38_validArray_0,
	validArray(1) => branchC_38_validArray_1,
	dataOutArray(0) => branchC_38_dataOutArray_0,
	dataOutArray(1) => branchC_38_dataOutArray_1
);

phi_34: entity work.Mux(arch) generic map (3,1,6,6,1)
port map (
	clk => phi_34_clk,
	rst => phi_34_rst,
	Condition(0) => phi_34_dataInArray_0,
	dataInArray(0) => phi_34_dataInArray_1,
	dataInArray(1) => phi_34_dataInArray_2,
	pValidArray(0) => phi_34_pValidArray_0,
	pValidArray(1) => phi_34_pValidArray_1,
	pValidArray(2) => phi_34_pValidArray_2,
	readyArray(0) => phi_34_readyArray_0,
	readyArray(1) => phi_34_readyArray_1,
	readyArray(2) => phi_34_readyArray_2,
	nReadyArray(0) => phi_34_nReadyArray_0,
	validArray(0) => phi_34_validArray_0,
	dataOutArray(0) => phi_34_dataOutArray_0
);

phi_35: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_35_clk,
	rst => phi_35_rst,
	Condition(0) => phi_35_dataInArray_0,
	dataInArray(0) => phi_35_dataInArray_1,
	dataInArray(1) => phi_35_dataInArray_2,
	pValidArray(0) => phi_35_pValidArray_0,
	pValidArray(1) => phi_35_pValidArray_1,
	pValidArray(2) => phi_35_pValidArray_2,
	readyArray(0) => phi_35_readyArray_0,
	readyArray(1) => phi_35_readyArray_1,
	readyArray(2) => phi_35_readyArray_2,
	nReadyArray(0) => phi_35_nReadyArray_0,
	validArray(0) => phi_35_validArray_0,
	dataOutArray(0) => phi_35_dataOutArray_0
);

zext_36: entity work.zext_op(arch) generic map (1,1,6,6)
port map (
	clk => zext_36_clk,
	rst => zext_36_rst,
	dataInArray(0) => zext_36_dataInArray_0,
	pValidArray(0) => zext_36_pValidArray_0,
	readyArray(0) => zext_36_readyArray_0,
	nReadyArray(0) => zext_36_nReadyArray_0,
	validArray(0) => zext_36_validArray_0,
	dataOutArray(0) => zext_36_dataOutArray_0
);

zext_37: entity work.zext_op(arch) generic map (1,1,6,6)
port map (
	clk => zext_37_clk,
	rst => zext_37_rst,
	dataInArray(0) => zext_37_dataInArray_0,
	pValidArray(0) => zext_37_pValidArray_0,
	readyArray(0) => zext_37_readyArray_0,
	nReadyArray(0) => zext_37_nReadyArray_0,
	validArray(0) => zext_37_validArray_0,
	dataOutArray(0) => zext_37_dataOutArray_0
);

getelementptr_38: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_38_clk,
	rst => getelementptr_38_rst,
	dataInArray(0) => getelementptr_38_dataInArray_0,
	dataInArray(1) => getelementptr_38_dataInArray_1,
	dataInArray(2) => getelementptr_38_dataInArray_2,
	pValidArray(0) => getelementptr_38_pValidArray_0,
	pValidArray(1) => getelementptr_38_pValidArray_1,
	pValidArray(2) => getelementptr_38_pValidArray_2,
	readyArray(0) => getelementptr_38_readyArray_0,
	readyArray(1) => getelementptr_38_readyArray_1,
	readyArray(2) => getelementptr_38_readyArray_2,
	nReadyArray(0) => getelementptr_38_nReadyArray_0,
	validArray(0) => getelementptr_38_validArray_0,
	dataOutArray(0) => getelementptr_38_dataOutArray_0
);

load_39: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_39_clk,
	rst => load_39_rst,
	dataInArray(0) => load_39_dataInArray_0,
	input_addr => load_39_dataInArray_1,
	pValidArray(0) => load_39_pValidArray_0,
	pValidArray(1) => load_39_pValidArray_1,
	readyArray(0) => load_39_readyArray_0,
	readyArray(1) => load_39_readyArray_1,
	nReadyArray(0) => load_39_nReadyArray_0,
	nReadyArray(1) => load_39_nReadyArray_1,
	validArray(0) => load_39_validArray_0,
	validArray(1) => load_39_validArray_1,
	dataOutArray(0) => load_39_dataOutArray_0,
	output_addr => load_39_dataOutArray_1
);

zext_40: entity work.zext_op(arch) generic map (1,1,6,6)
port map (
	clk => zext_40_clk,
	rst => zext_40_rst,
	dataInArray(0) => zext_40_dataInArray_0,
	pValidArray(0) => zext_40_pValidArray_0,
	readyArray(0) => zext_40_readyArray_0,
	nReadyArray(0) => zext_40_nReadyArray_0,
	validArray(0) => zext_40_validArray_0,
	dataOutArray(0) => zext_40_dataOutArray_0
);

zext_41: entity work.zext_op(arch) generic map (1,1,6,6)
port map (
	clk => zext_41_clk,
	rst => zext_41_rst,
	dataInArray(0) => zext_41_dataInArray_0,
	pValidArray(0) => zext_41_pValidArray_0,
	readyArray(0) => zext_41_readyArray_0,
	nReadyArray(0) => zext_41_nReadyArray_0,
	validArray(0) => zext_41_validArray_0,
	dataOutArray(0) => zext_41_dataOutArray_0
);

getelementptr_42: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_42_clk,
	rst => getelementptr_42_rst,
	dataInArray(0) => getelementptr_42_dataInArray_0,
	dataInArray(1) => getelementptr_42_dataInArray_1,
	dataInArray(2) => getelementptr_42_dataInArray_2,
	pValidArray(0) => getelementptr_42_pValidArray_0,
	pValidArray(1) => getelementptr_42_pValidArray_1,
	pValidArray(2) => getelementptr_42_pValidArray_2,
	readyArray(0) => getelementptr_42_readyArray_0,
	readyArray(1) => getelementptr_42_readyArray_1,
	readyArray(2) => getelementptr_42_readyArray_2,
	nReadyArray(0) => getelementptr_42_nReadyArray_0,
	validArray(0) => getelementptr_42_validArray_0,
	dataOutArray(0) => getelementptr_42_dataOutArray_0
);

load_43: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_43_clk,
	rst => load_43_rst,
	dataInArray(0) => load_43_dataInArray_0,
	input_addr => load_43_dataInArray_1,
	pValidArray(0) => load_43_pValidArray_0,
	pValidArray(1) => load_43_pValidArray_1,
	readyArray(0) => load_43_readyArray_0,
	readyArray(1) => load_43_readyArray_1,
	nReadyArray(0) => load_43_nReadyArray_0,
	nReadyArray(1) => load_43_nReadyArray_1,
	validArray(0) => load_43_validArray_0,
	validArray(1) => load_43_validArray_1,
	dataOutArray(0) => load_43_dataOutArray_0,
	output_addr => load_43_dataOutArray_1
);

mul_44: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_44_clk,
	rst => mul_44_rst,
	dataInArray(0) => mul_44_dataInArray_0,
	dataInArray(1) => mul_44_dataInArray_1,
	pValidArray(0) => mul_44_pValidArray_0,
	pValidArray(1) => mul_44_pValidArray_1,
	readyArray(0) => mul_44_readyArray_0,
	readyArray(1) => mul_44_readyArray_1,
	nReadyArray(0) => mul_44_nReadyArray_0,
	validArray(0) => mul_44_validArray_0,
	dataOutArray(0) => mul_44_dataOutArray_0
);

add_45: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_45_clk,
	rst => add_45_rst,
	dataInArray(0) => add_45_dataInArray_0,
	dataInArray(1) => add_45_dataInArray_1,
	pValidArray(0) => add_45_pValidArray_0,
	pValidArray(1) => add_45_pValidArray_1,
	readyArray(0) => add_45_readyArray_0,
	readyArray(1) => add_45_readyArray_1,
	nReadyArray(0) => add_45_nReadyArray_0,
	validArray(0) => add_45_validArray_0,
	dataOutArray(0) => add_45_dataOutArray_0
);

cst_15: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_15_clk,
	rst => cst_15_rst,
	dataInArray(0) => cst_15_dataInArray_0,
	pValidArray(0) => cst_15_pValidArray_0,
	readyArray(0) => cst_15_readyArray_0,
	nReadyArray(0) => cst_15_nReadyArray_0,
	validArray(0) => cst_15_validArray_0,
	dataOutArray(0) => cst_15_dataOutArray_0
);

add_46: entity work.add_op(arch) generic map (2,1,6,6)
port map (
	clk => add_46_clk,
	rst => add_46_rst,
	dataInArray(0) => add_46_dataInArray_0,
	dataInArray(1) => add_46_dataInArray_1,
	pValidArray(0) => add_46_pValidArray_0,
	pValidArray(1) => add_46_pValidArray_1,
	readyArray(0) => add_46_readyArray_0,
	readyArray(1) => add_46_readyArray_1,
	nReadyArray(0) => add_46_nReadyArray_0,
	validArray(0) => add_46_validArray_0,
	dataOutArray(0) => add_46_dataOutArray_0
);

cst_16: entity work.Const(arch) generic map (1,1,6,6)
port map (
	clk => cst_16_clk,
	rst => cst_16_rst,
	dataInArray(0) => cst_16_dataInArray_0,
	pValidArray(0) => cst_16_pValidArray_0,
	readyArray(0) => cst_16_readyArray_0,
	nReadyArray(0) => cst_16_nReadyArray_0,
	validArray(0) => cst_16_validArray_0,
	dataOutArray(0) => cst_16_dataOutArray_0
);

icmp_47: entity work.icmp_ult_op(arch) generic map (2,1,6,1)
port map (
	clk => icmp_47_clk,
	rst => icmp_47_rst,
	dataInArray(0) => icmp_47_dataInArray_0,
	dataInArray(1) => icmp_47_dataInArray_1,
	pValidArray(0) => icmp_47_pValidArray_0,
	pValidArray(1) => icmp_47_pValidArray_1,
	readyArray(0) => icmp_47_readyArray_0,
	readyArray(1) => icmp_47_readyArray_1,
	nReadyArray(0) => icmp_47_nReadyArray_0,
	validArray(0) => icmp_47_validArray_0,
	dataOutArray(0) => icmp_47_dataOutArray_0
);

cst_24: entity work.Const(arch) generic map (1,1,6,6)
port map (
	clk => cst_24_clk,
	rst => cst_24_rst,
	dataInArray(0) => cst_24_dataInArray_0,
	pValidArray(0) => cst_24_pValidArray_0,
	readyArray(0) => cst_24_readyArray_0,
	nReadyArray(0) => cst_24_nReadyArray_0,
	validArray(0) => cst_24_validArray_0,
	dataOutArray(0) => cst_24_dataOutArray_0
);

cst_25: entity work.Const(arch) generic map (1,1,6,6)
port map (
	clk => cst_25_clk,
	rst => cst_25_rst,
	dataInArray(0) => cst_25_dataInArray_0,
	pValidArray(0) => cst_25_pValidArray_0,
	readyArray(0) => cst_25_readyArray_0,
	nReadyArray(0) => cst_25_nReadyArray_0,
	validArray(0) => cst_25_validArray_0,
	dataOutArray(0) => cst_25_dataOutArray_0
);

phi_n13: entity work.merge(arch) generic map (2,1,6,6)
port map (
	clk => phi_n13_clk,
	rst => phi_n13_rst,
	dataInArray(0) => phi_n13_dataInArray_0,
	dataInArray(1) => phi_n13_dataInArray_1,
	pValidArray(0) => phi_n13_pValidArray_0,
	pValidArray(1) => phi_n13_pValidArray_1,
	readyArray(0) => phi_n13_readyArray_0,
	readyArray(1) => phi_n13_readyArray_1,
	nReadyArray(0) => phi_n13_nReadyArray_0,
	validArray(0) => phi_n13_validArray_0,
	dataOutArray(0) => phi_n13_dataOutArray_0
);

phi_n14: entity work.merge(arch) generic map (2,1,6,6)
port map (
	clk => phi_n14_clk,
	rst => phi_n14_rst,
	dataInArray(0) => phi_n14_dataInArray_0,
	dataInArray(1) => phi_n14_dataInArray_1,
	pValidArray(0) => phi_n14_pValidArray_0,
	pValidArray(1) => phi_n14_pValidArray_1,
	readyArray(0) => phi_n14_readyArray_0,
	readyArray(1) => phi_n14_readyArray_1,
	nReadyArray(0) => phi_n14_nReadyArray_0,
	validArray(0) => phi_n14_validArray_0,
	dataOutArray(0) => phi_n14_dataOutArray_0
);

fork_8: entity work.fork(arch) generic map (1,3,6,6)
port map (
	clk => fork_8_clk,
	rst => fork_8_rst,
	dataInArray(0) => fork_8_dataInArray_0,
	pValidArray(0) => fork_8_pValidArray_0,
	readyArray(0) => fork_8_readyArray_0,
	nReadyArray(0) => fork_8_nReadyArray_0,
	nReadyArray(1) => fork_8_nReadyArray_1,
	nReadyArray(2) => fork_8_nReadyArray_2,
	validArray(0) => fork_8_validArray_0,
	validArray(1) => fork_8_validArray_1,
	validArray(2) => fork_8_validArray_2,
	dataOutArray(0) => fork_8_dataOutArray_0,
	dataOutArray(1) => fork_8_dataOutArray_1,
	dataOutArray(2) => fork_8_dataOutArray_2
);

fork_10: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_10_clk,
	rst => fork_10_rst,
	dataInArray(0) => fork_10_dataInArray_0,
	pValidArray(0) => fork_10_pValidArray_0,
	readyArray(0) => fork_10_readyArray_0,
	nReadyArray(0) => fork_10_nReadyArray_0,
	nReadyArray(1) => fork_10_nReadyArray_1,
	validArray(0) => fork_10_validArray_0,
	validArray(1) => fork_10_validArray_1,
	dataOutArray(0) => fork_10_dataOutArray_0,
	dataOutArray(1) => fork_10_dataOutArray_1
);

fork_19: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_19_clk,
	rst => fork_19_rst,
	dataInArray(0) => fork_19_dataInArray_0,
	pValidArray(0) => fork_19_pValidArray_0,
	readyArray(0) => fork_19_readyArray_0,
	nReadyArray(0) => fork_19_nReadyArray_0,
	nReadyArray(1) => fork_19_nReadyArray_1,
	validArray(0) => fork_19_validArray_0,
	validArray(1) => fork_19_validArray_1,
	dataOutArray(0) => fork_19_dataOutArray_0,
	dataOutArray(1) => fork_19_dataOutArray_1
);

fork_20: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_20_clk,
	rst => fork_20_rst,
	dataInArray(0) => fork_20_dataInArray_0,
	pValidArray(0) => fork_20_pValidArray_0,
	readyArray(0) => fork_20_readyArray_0,
	nReadyArray(0) => fork_20_nReadyArray_0,
	nReadyArray(1) => fork_20_nReadyArray_1,
	validArray(0) => fork_20_validArray_0,
	validArray(1) => fork_20_validArray_1,
	dataOutArray(0) => fork_20_dataOutArray_0,
	dataOutArray(1) => fork_20_dataOutArray_1
);

branch_22: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_22_clk,
	rst => branch_22_rst,
	dataInArray(0) => branch_22_dataInArray_0,
	Condition(0) => branch_22_dataInArray_1,
	pValidArray(0) => branch_22_pValidArray_0,
	pValidArray(1) => branch_22_pValidArray_1,
	readyArray(0) => branch_22_readyArray_0,
	readyArray(1) => branch_22_readyArray_1,
	nReadyArray(0) => branch_22_nReadyArray_0,
	nReadyArray(1) => branch_22_nReadyArray_1,
	validArray(0) => branch_22_validArray_0,
	validArray(1) => branch_22_validArray_1,
	dataOutArray(0) => branch_22_dataOutArray_0,
	dataOutArray(1) => branch_22_dataOutArray_1
);

branch_23: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_23_clk,
	rst => branch_23_rst,
	dataInArray(0) => branch_23_dataInArray_0,
	Condition(0) => branch_23_dataInArray_1,
	pValidArray(0) => branch_23_pValidArray_0,
	pValidArray(1) => branch_23_pValidArray_1,
	readyArray(0) => branch_23_readyArray_0,
	readyArray(1) => branch_23_readyArray_1,
	nReadyArray(0) => branch_23_nReadyArray_0,
	nReadyArray(1) => branch_23_nReadyArray_1,
	validArray(0) => branch_23_validArray_0,
	validArray(1) => branch_23_validArray_1,
	dataOutArray(0) => branch_23_dataOutArray_0,
	dataOutArray(1) => branch_23_dataOutArray_1
);

branch_24: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_24_clk,
	rst => branch_24_rst,
	dataInArray(0) => branch_24_dataInArray_0,
	Condition(0) => branch_24_dataInArray_1,
	pValidArray(0) => branch_24_pValidArray_0,
	pValidArray(1) => branch_24_pValidArray_1,
	readyArray(0) => branch_24_readyArray_0,
	readyArray(1) => branch_24_readyArray_1,
	nReadyArray(0) => branch_24_nReadyArray_0,
	nReadyArray(1) => branch_24_nReadyArray_1,
	validArray(0) => branch_24_validArray_0,
	validArray(1) => branch_24_validArray_1,
	dataOutArray(0) => branch_24_dataOutArray_0,
	dataOutArray(1) => branch_24_dataOutArray_1
);

branch_25: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_25_clk,
	rst => branch_25_rst,
	dataInArray(0) => branch_25_dataInArray_0,
	Condition(0) => branch_25_dataInArray_1,
	pValidArray(0) => branch_25_pValidArray_0,
	pValidArray(1) => branch_25_pValidArray_1,
	readyArray(0) => branch_25_readyArray_0,
	readyArray(1) => branch_25_readyArray_1,
	nReadyArray(0) => branch_25_nReadyArray_0,
	nReadyArray(1) => branch_25_nReadyArray_1,
	validArray(0) => branch_25_validArray_0,
	validArray(1) => branch_25_validArray_1,
	dataOutArray(0) => branch_25_dataOutArray_0,
	dataOutArray(1) => branch_25_dataOutArray_1
);

fork_31: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork_31_clk,
	rst => fork_31_rst,
	dataInArray(0) => fork_31_dataInArray_0,
	pValidArray(0) => fork_31_pValidArray_0,
	readyArray(0) => fork_31_readyArray_0,
	nReadyArray(0) => fork_31_nReadyArray_0,
	nReadyArray(1) => fork_31_nReadyArray_1,
	nReadyArray(2) => fork_31_nReadyArray_2,
	nReadyArray(3) => fork_31_nReadyArray_3,
	nReadyArray(4) => fork_31_nReadyArray_4,
	validArray(0) => fork_31_validArray_0,
	validArray(1) => fork_31_validArray_1,
	validArray(2) => fork_31_validArray_2,
	validArray(3) => fork_31_validArray_3,
	validArray(4) => fork_31_validArray_4,
	dataOutArray(0) => fork_31_dataOutArray_0,
	dataOutArray(1) => fork_31_dataOutArray_1,
	dataOutArray(2) => fork_31_dataOutArray_2,
	dataOutArray(3) => fork_31_dataOutArray_3,
	dataOutArray(4) => fork_31_dataOutArray_4
);

phiC_24: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => phiC_24_clk,
	rst => phiC_24_rst,
	dataInArray(0) => phiC_24_dataInArray_0,
	dataInArray(1) => phiC_24_dataInArray_1,
	pValidArray(0) => phiC_24_pValidArray_0,
	pValidArray(1) => phiC_24_pValidArray_1,
	readyArray(0) => phiC_24_readyArray_0,
	readyArray(1) => phiC_24_readyArray_1,
	nReadyArray(0) => phiC_24_nReadyArray_0,
	nReadyArray(1) => phiC_24_nReadyArray_1,
	validArray(0) => phiC_24_validArray_0,
	validArray(1) => phiC_24_validArray_1,
	dataOutArray(0) => phiC_24_dataOutArray_0,
	Condition(0) => phiC_24_dataOutArray_1
);

branchC_39: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_39_clk,
	rst => branchC_39_rst,
	dataInArray(0) => branchC_39_dataInArray_0,
	Condition(0) => branchC_39_dataInArray_1,
	pValidArray(0) => branchC_39_pValidArray_0,
	pValidArray(1) => branchC_39_pValidArray_1,
	readyArray(0) => branchC_39_readyArray_0,
	readyArray(1) => branchC_39_readyArray_1,
	nReadyArray(0) => branchC_39_nReadyArray_0,
	nReadyArray(1) => branchC_39_nReadyArray_1,
	validArray(0) => branchC_39_validArray_0,
	validArray(1) => branchC_39_validArray_1,
	dataOutArray(0) => branchC_39_dataOutArray_0,
	dataOutArray(1) => branchC_39_dataOutArray_1
);

source_8: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_8_clk,
	rst => source_8_rst,
	nReadyArray(0) => source_8_nReadyArray_0,
	validArray(0) => source_8_validArray_0,
	dataOutArray(0) => source_8_dataOutArray_0
);

source_9: entity work.source(arch) generic map (0,1,32,6)
port map (
	clk => source_9_clk,
	rst => source_9_rst,
	nReadyArray(0) => source_9_nReadyArray_0,
	validArray(0) => source_9_validArray_0,
	dataOutArray(0) => source_9_dataOutArray_0
);

source_17: entity work.source(arch) generic map (0,1,32,6)
port map (
	clk => source_17_clk,
	rst => source_17_rst,
	nReadyArray(0) => source_17_nReadyArray_0,
	validArray(0) => source_17_validArray_0,
	dataOutArray(0) => source_17_dataOutArray_0
);

source_18: entity work.source(arch) generic map (0,1,32,6)
port map (
	clk => source_18_clk,
	rst => source_18_rst,
	nReadyArray(0) => source_18_nReadyArray_0,
	validArray(0) => source_18_validArray_0,
	dataOutArray(0) => source_18_dataOutArray_0
);

fork_59: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_59_clk,
	rst => fork_59_rst,
	dataInArray(0) => fork_59_dataInArray_0,
	pValidArray(0) => fork_59_pValidArray_0,
	readyArray(0) => fork_59_readyArray_0,
	nReadyArray(0) => fork_59_nReadyArray_0,
	nReadyArray(1) => fork_59_nReadyArray_1,
	validArray(0) => fork_59_validArray_0,
	validArray(1) => fork_59_validArray_1,
	dataOutArray(0) => fork_59_dataOutArray_0,
	dataOutArray(1) => fork_59_dataOutArray_1
);

cst_17: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_17_clk,
	rst => cst_17_rst,
	dataInArray(0) => cst_17_dataInArray_0,
	pValidArray(0) => cst_17_pValidArray_0,
	readyArray(0) => cst_17_readyArray_0,
	nReadyArray(0) => cst_17_nReadyArray_0,
	validArray(0) => cst_17_validArray_0,
	dataOutArray(0) => cst_17_dataOutArray_0
);

shl_49: entity work.shl_op(arch) generic map (2,1,32,32)
port map (
	clk => shl_49_clk,
	rst => shl_49_rst,
	dataInArray(0) => shl_49_dataInArray_0,
	dataInArray(1) => shl_49_dataInArray_1,
	pValidArray(0) => shl_49_pValidArray_0,
	pValidArray(1) => shl_49_pValidArray_1,
	readyArray(0) => shl_49_readyArray_0,
	readyArray(1) => shl_49_readyArray_1,
	nReadyArray(0) => shl_49_nReadyArray_0,
	validArray(0) => shl_49_validArray_0,
	dataOutArray(0) => shl_49_dataOutArray_0
);

zext_50: entity work.zext_op(arch) generic map (1,1,6,6)
port map (
	clk => zext_50_clk,
	rst => zext_50_rst,
	dataInArray(0) => zext_50_dataInArray_0,
	pValidArray(0) => zext_50_pValidArray_0,
	readyArray(0) => zext_50_readyArray_0,
	nReadyArray(0) => zext_50_nReadyArray_0,
	validArray(0) => zext_50_validArray_0,
	dataOutArray(0) => zext_50_dataOutArray_0
);

zext_51: entity work.zext_op(arch) generic map (1,1,6,6)
port map (
	clk => zext_51_clk,
	rst => zext_51_rst,
	dataInArray(0) => zext_51_dataInArray_0,
	pValidArray(0) => zext_51_pValidArray_0,
	readyArray(0) => zext_51_readyArray_0,
	nReadyArray(0) => zext_51_nReadyArray_0,
	validArray(0) => zext_51_validArray_0,
	dataOutArray(0) => zext_51_dataOutArray_0
);

getelementptr_52: entity work.getelementptr_op(arch) generic map (3,1,32,32,1)
port map (
	clk => getelementptr_52_clk,
	rst => getelementptr_52_rst,
	dataInArray(0) => getelementptr_52_dataInArray_0,
	dataInArray(1) => getelementptr_52_dataInArray_1,
	dataInArray(2) => getelementptr_52_dataInArray_2,
	pValidArray(0) => getelementptr_52_pValidArray_0,
	pValidArray(1) => getelementptr_52_pValidArray_1,
	pValidArray(2) => getelementptr_52_pValidArray_2,
	readyArray(0) => getelementptr_52_readyArray_0,
	readyArray(1) => getelementptr_52_readyArray_1,
	readyArray(2) => getelementptr_52_readyArray_2,
	nReadyArray(0) => getelementptr_52_nReadyArray_0,
	validArray(0) => getelementptr_52_validArray_0,
	dataOutArray(0) => getelementptr_52_dataOutArray_0
);

store_1: entity work.mc_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_1_clk,
	rst => store_1_rst,
	dataInArray(0) => store_1_dataInArray_0,
	input_addr => store_1_dataInArray_1,
	pValidArray(0) => store_1_pValidArray_0,
	pValidArray(1) => store_1_pValidArray_1,
	readyArray(0) => store_1_readyArray_0,
	readyArray(1) => store_1_readyArray_1,
	nReadyArray(0) => store_1_nReadyArray_0,
	nReadyArray(1) => store_1_nReadyArray_1,
	validArray(0) => store_1_validArray_0,
	validArray(1) => store_1_validArray_1,
	dataOutArray(0) => store_1_dataOutArray_0,
	output_addr => store_1_dataOutArray_1
);

cst_18: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_18_clk,
	rst => cst_18_rst,
	dataInArray(0) => cst_18_dataInArray_0,
	pValidArray(0) => cst_18_pValidArray_0,
	readyArray(0) => cst_18_readyArray_0,
	nReadyArray(0) => cst_18_nReadyArray_0,
	validArray(0) => cst_18_validArray_0,
	dataOutArray(0) => cst_18_dataOutArray_0
);

add_53: entity work.add_op(arch) generic map (2,1,6,6)
port map (
	clk => add_53_clk,
	rst => add_53_rst,
	dataInArray(0) => add_53_dataInArray_0,
	dataInArray(1) => add_53_dataInArray_1,
	pValidArray(0) => add_53_pValidArray_0,
	pValidArray(1) => add_53_pValidArray_1,
	readyArray(0) => add_53_readyArray_0,
	readyArray(1) => add_53_readyArray_1,
	nReadyArray(0) => add_53_nReadyArray_0,
	validArray(0) => add_53_validArray_0,
	dataOutArray(0) => add_53_dataOutArray_0
);

cst_19: entity work.Const(arch) generic map (1,1,6,6)
port map (
	clk => cst_19_clk,
	rst => cst_19_rst,
	dataInArray(0) => cst_19_dataInArray_0,
	pValidArray(0) => cst_19_pValidArray_0,
	readyArray(0) => cst_19_readyArray_0,
	nReadyArray(0) => cst_19_nReadyArray_0,
	validArray(0) => cst_19_validArray_0,
	dataOutArray(0) => cst_19_dataOutArray_0
);

icmp_54: entity work.icmp_ult_op(arch) generic map (2,1,6,1)
port map (
	clk => icmp_54_clk,
	rst => icmp_54_rst,
	dataInArray(0) => icmp_54_dataInArray_0,
	dataInArray(1) => icmp_54_dataInArray_1,
	pValidArray(0) => icmp_54_pValidArray_0,
	pValidArray(1) => icmp_54_pValidArray_1,
	readyArray(0) => icmp_54_readyArray_0,
	readyArray(1) => icmp_54_readyArray_1,
	nReadyArray(0) => icmp_54_nReadyArray_0,
	validArray(0) => icmp_54_validArray_0,
	dataOutArray(0) => icmp_54_dataOutArray_0
);

cst_26: entity work.Const(arch) generic map (1,1,6,6)
port map (
	clk => cst_26_clk,
	rst => cst_26_rst,
	dataInArray(0) => cst_26_dataInArray_0,
	pValidArray(0) => cst_26_pValidArray_0,
	readyArray(0) => cst_26_readyArray_0,
	nReadyArray(0) => cst_26_nReadyArray_0,
	validArray(0) => cst_26_validArray_0,
	dataOutArray(0) => cst_26_dataOutArray_0
);

phi_n10: entity work.merge(arch) generic map (1,1,32,32)
port map (
	clk => phi_n10_clk,
	rst => phi_n10_rst,
	dataInArray(0) => phi_n10_dataInArray_0,
	pValidArray(0) => phi_n10_pValidArray_0,
	readyArray(0) => phi_n10_readyArray_0,
	nReadyArray(0) => phi_n10_nReadyArray_0,
	validArray(0) => phi_n10_validArray_0,
	dataOutArray(0) => phi_n10_dataOutArray_0
);

phi_n11: entity work.merge(arch) generic map (1,1,6,6)
port map (
	clk => phi_n11_clk,
	rst => phi_n11_rst,
	dataInArray(0) => phi_n11_dataInArray_0,
	pValidArray(0) => phi_n11_pValidArray_0,
	readyArray(0) => phi_n11_readyArray_0,
	nReadyArray(0) => phi_n11_nReadyArray_0,
	validArray(0) => phi_n11_validArray_0,
	dataOutArray(0) => phi_n11_dataOutArray_0
);

phi_n12: entity work.merge(arch) generic map (1,1,6,6)
port map (
	clk => phi_n12_clk,
	rst => phi_n12_rst,
	dataInArray(0) => phi_n12_dataInArray_0,
	pValidArray(0) => phi_n12_pValidArray_0,
	readyArray(0) => phi_n12_readyArray_0,
	nReadyArray(0) => phi_n12_nReadyArray_0,
	validArray(0) => phi_n12_validArray_0,
	dataOutArray(0) => phi_n12_dataOutArray_0
);

fork_11: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_11_clk,
	rst => fork_11_rst,
	dataInArray(0) => fork_11_dataInArray_0,
	pValidArray(0) => fork_11_pValidArray_0,
	readyArray(0) => fork_11_readyArray_0,
	nReadyArray(0) => fork_11_nReadyArray_0,
	nReadyArray(1) => fork_11_nReadyArray_1,
	validArray(0) => fork_11_validArray_0,
	validArray(1) => fork_11_validArray_1,
	dataOutArray(0) => fork_11_dataOutArray_0,
	dataOutArray(1) => fork_11_dataOutArray_1
);

fork_17: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_17_clk,
	rst => fork_17_rst,
	dataInArray(0) => fork_17_dataInArray_0,
	pValidArray(0) => fork_17_pValidArray_0,
	readyArray(0) => fork_17_readyArray_0,
	nReadyArray(0) => fork_17_nReadyArray_0,
	nReadyArray(1) => fork_17_nReadyArray_1,
	validArray(0) => fork_17_validArray_0,
	validArray(1) => fork_17_validArray_1,
	dataOutArray(0) => fork_17_dataOutArray_0,
	dataOutArray(1) => fork_17_dataOutArray_1
);

fork_18: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_18_clk,
	rst => fork_18_rst,
	dataInArray(0) => fork_18_dataInArray_0,
	pValidArray(0) => fork_18_pValidArray_0,
	readyArray(0) => fork_18_readyArray_0,
	nReadyArray(0) => fork_18_nReadyArray_0,
	nReadyArray(1) => fork_18_nReadyArray_1,
	validArray(0) => fork_18_validArray_0,
	validArray(1) => fork_18_validArray_1,
	dataOutArray(0) => fork_18_dataOutArray_0,
	dataOutArray(1) => fork_18_dataOutArray_1
);

branch_26: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_26_clk,
	rst => branch_26_rst,
	dataInArray(0) => branch_26_dataInArray_0,
	Condition(0) => branch_26_dataInArray_1,
	pValidArray(0) => branch_26_pValidArray_0,
	pValidArray(1) => branch_26_pValidArray_1,
	readyArray(0) => branch_26_readyArray_0,
	readyArray(1) => branch_26_readyArray_1,
	nReadyArray(0) => branch_26_nReadyArray_0,
	nReadyArray(1) => branch_26_nReadyArray_1,
	validArray(0) => branch_26_validArray_0,
	validArray(1) => branch_26_validArray_1,
	dataOutArray(0) => branch_26_dataOutArray_0,
	dataOutArray(1) => branch_26_dataOutArray_1
);

branch_27: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_27_clk,
	rst => branch_27_rst,
	dataInArray(0) => branch_27_dataInArray_0,
	Condition(0) => branch_27_dataInArray_1,
	pValidArray(0) => branch_27_pValidArray_0,
	pValidArray(1) => branch_27_pValidArray_1,
	readyArray(0) => branch_27_readyArray_0,
	readyArray(1) => branch_27_readyArray_1,
	nReadyArray(0) => branch_27_nReadyArray_0,
	nReadyArray(1) => branch_27_nReadyArray_1,
	validArray(0) => branch_27_validArray_0,
	validArray(1) => branch_27_validArray_1,
	dataOutArray(0) => branch_27_dataOutArray_0,
	dataOutArray(1) => branch_27_dataOutArray_1
);

fork_32: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork_32_clk,
	rst => fork_32_rst,
	dataInArray(0) => fork_32_dataInArray_0,
	pValidArray(0) => fork_32_pValidArray_0,
	readyArray(0) => fork_32_readyArray_0,
	nReadyArray(0) => fork_32_nReadyArray_0,
	nReadyArray(1) => fork_32_nReadyArray_1,
	nReadyArray(2) => fork_32_nReadyArray_2,
	validArray(0) => fork_32_validArray_0,
	validArray(1) => fork_32_validArray_1,
	validArray(2) => fork_32_validArray_2,
	dataOutArray(0) => fork_32_dataOutArray_0,
	dataOutArray(1) => fork_32_dataOutArray_1,
	dataOutArray(2) => fork_32_dataOutArray_2
);

cst_28: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_28_clk,
	rst => cst_28_rst,
	dataInArray(0) => cst_28_dataInArray_0,
	pValidArray(0) => cst_28_pValidArray_0,
	readyArray(0) => cst_28_readyArray_0,
	nReadyArray(0) => cst_28_nReadyArray_0,
	validArray(0) => cst_28_validArray_0,
	dataOutArray(0) => cst_28_dataOutArray_0
);

phiC_25: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_25_clk,
	rst => phiC_25_rst,
	dataInArray(0) => phiC_25_dataInArray_0,
	pValidArray(0) => phiC_25_pValidArray_0,
	readyArray(0) => phiC_25_readyArray_0,
	nReadyArray(0) => phiC_25_nReadyArray_0,
	validArray(0) => phiC_25_validArray_0,
	dataOutArray(0) => phiC_25_dataOutArray_0
);

forkC_50: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_50_clk,
	rst => forkC_50_rst,
	dataInArray(0) => forkC_50_dataInArray_0,
	pValidArray(0) => forkC_50_pValidArray_0,
	readyArray(0) => forkC_50_readyArray_0,
	nReadyArray(0) => forkC_50_nReadyArray_0,
	nReadyArray(1) => forkC_50_nReadyArray_1,
	validArray(0) => forkC_50_validArray_0,
	validArray(1) => forkC_50_validArray_1,
	dataOutArray(0) => forkC_50_dataOutArray_0,
	dataOutArray(1) => forkC_50_dataOutArray_1
);

branchC_40: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_40_clk,
	rst => branchC_40_rst,
	dataInArray(0) => branchC_40_dataInArray_0,
	Condition(0) => branchC_40_dataInArray_1,
	pValidArray(0) => branchC_40_pValidArray_0,
	pValidArray(1) => branchC_40_pValidArray_1,
	readyArray(0) => branchC_40_readyArray_0,
	readyArray(1) => branchC_40_readyArray_1,
	nReadyArray(0) => branchC_40_nReadyArray_0,
	nReadyArray(1) => branchC_40_nReadyArray_1,
	validArray(0) => branchC_40_validArray_0,
	validArray(1) => branchC_40_validArray_1,
	dataOutArray(0) => branchC_40_dataOutArray_0,
	dataOutArray(1) => branchC_40_dataOutArray_1
);

source_10: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_10_clk,
	rst => source_10_rst,
	nReadyArray(0) => source_10_nReadyArray_0,
	validArray(0) => source_10_validArray_0,
	dataOutArray(0) => source_10_dataOutArray_0
);

source_11: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_11_clk,
	rst => source_11_rst,
	nReadyArray(0) => source_11_nReadyArray_0,
	validArray(0) => source_11_validArray_0,
	dataOutArray(0) => source_11_dataOutArray_0
);

source_12: entity work.source(arch) generic map (0,1,32,6)
port map (
	clk => source_12_clk,
	rst => source_12_rst,
	nReadyArray(0) => source_12_nReadyArray_0,
	validArray(0) => source_12_validArray_0,
	dataOutArray(0) => source_12_dataOutArray_0
);

source_19: entity work.source(arch) generic map (0,1,32,6)
port map (
	clk => source_19_clk,
	rst => source_19_rst,
	nReadyArray(0) => source_19_nReadyArray_0,
	validArray(0) => source_19_validArray_0,
	dataOutArray(0) => source_19_dataOutArray_0
);

cst_20: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => cst_20_clk,
	rst => cst_20_rst,
	dataInArray(0) => cst_20_dataInArray_0,
	pValidArray(0) => cst_20_pValidArray_0,
	readyArray(0) => cst_20_readyArray_0,
	nReadyArray(0) => cst_20_nReadyArray_0,
	validArray(0) => cst_20_validArray_0,
	dataOutArray(0) => cst_20_dataOutArray_0
);

add_56: entity work.add_op(arch) generic map (2,1,6,6)
port map (
	clk => add_56_clk,
	rst => add_56_rst,
	dataInArray(0) => add_56_dataInArray_0,
	dataInArray(1) => add_56_dataInArray_1,
	pValidArray(0) => add_56_pValidArray_0,
	pValidArray(1) => add_56_pValidArray_1,
	readyArray(0) => add_56_readyArray_0,
	readyArray(1) => add_56_readyArray_1,
	nReadyArray(0) => add_56_nReadyArray_0,
	validArray(0) => add_56_validArray_0,
	dataOutArray(0) => add_56_dataOutArray_0
);

cst_21: entity work.Const(arch) generic map (1,1,6,6)
port map (
	clk => cst_21_clk,
	rst => cst_21_rst,
	dataInArray(0) => cst_21_dataInArray_0,
	pValidArray(0) => cst_21_pValidArray_0,
	readyArray(0) => cst_21_readyArray_0,
	nReadyArray(0) => cst_21_nReadyArray_0,
	validArray(0) => cst_21_validArray_0,
	dataOutArray(0) => cst_21_dataOutArray_0
);

icmp_57: entity work.icmp_ult_op(arch) generic map (2,1,6,1)
port map (
	clk => icmp_57_clk,
	rst => icmp_57_rst,
	dataInArray(0) => icmp_57_dataInArray_0,
	dataInArray(1) => icmp_57_dataInArray_1,
	pValidArray(0) => icmp_57_pValidArray_0,
	pValidArray(1) => icmp_57_pValidArray_1,
	readyArray(0) => icmp_57_readyArray_0,
	readyArray(1) => icmp_57_readyArray_1,
	nReadyArray(0) => icmp_57_nReadyArray_0,
	validArray(0) => icmp_57_validArray_0,
	dataOutArray(0) => icmp_57_dataOutArray_0
);

phi_n7: entity work.merge(arch) generic map (2,1,6,6)
port map (
	clk => phi_n7_clk,
	rst => phi_n7_rst,
	dataInArray(0) => phi_n7_dataInArray_0,
	dataInArray(1) => phi_n7_dataInArray_1,
	pValidArray(0) => phi_n7_pValidArray_0,
	pValidArray(1) => phi_n7_pValidArray_1,
	readyArray(0) => phi_n7_readyArray_0,
	readyArray(1) => phi_n7_readyArray_1,
	nReadyArray(0) => phi_n7_nReadyArray_0,
	validArray(0) => phi_n7_validArray_0,
	dataOutArray(0) => phi_n7_dataOutArray_0
);

fork_12: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork_12_clk,
	rst => fork_12_rst,
	dataInArray(0) => fork_12_dataInArray_0,
	pValidArray(0) => fork_12_pValidArray_0,
	readyArray(0) => fork_12_readyArray_0,
	nReadyArray(0) => fork_12_nReadyArray_0,
	nReadyArray(1) => fork_12_nReadyArray_1,
	validArray(0) => fork_12_validArray_0,
	validArray(1) => fork_12_validArray_1,
	dataOutArray(0) => fork_12_dataOutArray_0,
	dataOutArray(1) => fork_12_dataOutArray_1
);

branch_28: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => branch_28_clk,
	rst => branch_28_rst,
	dataInArray(0) => branch_28_dataInArray_0,
	Condition(0) => branch_28_dataInArray_1,
	pValidArray(0) => branch_28_pValidArray_0,
	pValidArray(1) => branch_28_pValidArray_1,
	readyArray(0) => branch_28_readyArray_0,
	readyArray(1) => branch_28_readyArray_1,
	nReadyArray(0) => branch_28_nReadyArray_0,
	nReadyArray(1) => branch_28_nReadyArray_1,
	validArray(0) => branch_28_validArray_0,
	validArray(1) => branch_28_validArray_1,
	dataOutArray(0) => branch_28_dataOutArray_0,
	dataOutArray(1) => branch_28_dataOutArray_1
);

phiC_26: entity work.merge(arch) generic map (2,1,1,1)
port map (
	clk => phiC_26_clk,
	rst => phiC_26_rst,
	dataInArray(0) => phiC_26_dataInArray_0,
	dataInArray(1) => phiC_26_dataInArray_1,
	pValidArray(0) => phiC_26_pValidArray_0,
	pValidArray(1) => phiC_26_pValidArray_1,
	readyArray(0) => phiC_26_readyArray_0,
	readyArray(1) => phiC_26_readyArray_1,
	nReadyArray(0) => phiC_26_nReadyArray_0,
	validArray(0) => phiC_26_validArray_0,
	dataOutArray(0) => phiC_26_dataOutArray_0
);

branchC_41: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_41_clk,
	rst => branchC_41_rst,
	dataInArray(0) => branchC_41_dataInArray_0,
	Condition(0) => branchC_41_dataInArray_1,
	pValidArray(0) => branchC_41_pValidArray_0,
	pValidArray(1) => branchC_41_pValidArray_1,
	readyArray(0) => branchC_41_readyArray_0,
	readyArray(1) => branchC_41_readyArray_1,
	nReadyArray(0) => branchC_41_nReadyArray_0,
	nReadyArray(1) => branchC_41_nReadyArray_1,
	validArray(0) => branchC_41_validArray_0,
	validArray(1) => branchC_41_validArray_1,
	dataOutArray(0) => branchC_41_dataOutArray_0,
	dataOutArray(1) => branchC_41_dataOutArray_1
);

fork_52: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork_52_clk,
	rst => fork_52_rst,
	dataInArray(0) => fork_52_dataInArray_0,
	pValidArray(0) => fork_52_pValidArray_0,
	readyArray(0) => fork_52_readyArray_0,
	nReadyArray(0) => fork_52_nReadyArray_0,
	nReadyArray(1) => fork_52_nReadyArray_1,
	validArray(0) => fork_52_validArray_0,
	validArray(1) => fork_52_validArray_1,
	dataOutArray(0) => fork_52_dataOutArray_0,
	dataOutArray(1) => fork_52_dataOutArray_1
);

source_13: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source_13_clk,
	rst => source_13_rst,
	nReadyArray(0) => source_13_nReadyArray_0,
	validArray(0) => source_13_validArray_0,
	dataOutArray(0) => source_13_dataOutArray_0
);

source_14: entity work.source(arch) generic map (0,1,32,6)
port map (
	clk => source_14_clk,
	rst => source_14_rst,
	nReadyArray(0) => source_14_nReadyArray_0,
	validArray(0) => source_14_validArray_0,
	dataOutArray(0) => source_14_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,6,6)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

phi_n6: entity work.merge(arch) generic map (1,1,6,6)
port map (
	clk => phi_n6_clk,
	rst => phi_n6_rst,
	dataInArray(0) => phi_n6_dataInArray_0,
	pValidArray(0) => phi_n6_pValidArray_0,
	readyArray(0) => phi_n6_readyArray_0,
	nReadyArray(0) => phi_n6_nReadyArray_0,
	validArray(0) => phi_n6_validArray_0,
	dataOutArray(0) => phi_n6_dataOutArray_0
);

phiC_27: entity work.merge(arch) generic map (1,1,1,1)
port map (
	clk => phiC_27_clk,
	rst => phiC_27_rst,
	dataInArray(0) => phiC_27_dataInArray_0,
	pValidArray(0) => phiC_27_pValidArray_0,
	readyArray(0) => phiC_27_readyArray_0,
	nReadyArray(0) => phiC_27_nReadyArray_0,
	validArray(0) => phiC_27_validArray_0,
	dataOutArray(0) => phiC_27_dataOutArray_0
);

MC_data: entity work.MemCont(arch) generic map (32,32,1,4,1)
port map (
	clk => MC_data_clk,
	rst => MC_data_rst,
	io_storeDataOut => data_dout0,
	io_storeAddrOut => data_address0,
	io_storeEnable => MC_data_we0_ce0,
	io_loadDataIn => data_din1,
	io_loadAddrOut => data_address1,
	io_loadEnable => data_ce1,
	io_bbReadyToPrevs(0) => MC_data_readyArray_0,
	io_bbpValids(0) => MC_data_pValidArray_0,
	io_bb_stCountArray(0) => MC_data_dataInArray_0,
	io_rdPortsPrev_ready(0) => MC_data_readyArray_1,
	io_rdPortsPrev_ready(1) => MC_data_readyArray_2,
	io_rdPortsPrev_ready(2) => MC_data_readyArray_5,
	io_rdPortsPrev_ready(3) => MC_data_readyArray_6,
	io_rdPortsPrev_valid(0) => MC_data_pValidArray_1,
	io_rdPortsPrev_valid(1) => MC_data_pValidArray_2,
	io_rdPortsPrev_valid(2) => MC_data_pValidArray_5,
	io_rdPortsPrev_valid(3) => MC_data_pValidArray_6,
	io_rdPortsPrev_bits(0) => MC_data_dataInArray_1,
	io_rdPortsPrev_bits(1) => MC_data_dataInArray_2,
	io_rdPortsPrev_bits(2) => MC_data_dataInArray_5,
	io_rdPortsPrev_bits(3) => MC_data_dataInArray_6,
	io_wrAddrPorts_ready(0) => MC_data_readyArray_3,
	io_wrAddrPorts_valid(0) => MC_data_pValidArray_3,
	io_wrAddrPorts_bits(0) => MC_data_dataInArray_3,
	io_wrDataPorts_ready(0) => MC_data_readyArray_4,
	io_wrDataPorts_valid(0) => MC_data_pValidArray_4,
	io_wrDataPorts_bits(0) => MC_data_dataInArray_4,
	io_rdPortsNext_ready(0) => MC_data_nReadyArray_0,
	io_rdPortsNext_ready(1) => MC_data_nReadyArray_1,
	io_rdPortsNext_ready(2) => MC_data_nReadyArray_2,
	io_rdPortsNext_ready(3) => MC_data_nReadyArray_3,
	io_rdPortsNext_valid(0) => MC_data_validArray_0,
	io_rdPortsNext_valid(1) => MC_data_validArray_1,
	io_rdPortsNext_valid(2) => MC_data_validArray_2,
	io_rdPortsNext_valid(3) => MC_data_validArray_3,
	io_rdPortsNext_bits(0) => MC_data_dataOutArray_0,
	io_rdPortsNext_bits(1) => MC_data_dataOutArray_1,
	io_rdPortsNext_bits(2) => MC_data_dataOutArray_2,
	io_rdPortsNext_bits(3) => MC_data_dataOutArray_3,
	io_Empty_Valid => MC_data_validArray_4,
	io_Empty_Ready => MC_data_nReadyArray_4

);

MC_cov: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => MC_cov_clk,
	rst => MC_cov_rst,
	io_storeDataOut => cov_dout0,
	io_storeAddrOut => cov_address0,
	io_storeEnable => MC_cov_we0_ce0,
	io_loadDataIn => cov_din1,
	io_loadAddrOut => cov_address1,
	io_loadEnable => cov_ce1,
	io_bbReadyToPrevs(0) => MC_cov_readyArray_0,
	io_bbpValids(0) => MC_cov_pValidArray_0,
	io_bb_stCountArray(0) => MC_cov_dataInArray_0,
	io_rdPortsPrev_ready(0) => MC_cov_readyArray_3,
	io_rdPortsPrev_valid(0) => MC_cov_pValidArray_3,
	io_rdPortsPrev_bits(0) => MC_cov_dataInArray_3,
	io_wrAddrPorts_ready(0) => MC_cov_readyArray_1,
	io_wrAddrPorts_valid(0) => MC_cov_pValidArray_1,
	io_wrAddrPorts_bits(0) => MC_cov_dataInArray_1,
	io_wrDataPorts_ready(0) => MC_cov_readyArray_2,
	io_wrDataPorts_valid(0) => MC_cov_pValidArray_2,
	io_wrDataPorts_bits(0) => MC_cov_dataInArray_2,
	io_rdPortsNext_ready(0) => MC_cov_nReadyArray_1,
	io_rdPortsNext_valid(0) => MC_cov_validArray_1,
	io_rdPortsNext_bits(0) => MC_cov_dataOutArray_1,
	io_Empty_Valid => MC_cov_validArray_0,
	io_Empty_Ready => MC_cov_nReadyArray_0

);

end_0: entity work.end_node(arch) generic map (1,2,1,6,6)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_2,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	pValidArray(0) => end_0_pValidArray_2,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	readyArray(0) => end_0_readyArray_2,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

sink_0: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_0_clk,
	rst => sink_0_rst,
	dataInArray(0) => sink_0_dataInArray_0,
	pValidArray(0) => sink_0_pValidArray_0,
	readyArray(0) => sink_0_readyArray_0
);

sink_1: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,6,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

sink_5: entity work.sink(arch) generic map (1,0,6,32)
port map (
	clk => sink_5_clk,
	rst => sink_5_rst,
	dataInArray(0) => sink_5_dataInArray_0,
	pValidArray(0) => sink_5_pValidArray_0,
	readyArray(0) => sink_5_readyArray_0
);

sink_6: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_6_clk,
	rst => sink_6_rst,
	dataInArray(0) => sink_6_dataInArray_0,
	pValidArray(0) => sink_6_pValidArray_0,
	readyArray(0) => sink_6_readyArray_0
);

sink_7: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_7_clk,
	rst => sink_7_rst,
	dataInArray(0) => sink_7_dataInArray_0,
	pValidArray(0) => sink_7_pValidArray_0,
	readyArray(0) => sink_7_readyArray_0
);

sink_8: entity work.sink(arch) generic map (1,0,6,32)
port map (
	clk => sink_8_clk,
	rst => sink_8_rst,
	dataInArray(0) => sink_8_dataInArray_0,
	pValidArray(0) => sink_8_pValidArray_0,
	readyArray(0) => sink_8_readyArray_0
);

sink_9: entity work.sink(arch) generic map (1,0,6,32)
port map (
	clk => sink_9_clk,
	rst => sink_9_rst,
	dataInArray(0) => sink_9_dataInArray_0,
	pValidArray(0) => sink_9_pValidArray_0,
	readyArray(0) => sink_9_readyArray_0
);

sink_10: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_10_clk,
	rst => sink_10_rst,
	dataInArray(0) => sink_10_dataInArray_0,
	pValidArray(0) => sink_10_pValidArray_0,
	readyArray(0) => sink_10_readyArray_0
);

sink_11: entity work.sink(arch) generic map (1,0,6,32)
port map (
	clk => sink_11_clk,
	rst => sink_11_rst,
	dataInArray(0) => sink_11_dataInArray_0,
	pValidArray(0) => sink_11_pValidArray_0,
	readyArray(0) => sink_11_readyArray_0
);

sink_12: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_12_clk,
	rst => sink_12_rst,
	dataInArray(0) => sink_12_dataInArray_0,
	pValidArray(0) => sink_12_pValidArray_0,
	readyArray(0) => sink_12_readyArray_0
);

sink_13: entity work.sink(arch) generic map (1,0,6,32)
port map (
	clk => sink_13_clk,
	rst => sink_13_rst,
	dataInArray(0) => sink_13_dataInArray_0,
	pValidArray(0) => sink_13_pValidArray_0,
	readyArray(0) => sink_13_readyArray_0
);

sink_14: entity work.sink(arch) generic map (1,0,6,32)
port map (
	clk => sink_14_clk,
	rst => sink_14_rst,
	dataInArray(0) => sink_14_dataInArray_0,
	pValidArray(0) => sink_14_pValidArray_0,
	readyArray(0) => sink_14_readyArray_0
);

sink_15: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_15_clk,
	rst => sink_15_rst,
	dataInArray(0) => sink_15_dataInArray_0,
	pValidArray(0) => sink_15_pValidArray_0,
	readyArray(0) => sink_15_readyArray_0
);

sink_16: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_16_clk,
	rst => sink_16_rst,
	dataInArray(0) => sink_16_dataInArray_0,
	pValidArray(0) => sink_16_pValidArray_0,
	readyArray(0) => sink_16_readyArray_0
);

sink_17: entity work.sink(arch) generic map (1,0,6,32)
port map (
	clk => sink_17_clk,
	rst => sink_17_rst,
	dataInArray(0) => sink_17_dataInArray_0,
	pValidArray(0) => sink_17_pValidArray_0,
	readyArray(0) => sink_17_readyArray_0
);

sink_18: entity work.sink(arch) generic map (1,0,6,32)
port map (
	clk => sink_18_clk,
	rst => sink_18_rst,
	dataInArray(0) => sink_18_dataInArray_0,
	pValidArray(0) => sink_18_pValidArray_0,
	readyArray(0) => sink_18_readyArray_0
);

sink_19: entity work.sink(arch) generic map (1,0,6,32)
port map (
	clk => sink_19_clk,
	rst => sink_19_rst,
	dataInArray(0) => sink_19_dataInArray_0,
	pValidArray(0) => sink_19_pValidArray_0,
	readyArray(0) => sink_19_readyArray_0
);

sink_20: entity work.sink(arch) generic map (1,0,6,32)
port map (
	clk => sink_20_clk,
	rst => sink_20_rst,
	dataInArray(0) => sink_20_dataInArray_0,
	pValidArray(0) => sink_20_pValidArray_0,
	readyArray(0) => sink_20_readyArray_0
);

sink_21: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_21_clk,
	rst => sink_21_rst,
	dataInArray(0) => sink_21_dataInArray_0,
	pValidArray(0) => sink_21_pValidArray_0,
	readyArray(0) => sink_21_readyArray_0
);

sink_22: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_22_clk,
	rst => sink_22_rst,
	dataInArray(0) => sink_22_dataInArray_0,
	pValidArray(0) => sink_22_pValidArray_0,
	readyArray(0) => sink_22_readyArray_0
);

sink_23: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_23_clk,
	rst => sink_23_rst,
	dataInArray(0) => sink_23_dataInArray_0,
	pValidArray(0) => sink_23_pValidArray_0,
	readyArray(0) => sink_23_readyArray_0
);

sink_24: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_24_clk,
	rst => sink_24_rst,
	dataInArray(0) => sink_24_dataInArray_0,
	pValidArray(0) => sink_24_pValidArray_0,
	readyArray(0) => sink_24_readyArray_0
);

sink_25: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_25_clk,
	rst => sink_25_rst,
	dataInArray(0) => sink_25_dataInArray_0,
	pValidArray(0) => sink_25_pValidArray_0,
	readyArray(0) => sink_25_readyArray_0
);

sink_26: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_26_clk,
	rst => sink_26_rst,
	dataInArray(0) => sink_26_dataInArray_0,
	pValidArray(0) => sink_26_pValidArray_0,
	readyArray(0) => sink_26_readyArray_0
);

end behavioral; 
