0.4
2016.2
/home/tighe/Desktop/redmasters/FPGA_Xilinx/Cores/Barris/write_back/write_back.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
/home/tighe/Desktop/redmasters/FPGA_Xilinx/Cores/Barris/write_back/write_back.srcs/sources_1/new/write_back.v,1491549378,verilog,,,,,,,,,,,
