
5. Printing statistics.

=== $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            627
   Number of public wires:           9
   Number of public wire bits:     255
   Number of memories:               1
   Number of memory bits:          360
   Number of processes:              0
   Number of cells:                 12
     $dffe_60                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_6                          2
     $mux_60                         2

=== $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            625
   Number of public wires:           9
   Number of public wire bits:     253
   Number of memories:               1
   Number of memory bits:          183
   Number of processes:              0
   Number of cells:                 12
     $dffe_61                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_3                          2
     $mux_61                         2

=== $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            331
   Number of public wires:           9
   Number of public wire bits:     135
   Number of memories:               1
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                 12
     $dffe_32                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_2                          2
     $mux_32                         2

=== ResetToBool ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== SizedFIFO_a ===

   Number of wires:                 17
   Number of wire bits:            136
   Number of public wires:          17
   Number of public wire bits:     136
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_a               1

=== SizedFIFO_b ===

   Number of wires:                 17
   Number of wire bits:             80
   Number of public wires:          17
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_b               1

=== SizedFIFO_c ===

   Number of wires:                 17
   Number of wire bits:            138
   Number of public wires:          17
   Number of public wire bits:     138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_c               1

=== generic_fifo_sc_a ===

   Number of wires:                 93
   Number of wire bits:            385
   Number of public wires:          27
   Number of public wire bits:     295
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_6                          3
     $add_7                          2
     $and_1                         25
     $eq_6                           4
     $ge_32                          2
     $le_32                          2
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_7                          2
     $ne_6                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_6                        2
     $sdffe_7                        1

=== generic_fifo_sc_b ===

   Number of wires:                 93
   Number of wire bits:            233
   Number of public wires:          27
   Number of public wire bits:     159
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_2                          3
     $add_3                          2
     $and_1                         25
     $eq_2                           4
     $ge_32                          2
     $le_32                          2
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_3                          2
     $ne_2                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_2                        2
     $sdffe_3                        1

=== generic_fifo_sc_c ===

   Number of wires:                 93
   Number of wire bits:            359
   Number of public wires:          27
   Number of public wire bits:     281
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_3                          3
     $add_4                          2
     $and_1                         25
     $eq_3                           4
     $ge_32                          2
     $le_32                          2
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_4                          2
     $ne_3                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_3                        2
     $sdffe_4                        1

=== mkSMAdapter4B ===

   Number of wires:                966
   Number of wire bits:           5493
   Number of public wires:         667
   Number of public wire bits:    5137
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                621
     $add_14                         2
     $add_2                          7
     $add_32                         7
     $add_4                          2
     $and_1                          2
     $dff_6                          1
     $dff_7                          1
     $dffe_14                        1
     $eq_12                          4
     $eq_14                          1
     $eq_16                          1
     $eq_2                          14
     $eq_3                          14
     $eq_4                           5
     $eq_8                          10
     $gt_2                           2
     $gt_4                           1
     $le_14                          1
     $logic_and_1                  185
     $logic_not_1                   35
     $logic_not_12                   1
     $logic_not_16                   2
     $logic_not_2                    7
     $logic_not_24                   1
     $logic_not_3                    2
     $logic_not_4                    2
     $logic_not_8                    1
     $logic_or_1                   110
     $mux_1                         12
     $mux_12                         5
     $mux_14                         5
     $mux_15                         4
     $mux_16                         2
     $mux_2                         11
     $mux_3                          2
     $mux_32                         6
     $mux_34                         3
     $mux_38                         3
     $mux_4                          4
     $mux_61                         3
     $mux_8                          2
     $mux_9                          1
     $ne_1                           2
     $ne_2                          10
     $ne_3                           6
     $not_1                          1
     $pmux_3                         1
     $pmux_32                        9
     $pmux_34                        3
     $pmux_38                        2
     $pmux_61                        2
     $reduce_and_32                  1
     $reduce_and_60                  1
     $reduce_and_61                  1
     $reduce_bool_12                 1
     $reduce_bool_14                 1
     $reduce_bool_16                 1
     $reduce_bool_2                  8
     $reduce_bool_3                  2
     $reduce_or_2                    3
     $sdff_1                        10
     $sdff_3                         1
     $sdff_32                        1
     $sdffce_14                      1
     $sdffe_1                       13
     $sdffe_12                       1
     $sdffe_14                       2
     $sdffe_15                       1
     $sdffe_16                       1
     $sdffe_2                        9
     $sdffe_3                        2
     $sdffe_32                      14
     $sdffe_34                       2
     $sdffe_38                       2
     $sdffe_61                       2
     $sdffe_9                        1
     $sub_12                         1
     $sub_14                         1
     $sub_16                         1
     $sub_2                          7
     $xor_4                          1
     ResetToBool                     4
     SizedFIFO_a                     1
     SizedFIFO_b                     1
     SizedFIFO_c                     1

=== design hierarchy ===

   mkSMAdapter4B                     1
     ResetToBool                     4
     SizedFIFO_a                     1
       generic_fifo_sc_a             1
         $paramod$4f6fbf01c70e70becc70c24cf01c3102aeeb79b9\dual_port_ram      1
     SizedFIFO_b                     1
       generic_fifo_sc_b             1
         $paramod$97bca1cfe2f6b17529eb5ca2ef48690d8700ec43\dual_port_ram      1
     SizedFIFO_c                     1
       generic_fifo_sc_c             1
         $paramod$9037a25c7de3434dc19a57f80b44249a49f93541\dual_port_ram      1

   Number of wires:               1355
   Number of wire bits:           8415
   Number of public wires:         834
   Number of public wire bits:    6877
   Number of memories:               3
   Number of memory bits:          607
   Number of processes:              0
   Number of cells:                899
     $add_14                         2
     $add_2                         10
     $add_3                          5
     $add_32                         7
     $add_4                          4
     $add_6                          3
     $add_7                          2
     $and_1                         77
     $dff_6                          1
     $dff_7                          1
     $dffe_14                        1
     $dffe_32                        2
     $dffe_60                        2
     $dffe_61                        2
     $eq_12                          4
     $eq_14                          1
     $eq_16                          1
     $eq_2                          18
     $eq_3                          18
     $eq_4                           5
     $eq_6                           4
     $eq_8                          10
     $ge_32                          6
     $gt_2                           2
     $gt_4                           1
     $le_14                          1
     $le_32                          6
     $logic_and_1                  185
     $logic_not_1                   50
     $logic_not_12                   1
     $logic_not_16                   2
     $logic_not_2                    7
     $logic_not_24                   1
     $logic_not_3                    2
     $logic_not_4                    2
     $logic_not_8                    1
     $logic_or_1                   110
     $lt_32                          6
     $memrd                          6
     $memwr_v2                       6
     $mux_1                         54
     $mux_12                         5
     $mux_14                         5
     $mux_15                         4
     $mux_16                         2
     $mux_2                         13
     $mux_3                          6
     $mux_32                         8
     $mux_34                         3
     $mux_38                         3
     $mux_4                          6
     $mux_6                          2
     $mux_60                         2
     $mux_61                         5
     $mux_7                          2
     $mux_8                          2
     $mux_9                          1
     $ne_1                           2
     $ne_2                          13
     $ne_3                           9
     $ne_6                           3
     $not_1                          4
     $or_1                           6
     $or_2                           3
     $pmux_3                         1
     $pmux_32                        9
     $pmux_34                        3
     $pmux_38                        2
     $pmux_61                        2
     $reduce_and_32                  1
     $reduce_and_60                  1
     $reduce_and_61                  1
     $reduce_bool_12                 1
     $reduce_bool_14                 1
     $reduce_bool_16                 1
     $reduce_bool_2                 29
     $reduce_bool_3                  2
     $reduce_or_2                    6
     $sdff_1                        10
     $sdff_3                         1
     $sdff_32                        1
     $sdffce_14                      1
     $sdffe_1                       31
     $sdffe_12                       1
     $sdffe_14                       2
     $sdffe_15                       1
     $sdffe_16                       1
     $sdffe_2                       11
     $sdffe_3                        5
     $sdffe_32                      14
     $sdffe_34                       2
     $sdffe_38                       2
     $sdffe_4                        1
     $sdffe_6                        2
     $sdffe_61                       2
     $sdffe_7                        1
     $sdffe_9                        1
     $sub_12                         1
     $sub_14                         1
     $sub_16                         1
     $sub_2                          7
     $xor_4                          1

