[12/08 11:19:54      0s] 
[12/08 11:19:54      0s] Cadence Tempus(TM) Timing Signoff Solution.
[12/08 11:19:54      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/08 11:19:54      0s] 
[12/08 11:19:54      0s] Version:	v17.21-s086_1, built Mon Mar 26 19:23:45 PDT 2018
[12/08 11:19:54      0s] Options:	-stylus 
[12/08 11:19:54      0s] Date:		Mon Dec  8 11:19:53 2025
[12/08 11:19:54      0s] Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
[12/08 11:19:54      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[12/08 11:19:54      0s] 
[12/08 11:19:54      0s] License:
[12/08 11:19:54      0s] 		tpsxl	Tempus Timing Signoff Solution XL	17.2	checkout succeeded
[12/08 11:19:54      0s] 		16 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[12/08 11:19:59      3s] 
[12/08 11:19:59      3s] ***************************************************************************************
[12/08 11:19:59      3s] INFO:    You have enabled the Common UI that has been internally qualified at Cadence but
[12/08 11:19:59      3s]          has only limited customer testing. You are encouraged to work with Cadence directly
[12/08 11:19:59      3s]          to qualify your usage and make sure it meets your needs before deploying it widely.
[12/08 11:19:59      3s] ***************************************************************************************
[12/08 11:19:59      3s] 
[12/08 11:20:04      7s] @(#)CDS: Tempus Timing Signoff Solution v17.21-s086_1 (64bit) 03/26/2018 19:23 (Linux 2.6.18-194.el5)
[12/08 11:20:04      7s] @(#)CDS: NanoRoute 17.21-s086_1 NR171017-1606/MT (database version 2.30, 408.7.1) {superthreading v1.46}
[12/08 11:20:04      7s] @(#)CDS: AAE 17.21-s044 (64bit) 03/26/2018 (Linux 2.6.18-194.el5)
[12/08 11:20:04      7s] @(#)CDS: CTE 17.21-s024_1 () Mar 26 2018 08:55:31 ( )
[12/08 11:20:04      7s] @(#)CDS: SYNTECH 17.21-s008_1 () Mar 22 2018 10:41:39 ( )
[12/08 11:20:04      7s] @(#)CDS: CPE v17.21-s032
[12/08 11:20:04      7s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[12/08 11:20:04      7s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/08 11:20:04      7s] @(#)CDS: RCDB 11.12
[12/08 11:20:04      7s] --- Running on ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB) ---
[12/08 11:20:04      7s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[12/08 11:20:04      7s] **INFO: (TMPDIR-1001): The environment variable TMPDIR is not set.
Create and set the environment variable TMPDIR to '/tmp/ssv_tmpdir_4388_3EjAsp'.
[12/08 11:20:04      7s] environment variable TMPDIR is '/tmp/ssv_tmpdir_4388_3EjAsp'.
[12/08 11:20:05      8s] set_layer_preference instanceCell -is_visible 1
[12/08 11:20:05      8s] @tempus 2> set_layer_preference instanceCell -is_selectable 1
[12/08 11:20:05      8s] @tempus 3> set_layer_preference instanceFunction -is_visible 1
[12/08 11:20:05      8s] @tempus 4> set_layer_preference instanceFunction -is_selectable 1
[12/08 11:20:05      8s] @tempus 5> set_layer_preference instanceStatus -is_visible 1
[12/08 11:20:05      8s] @tempus 6> set_layer_preference instanceStatus -is_selectable 1
[12/08 11:20:05      8s] @tempus 7> set_layer_preference layerBlk -is_visible 1
[12/08 11:20:05      8s] @tempus 8> set_layer_preference layerBlk -is_selectable 1
[12/08 11:20:05      8s] @tempus 9> set_layer_preference groupmain_Congestion -is_visible 1
[12/08 11:20:05      8s] @tempus 10> set_layer_preference groupmain_Congestion -is_selectable 1
[12/08 11:20:06      8s] @tempus 11> get_si_mode
invalid command name "get_si_mode"
@tempus 12> get_db

[12/08 11:20:27     10s] 
[12/08 11:20:27     10s] Usage: get_db [-help] [-expr <expression>] {[<start> [<chain>] [<pattern>] [-if <expression>] [-dbu ] [-foreach <tcl_body>] [-index <index_name value ...>] [-invert ] [-regexp ] [-match_hier ] [-unique ] [-computed ]] [-category <category>]}
[12/08 11:20:27     10s] 
[12/08 11:20:27     10s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "get_db".
[12/08 11:20:27     10s] 
[12/08 11:20:27     10s] @tempus 13> get_db analysis_views 

[12/08 11:20:38     12s] @tempus 14> get_db *

[12/08 11:21:02     15s] **ERROR: (IMPCCOPT-2004):	Cannot run get_db clock_spines as no clock trees are defined.
[12/08 11:21:03     15s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[12/08 11:21:03     15s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[12/08 11:21:03     15s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[12/08 11:21:03     15s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[12/08 11:21:03     15s] **WARN: (GLOBAL-100):	Global 'timing_aocv_slack_threshold' has become obsolete. It will be removed in the next release.
[12/08 11:21:03     15s] **WARN: (IMPUDM-33):	Global variable "timing_disable_parallel_arcs" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/08 11:21:03     15s] **WARN: (IMPUDM-33):	Global variable "timing_enable_path_exception_to_pin_compatibility" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/08 11:21:03     15s] **WARN: (GLOBAL-100):	Global 'timing_enable_path_exception_to_pin_compatibility' has become obsolete. It will be removed in the next release.
[12/08 11:21:03     15s] **WARN: (GLOBAL-100):	Global 'timing_library_support_multi_seq_elem' has become obsolete. It will be removed in the next release.
[12/08 11:21:03     15s] **WARN: (IMPUDM-33):	Global variable "timing_socv_analysis_nsigma_multiplier" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[12/08 11:21:03     15s] Object: root:/
[12/08 11:21:03     15s]   add_fillers_cells:     {}
[12/08 11:21:03     15s]   add_fillers_prefix:    {}
[12/08 11:21:03     15s]   add_fillers_with_drc:  true
[12/08 11:21:03     15s]   add_route_vias_auto:   false
[12/08 11:21:03     15s]   add_route_vias_ndr_only:  false
[12/08 11:21:03     15s]   add_tieoffs_cells:     {}
[12/08 11:21:03     15s]   add_tieoffs_create_hports:  false
[12/08 11:21:03     15s]   add_tieoffs_honor_dont_touch:  false
[12/08 11:21:03     15s]   add_tieoffs_honor_dont_use:  false
[12/08 11:21:03     15s]   add_tieoffs_max_distance:  0.0
[12/08 11:21:03     15s]   add_tieoffs_max_fanout:  0
[12/08 11:21:03     15s]   add_tieoffs_prefix:    {}
[12/08 11:21:03     15s]   add_tieoffs_report_hports:  false
[12/08 11:21:03     15s]   analysis_views:        
[12/08 11:21:03     15s]   attributes:            attribute:obj_type/accept_user_defined_attributes attribute:obj_type/attributes attribute:obj_type/help attribute:obj_type/name attribute:obj_type/obj_type attribute:design/analysis_views attribute:design/area 
[12/08 11:21:03     15s]                          attribute:design/bbox attribute:design/boundaries attribute:design/boundary ... (total length 2784)
[12/08 11:21:03     15s]   auto_file_dir:         ./
[12/08 11:21:03     15s]   auto_file_prefix:      {}
[12/08 11:21:03     15s]   base_cells:            
[12/08 11:21:03     15s]   base_pins:             {}
[12/08 11:21:03     15s]   bumps:                 {}
[12/08 11:21:03     15s]   busses:                {}
[12/08 11:21:03     15s]   categories:            {add_fillers add_route_vias add_tieoffs cts delaycal design eco extract_rc flow get_db ilm init metric oa_read_write opt opt_signoff partition place power power_intent program read_physical route route_special 
[12/08 11:21:03     15s]                          si system tech timing write_db write_def write_netlist}
[12/08 11:21:03     15s]   clock_spines:          {}
[12/08 11:21:03     15s]   clock_tree_source_groups:  {}
[12/08 11:21:03     15s]   clock_trees:           {}
[12/08 11:21:03     15s]   clocks:                
[12/08 11:21:03     15s]   cmd_file:              tempus.cmd1
[12/08 11:21:03     15s]   constraint_modes:      
[12/08 11:21:03     15s]   current_design:        {}
[12/08 11:21:03     15s]   delay_corners:         
[12/08 11:21:03     15s]   delaycal_advanced_pincap_mode:  false
[12/08 11:21:03     15s]   delaycal_combine_mmmc:  early_late
[12/08 11:21:03     15s]   delaycal_default_net_delay:  1000ps
[12/08 11:21:03     15s]   delaycal_default_net_load:  0.5pf
[12/08 11:21:03     15s]   delaycal_degrade_slew_on_early_nets:  true
[12/08 11:21:03     15s]   delaycal_enable_auto_wire_load_selection:  true
[12/08 11:21:03     15s]   delaycal_enable_high_fanout:  false
[12/08 11:21:03     15s]   delaycal_enable_quiet_receivers_for_hold:  false
[12/08 11:21:03     15s]   delaycal_enable_si:    false
[12/08 11:21:03     15s]   delaycal_enable_wire_load_model:  1
[12/08 11:21:03     15s]   delaycal_equivalent_waveform_model:  none
[12/08 11:21:03     15s]   delaycal_ewm_type:     moments
[12/08 11:21:03     15s]   delaycal_honor_slew_prop_constraint:  true
[12/08 11:21:03     15s]   delaycal_input_transition_delay:  0ps
[12/08 11:21:03     15s]   delaycal_report_out_bound:  false
[12/08 11:21:03     15s]   delaycal_slew_out_bound_limit_high:  3.40282e+38
[12/08 11:21:03     15s]   delaycal_slew_out_bound_limit_low:  0.5
[12/08 11:21:03     15s]   delaycal_socv_accuracy_mode:  low
[12/08 11:21:03     15s]   delaycal_socv_lvf_mode:  moments
[12/08 11:21:03     15s]   delaycal_socv_use_lvf_tables:  all
[12/08 11:21:03     15s]   delaycal_support_output_pin_cap:  true
[12/08 11:21:03     15s]   delaycal_use_default_delay_limit:  1000
[12/08 11:21:03     15s]   design_cong_effort:    auto
[12/08 11:21:03     15s]   design_early_clock_flow:  false
[12/08 11:21:03     15s]   design_process_node:   65
[12/08 11:21:03     15s]   designs:               
[12/08 11:21:03     15s]   distributed_mmmc_disable_reports_auto_redirection:  0
[12/08 11:21:03     15s]   distributed_sync_master_client:  true
[12/08 11:21:03     15s]   eco_batch_mode:        false
[12/08 11:21:03     15s]   eco_check_logical_equivalence:  true
[12/08 11:21:03     15s]   eco_client_tempus_executable:  {}
[12/08 11:21:03     15s]   eco_def_file_list:     {}
[12/08 11:21:03     15s]   eco_hold_view_list:    {}
[12/08 11:21:03     15s]   eco_honor_dont_touch:  true
[12/08 11:21:03     15s]   eco_honor_dont_use:    true
[12/08 11:21:03     15s]   eco_honor_fixed_status:  true
[12/08 11:21:03     15s]   eco_honor_fixed_wires:  true
[12/08 11:21:03     15s]   eco_lef_file_list:     {}
[12/08 11:21:03     15s]   eco_prefix:            ECO
[12/08 11:21:03     15s]   eco_setup_view_list:   {}
[12/08 11:21:03     15s]   eco_si_effort:         low
[12/08 11:21:03     15s]   eco_update_timing:     true
[12/08 11:21:03     15s]   extend_2D_cell_shapes:  NULL
[12/08 11:21:03     15s]   extract_rc_cap_filter_mode:  relative_and_coupling
[12/08 11:21:03     15s]   extract_rc_compress_rcdb:  false
[12/08 11:21:03     15s]   extract_rc_coupled:    true
[12/08 11:21:03     15s]   extract_rc_coupling_cap_threshold:  0.1
[12/08 11:21:03     15s]   extract_rc_lef_tech_file_map:  {}
[12/08 11:21:03     15s]   extract_rc_qrc_cmd_file:  {}
[12/08 11:21:03     15s]   extract_rc_qrc_cmd_type:  auto
[12/08 11:21:03     15s]   extract_rc_qrc_run_mode:  concurrent
[12/08 11:21:03     15s]   extract_rc_relative_cap_threshold:  1.0
[12/08 11:21:03     15s]   extract_rc_shrink_factor:  1.0
[12/08 11:21:03     15s]   extract_rc_total_cap_threshold:  0.0
[12/08 11:21:03     15s]   extract_rc_turbo_reduce:  auto
[12/08 11:21:03     15s]   flexible_htrees:       {}
[12/08 11:21:03     15s]   flow_branch:           {}
[12/08 11:21:03     15s]   flow_caller_data:      {}
[12/08 11:21:03     15s]   flow_cla_enabled_features:  {}
[12/08 11:21:03     15s]   flow_cla_inject_tcl:   {}
[12/08 11:21:03     15s]   flow_current:          {}
[12/08 11:21:03     15s]   flow_database_directory:  dbs
[12/08 11:21:03     15s]   flow_edit_wildcard_end_steps:  {}
[12/08 11:21:03     15s]   flow_edit_wildcard_start_steps:  {}
[12/08 11:21:03     15s]   flow_error_errorinfo:  {}
[12/08 11:21:03     15s]   flow_error_message:    {}
[12/08 11:21:03     15s]   flow_exit_when_done:   false
[12/08 11:21:03     15s]   flow_footer_tcl:       {}
[12/08 11:21:03     15s]   flow_header_tcl:       {}
[12/08 11:21:03     15s]   flow_hier_path:        {}
[12/08 11:21:03     15s]   flow_history:          {}
[12/08 11:21:03     15s]   flow_init_footer_tcl:  {}
[12/08 11:21:03     15s]   flow_init_header_tcl:  {}
[12/08 11:21:03     15s]   flow_log_directory:    logs
[12/08 11:21:03     15s]   flow_log_prefix_generator:  {
[12/08 11:21:03     15s]       set logPrefix $start_step
[12/08 11:21:03     15s]       # Work out the subset of steps we are running
[12/08 11:21:03     15s]       set startPath [split $start_step "."]
[12/08 11:21:03     15s]       set endPath [split $end_step "."]
[12/08 11:21:03     15s]       for {set i 0} {$i < [llength 
[12/08 11:21:03     15s]                               $startPath]} {incr i} {
[12/08 11:21:03     15s]         if {[lindex $startPath $i] ne [lindex $endPath $i]} {
[12/08 11:21:03     15s]           if {$subflow_start_step && $subflow_end_step} {
[12/08 11:21:03     15s]             set logPrefix [join [lrange $startPath 0 [expr $i 
[12/08 11:21:03     15s]                               - 1]] "."]
[12/08 11:21:03     15s]           } else {
[12/08 11:21:03     15s]             set logPrefix $start_step
[12/08 11:21:03     15s]             if {$i < [llength $endPath]} {
[12/08 11:21:03     15s]               set logPrefix "${logPrefix}-[join [lrange $endPath $i end] "."]"
[12/08 11:21:03     15s]             }
[12/08 11:21:03     15s]    
[12/08 11:21:03     15s]                                      }
[12/08 11:21:03     15s]           break
[12/08 11:21:03     15s]         }
[12/08 11:21:03     15s]       }
[12/08 11:21:03     15s]       # Add the branch name
[12/08 11:21:03     15s]       if {$branch ne {}} {
[12/08 11:21:03     15s]         if {$logPrefix eq {}} {
[12/08 11:21:03     15s]           set logPrefix $branch
[12/08 11:21:03     15s]         } else {
[12/08 11:21:03     15s]           set logPrefix 
[12/08 11:21:03     15s]                               "$branch.$logPrefix"
[12/08 11:21:03     15s]         }
[12/08 11:21:03     15s]       }
[12/08 11:21:03     15s]       # Add the top-level flow to the prefix
[12/08 11:21:03     15s]       if {$logPrefix eq {}} {
[12/08 11:21:03     15s]         set logPrefix [string range $flow 5 end]
[12/08 11:21:03     15s]       } else {
[12/08 11:21:03     15s]         set logPrefix 
[12/08 11:21:03     15s]                               "[string range $flow 5 end].$logPrefix"
[12/08 11:21:03     15s]       }
[12/08 11:21:03     15s]       # Fall back to tool name
[12/08 11:21:03     15s]       if {$logPrefix eq {}} {
[12/08 11:21:03     15s]         set logPrefix $tool
[12/08 11:21:03     15s]       }
[12/08 11:21:03     15s]       # Add the flow log directory
[12/08 11:21:03     15s]       set logPrefix [file 
[12/08 11:21:03     15s]                               join $flow_log_directory $logPrefix]
[12/08 11:21:03     15s]       return $logPrefix
[12/08 11:21:03     15s]     }
[12/08 11:21:03     15s]   flow_mail_on_error:    false
[12/08 11:21:03     15s]   flow_mail_to:          {}
[12/08 11:21:03     15s]   flow_metrics_file:     {}
[12/08 11:21:03     15s]   flow_metrics_snapshot_parent_uuid:  {}
[12/08 11:21:03     15s]   flow_metrics_snapshot_uuid:  {}
[12/08 11:21:03     15s]   flow_overwrite_database:  false
[12/08 11:21:03     15s]   flow_plugin_names:     {
[12/08 11:21:03     15s]       Cadence.plugin.place.pre
[12/08 11:21:03     15s]       Cadence.plugin.place.post
[12/08 11:21:03     15s]       Cadence.plugin.prects.pre
[12/08 11:21:03     15s]       Cadence.plugin.prects.exp.mbff
[12/08 11:21:03     15s]       Cadence.plugin.prects.post
[12/08 11:21:03     15s]       Cadence.plugin.cts.pre
[12/08 11:21:03     15s]       
[12/08 11:21:03     15s]                          Cadence.plugin.cts.post
[12/08 11:21:03     15s]       Cadence.plugin.postcts.pre
[12/08 11:21:03     15s]       Cadence.plugin.postcts.post
[12/08 11:21:03     15s]       Cadence.plugin.postcts.hold.pre
[12/08 11:21:03     15s]       Cadence.plugin.postcts.hold.post
[12/08 11:21:03     15s]       Cadence.plugin.route.pre
[12/08 11:21:03     15s]       
[12/08 11:21:03     15s]                          Cadence.plugin.route.trackopt.pre
[12/08 11:21:03     15s]       Cadence.plugin.route.trackopt.hold.pre
[12/08 11:21:03     15s]       Cadence.plugin.route.trackopt.hold.post
[12/08 11:21:03     15s]       Cadence.plugin.route.trackopt.post
[12/08 11:21:03     15s]       Cadence.plugin.route.post
[12/08 11:21:03     15s]       
[12/08 11:21:03     15s]                          Cadence.plugin.postroute.pre
[12/08 11:21:03     15s]       Cadence.plugin.postroute.hold.pre
[12/08 11:21:03     15s]       Cadence.plugin.postroute.hold.post
[12/08 11:21:03     15s]       Cadence.plugin.postroute.eco_route.pre
[12/08 11:21:03     15s]       Cadence.plugin.postroute.eco_route.post
[12/08 11:21:03     15s]       
[12/08 11:21:03     15s]                          Cadence.plugin.postroute.recovery.pre
[12/08 11:21:03     15s]       Cadence.plugin.postroute.recovery.hold.pre
[12/08 11:21:03     15s]       Cadence.plugin.postroute.recovery.hold.post
[12/08 11:21:03     15s]       Cadence.plugin.postroute.recovery.eco_route.pre
[12/08 11:21:03     15s]       
[12/08 11:21:03     15s]                          Cadence.plugin.postroute.recovery.eco_route.post
[12/08 11:21:03     15s]       Cadence.plugin.postroute.recovery.post
[12/08 11:21:03     15s]       Cadence.plugin.postroute.post
[12/08 11:21:03     15s]       Cadence.plugin.flowkit.snapshot
[12/08 11:21:03     15s]     }
[12/08 11:21:03     15s]   flow_plugin_steps:     {}
[12/08 11:21:03     15s]   flow_report_directory:  reports
[12/08 11:21:03     15s]   flow_reset_time_after_flow_init:  false
[12/08 11:21:03     15s]   flow_run_tag:          {}
[12/08 11:21:03     15s]   flow_schedule:         {}
[12/08 11:21:03     15s]   flow_starting_db:      {}
[12/08 11:21:03     15s]   flow_status_file:      {}
[12/08 11:21:03     15s]   flow_step_begin_tcl:   {}
[12/08 11:21:03     15s]   flow_step_canonical_current:  {}
[12/08 11:21:03     15s]   flow_step_check_tcl:   {}
[12/08 11:21:03     15s]   flow_step_current:     {}
[12/08 11:21:03     15s]   flow_step_end_tcl:     {}
[12/08 11:21:03     15s]   flow_step_last:        {}
[12/08 11:21:03     15s]   flow_step_last_msg:    {}
[12/08 11:21:03     15s]   flow_step_last_status:  not_run
[12/08 11:21:03     15s]   flow_step_next:        {}
[12/08 11:21:03     15s]   flow_steps:            {}
[12/08 11:21:03     15s]   flow_summary_tcl:      {}
[12/08 11:21:03     15s]   flow_template_feature_definition:  {}
[12/08 11:21:03     15s]   flow_template_type:    {}
[12/08 11:21:03     15s]   flow_template_version:  {}
[12/08 11:21:03     15s]   flow_user_templates:   {}
[12/08 11:21:03     15s]   flow_verbose:          true
[12/08 11:21:03     15s]   flow_working_directory:  .
[12/08 11:21:03     15s]   flows:                 {}
[12/08 11:21:03     15s]   foreign_cells:         
[12/08 11:21:03     15s]   get_db_display_limit:  10
[12/08 11:21:03     15s]   groups:                {}
[12/08 11:21:03     15s]   hinsts:                {}
[12/08 11:21:03     15s]   hnets:                 {}
[12/08 11:21:03     15s]   hpins:                 {}
[12/08 11:21:03     15s]   hports:                {}
[12/08 11:21:03     15s]   ilm_filter_internal_path:  false
[12/08 11:21:03     15s]   ilm_keep_async:        false
[12/08 11:21:03     15s]   ilm_keep_flatten:      true
[12/08 11:21:03     15s]   ilm_keep_high_fanout_ports:  true
[12/08 11:21:03     15s]   ilm_keep_loopback:     false
[12/08 11:21:03     15s]   init_check_error_for_undefined:  false
[12/08 11:21:03     15s]   init_check_netlist:    false
[12/08 11:21:03     15s]   init_check_power_ground:  false
[12/08 11:21:03     15s]   init_delete_floating_netlist_net:  true
[12/08 11:21:03     15s]   init_keep_empty_modules:  false
[12/08 11:21:03     15s]   init_lib_search_path:  {}
[12/08 11:21:03     15s]   init_power_intent_files:  {1801 {}}
[12/08 11:21:03     15s]   init_read_netlist_allow_port_mismatch:  false
[12/08 11:21:03     15s]   init_read_netlist_allow_undefined_cells:  false
[12/08 11:21:03     15s]   init_sync_relative_path:  false
[12/08 11:21:03     15s]   init_timing_enabled:   true
[12/08 11:21:03     15s]   insts:                 {}
[12/08 11:21:03     15s]   io_constraints:        {}
[12/08 11:21:03     15s]   layers:                
[12/08 11:21:03     15s]   lib_arcs:              {}
[12/08 11:21:03     15s]   lib_cells:             {}
[12/08 11:21:03     15s]   lib_pins:              {}
[12/08 11:21:03     15s]   libraries:             {}
[12/08 11:21:03     15s]   library_sets:          
[12/08 11:21:03     15s]   log_file:              tempus.log1
[12/08 11:21:03     15s]   logv_file:             tempus.logv1
[12/08 11:21:03     15s]   messages:              message:ANLSEMS-1 message:ASN-1 message:CHKCTS-1 message:CHKCTS-10 message:CHKCTS-12 message:CHKCTS-13 message:CHKCTS-14 message:CHKCTS-15 message:CHKCTS-16 message:CHKCTS-18 ... (total length 46723)
[12/08 11:21:03     15s]   metric_advanced_url_endpoint:  {}
[12/08 11:21:03     15s]   metric_capture_depth:  0
[12/08 11:21:03     15s]   metric_capture_design_image:  true
[12/08 11:21:03     15s]   metric_capture_max_drc_markers:  100000
[12/08 11:21:03     15s]   metric_capture_min_count:  1000
[12/08 11:21:03     15s]   metric_capture_overwrite:  false
[12/08 11:21:03     15s]   metric_capture_per_view:  true
[12/08 11:21:03     15s]   metric_capture_timing_paths:  10
[12/08 11:21:03     15s]   metric_capture_tns_histogram:  true
[12/08 11:21:03     15s]   metric_capture_tns_histogram_buckets:  50
[12/08 11:21:03     15s]   metric_capture_tns_histogram_paths:  10000
[12/08 11:21:03     15s]   metric_category_default:  design
[12/08 11:21:03     15s]   metric_current_run_id:  {}
[12/08 11:21:03     15s]   metric_page_cfg:       {}
[12/08 11:21:03     15s]   metric_summary_metrics:  {flow.cputime flow.realtime timing.setup.tns timing.setup.wns}
[12/08 11:21:03     15s]   modules:               
[12/08 11:21:03     15s]   net_groups:            {}
[12/08 11:21:03     15s]   nets:                  {}
[12/08 11:21:03     15s]   oa_allow_analysis_only:  false
[12/08 11:21:03     15s]   oa_allow_bit_connection:  false
[12/08 11:21:03     15s]   oa_allow_tech_update:  true
[12/08 11:21:03     15s]   oa_bindkey_file:       {}
[12/08 11:21:03     15s]   oa_cell_view_dir:      {}
[12/08 11:21:03     15s]   oa_convert_diagonal_path_to:  polygon
[12/08 11:21:03     15s]   oa_cut_rows:           false
[12/08 11:21:03     15s]   oa_display_resource_file:  {}
[12/08 11:21:03     15s]   oa_display_resource_file_in_library:  false
[12/08 11:21:03     15s]   oa_full_layer_list:    true
[12/08 11:21:03     15s]   oa_full_path:          false
[12/08 11:21:03     15s]   oa_inst_placed_if_none:  true
[12/08 11:21:03     15s]   oa_lib_create_mode:    reference
[12/08 11:21:03     15s]   oa_lock:               false
[12/08 11:21:03     15s]   oa_logic_only_import:  false
[12/08 11:21:03     15s]   oa_new_lib_compress_level:  1
[12/08 11:21:03     15s]   oa_pin_purpose:        false
[12/08 11:21:03     15s]   oa_push_pin_constraint:  false
[12/08 11:21:03     15s]   oa_save_mask_data_locked:  false
[12/08 11:21:03     15s]   oa_silently_ignore_unsupported_vias:  false
[12/08 11:21:03     15s]   oa_text_purpose:       drawing
[12/08 11:21:03     15s]   oa_tie_net:            {}
[12/08 11:21:03     15s]   oa_update_mode:        false
[12/08 11:21:03     15s]   oa_use_virtuoso_bindkey:  false
[12/08 11:21:03     15s]   oa_use_virtuoso_color:  false
[12/08 11:21:03     15s]   oa_view_sub_type:      vxl
[12/08 11:21:03     15s]   oa_write_net_voltage:  false
[12/08 11:21:03     15s]   oa_write_relative_path:  true
[12/08 11:21:03     15s]   obj_type:              root
[12/08 11:21:03     15s]   obj_types:             obj_type:obj_type obj_type:design obj_type:base_cell obj_type:module obj_type:inst obj_type:root obj_type:net obj_type:port obj_type:base_pin obj_type:pg_base_pin ... (total length 93)
[12/08 11:21:03     15s]   opconds:               {}
[12/08 11:21:03     15s]   opt_hier_add_antenna_cell:  false
[12/08 11:21:03     15s]   opt_hier_opt_stage:    unset
[12/08 11:21:03     15s]   opt_hier_trial_route_honor_read_only:  false
[12/08 11:21:03     15s]   opt_rcp_all_endpoints:  true
[12/08 11:21:03     15s]   opt_rcp_delay_corner:  {}
[12/08 11:21:03     15s]   opt_rcp_generate_report:  true
[12/08 11:21:03     15s]   opt_rcp_input_dir:     {}
[12/08 11:21:03     15s]   opt_rcp_keep_tmp_dir:  false
[12/08 11:21:03     15s]   opt_rcp_local_cpu:     1
[12/08 11:21:03     15s]   opt_rcp_log_dir:       {}
[12/08 11:21:03     15s]   opt_rcp_output_dir:    {}
[12/08 11:21:03     15s]   opt_rcp_post_synthesis_tcl:  {}
[12/08 11:21:03     15s]   opt_rcp_pre_read_db_tcl:  {}
[12/08 11:21:03     15s]   opt_rcp_pre_synthesis_tcl:  {}
[12/08 11:21:03     15s]   opt_rcp_report_dir:    {}
[12/08 11:21:03     15s]   opt_rcp_synthesis_tcl:  {}
[12/08 11:21:03     15s]   opt_signoff_add_inst:  true
[12/08 11:21:03     15s]   opt_signoff_add_load:  false
[12/08 11:21:03     15s]   opt_signoff_allow_multiple_incremental:  false
[12/08 11:21:03     15s]   opt_signoff_allow_skewing:  false
[12/08 11:21:03     15s]   opt_signoff_along_route_buffering:  false
[12/08 11:21:03     15s]   opt_signoff_block_scope_name:  {}
[12/08 11:21:03     15s]   opt_signoff_buffer_cell_list:  {}
[12/08 11:21:03     15s]   opt_signoff_check_drv_from_hold_views:  false
[12/08 11:21:03     15s]   opt_signoff_check_type:  both
[12/08 11:21:03     15s]   opt_signoff_clock_cell_list:  {}
[12/08 11:21:03     15s]   opt_signoff_delete_inst:  true
[12/08 11:21:03     15s]   opt_signoff_disable_geometry_checks:  false
[12/08 11:21:03     15s]   opt_signoff_drv_margin:  0.0
[12/08 11:21:03     15s]   opt_signoff_eco_file_prefix:  {}
[12/08 11:21:03     15s]   opt_signoff_fix_clock_drv:  false
[12/08 11:21:03     15s]   opt_signoff_fix_glitch:  false
[12/08 11:21:03     15s]   opt_signoff_fix_hold_allow_setup_optimization:  false
[12/08 11:21:03     15s]   opt_signoff_fix_hold_allow_setup_tns_degrade:  false
[12/08 11:21:03     15s]   opt_signoff_fix_hold_with_margin:  0.0
[12/08 11:21:03     15s]   opt_signoff_fix_max_cap:  true
[12/08 11:21:03     15s]   opt_signoff_fix_max_tran:  true
[12/08 11:21:03     15s]   opt_signoff_fix_si_slew:  false
[12/08 11:21:03     15s]   opt_signoff_fix_xtalk:  false
[12/08 11:21:03     15s]   opt_signoff_hold_target_slack:  0.0
[12/08 11:21:03     15s]   opt_signoff_hold_xtalk_delta_threshold:  0.3
[12/08 11:21:03     15s]   opt_signoff_hold_xtalk_slack_threshold:  1000.0
[12/08 11:21:03     15s]   opt_signoff_ignore_drv_checks:  false
[12/08 11:21:03     15s]   opt_signoff_keep_temp_files:  false
[12/08 11:21:03     15s]   opt_signoff_legal_only:  true
[12/08 11:21:03     15s]   opt_signoff_load_cell_list:  {}
[12/08 11:21:03     15s]   opt_signoff_max_cap_margin:  0.0
[12/08 11:21:03     15s]   opt_signoff_max_paths:  -1
[12/08 11:21:03     15s]   opt_signoff_max_runtime:  0
[12/08 11:21:03     15s]   opt_signoff_max_slack:  0.0
[12/08 11:21:03     15s]   opt_signoff_max_tran_margin:  0.0
[12/08 11:21:03     15s]   opt_signoff_nworst:    -1
[12/08 11:21:03     15s]   opt_signoff_optimize_core_only:  false
[12/08 11:21:03     15s]   opt_signoff_optimize_replicated_modules:  false
[12/08 11:21:03     15s]   opt_signoff_optimize_sequential_cells:  true
[12/08 11:21:03     15s]   opt_signoff_partition_list_file:  {}
[12/08 11:21:03     15s]   opt_signoff_pba_effort:  medium
[12/08 11:21:03     15s]   opt_signoff_post_sta_tcl:  {}
[12/08 11:21:03     15s]   opt_signoff_power_opt_focus:  total
[12/08 11:21:03     15s]   opt_signoff_pre_sta_tcl:  {}
[12/08 11:21:03     15s]   opt_signoff_prefix:    ESO
[12/08 11:21:03     15s]   opt_signoff_read_eco_opt_db:  {}
[12/08 11:21:03     15s]   opt_signoff_resize_inst:  true
[12/08 11:21:03     15s]   opt_signoff_retime:    none
[12/08 11:21:03     15s]   opt_signoff_routing_congestion_aware:  false
[12/08 11:21:03     15s]   opt_signoff_select_hold_endpoints:  {}
[12/08 11:21:03     15s]   opt_signoff_select_net_list:  {}
[12/08 11:21:03     15s]   opt_signoff_select_setup_endpoints:  {}
[12/08 11:21:03     15s]   opt_signoff_setup_recovery:  false
[12/08 11:21:03     15s]   opt_signoff_setup_target_slack:  0.0
[12/08 11:21:03     15s]   opt_signoff_setup_xtalk_delta_threshold:  0.3
[12/08 11:21:03     15s]   opt_signoff_setup_xtalk_slack_threshold:  1000.0
[12/08 11:21:03     15s]   opt_signoff_specify_hold_endpoints_margin:  {}
[12/08 11:21:03     15s]   opt_signoff_specify_setup_endpoints_margin:  {}
[12/08 11:21:03     15s]   opt_signoff_swap_inst:  true
[12/08 11:21:03     15s]   opt_signoff_verbose:   false
[12/08 11:21:03     15s]   opt_signoff_write_eco_opt_db:  ecoTimingDB
[12/08 11:21:03     15s]   opt_useful_skew_all_negative_end_points:  false
[12/08 11:21:03     15s]   opt_useful_skew_cells:  {}
[12/08 11:21:03     15s]   opt_useful_skew_delay_pre_cts:  true
[12/08 11:21:03     15s]   opt_useful_skew_eco_route:  false
[12/08 11:21:03     15s]   opt_useful_skew_macro_only:  false
[12/08 11:21:03     15s]   opt_useful_skew_max_allowed_delay:  1.0
[12/08 11:21:03     15s]   opt_useful_skew_max_skew:  false
[12/08 11:21:03     15s]   opt_useful_skew_min_allowed_delay:  0.0
[12/08 11:21:03     15s]   opt_useful_skew_no_boundary:  false
[12/08 11:21:03     15s]   package_objects:       
[12/08 11:21:03     15s]   partition_keep_special_pin:  0
[12/08 11:21:03     15s]   partitions:            {}
[12/08 11:21:03     15s]   pg_base_pins:          
[12/08 11:21:03     15s]   pg_nets:               {}
[12/08 11:21:03     15s]   pg_pins:               {}
[12/08 11:21:03     15s]   phys_insts:            {}
[12/08 11:21:03     15s]   pin_blockages:         {}
[12/08 11:21:03     15s]   pin_groups:            {}
[12/08 11:21:03     15s]   pin_guides:            {}
[12/08 11:21:03     15s]   pins:                  {}
[12/08 11:21:03     15s]   place_blockages:       {}
[12/08 11:21:03     15s]   place_cell_edge_spacing:  {}
[12/08 11:21:03     15s]   place_detail_m3_stripe_push_down:  -1
[12/08 11:21:03     15s]   place_detail_m3_stripe_shrink:  0
[12/08 11:21:03     15s]   port_shapes:           {}
[12/08 11:21:03     15s]   ports:                 {}
[12/08 11:21:03     15s]   power_analysis_temperature:  {}
[12/08 11:21:03     15s]   power_average_rise_fall_cap:  false
[12/08 11:21:03     15s]   power_bulk_pins:       {}
[12/08 11:21:03     15s]   power_clock_source_as_clock:  false
[12/08 11:21:03     15s]   power_compatible_internal_power:  true
[12/08 11:21:03     15s]   power_constant_override:  false
[12/08 11:21:03     15s]   power_corner:          {}
[12/08 11:21:03     15s]   power_create_driver_db:  false
[12/08 11:21:03     15s]   power_current_generation_method:  avg
[12/08 11:21:03     15s]   power_db_name:         {}
[12/08 11:21:03     15s]   power_decap_cell_list:  {}
[12/08 11:21:03     15s]   power_default_frequency:  -1.0
[12/08 11:21:03     15s]   power_default_slew:    {}
[12/08 11:21:03     15s]   power_default_supply_voltage:  {}
[12/08 11:21:03     15s]   power_disable_clock_gate_clipping:  true
[12/08 11:21:03     15s]   power_disable_ecsm_interpolation:  false
[12/08 11:21:03     15s]   power_disable_leakage_scaling:  false
[12/08 11:21:03     15s]   power_disable_static:  false
[12/08 11:21:03     15s]   power_distributed_setup:  {}
[12/08 11:21:03     15s]   power_domain_based_clipping:  false
[12/08 11:21:03     15s]   power_domains:         {}
[12/08 11:21:03     15s]   power_dynamic_power_view:  {}
[12/08 11:21:03     15s]   power_dynamic_vectorless_ranking_methods:  {}
[12/08 11:21:03     15s]   power_enable_auto_mapping:  false
[12/08 11:21:03     15s]   power_enable_duty_propagation_with_global_activity:  false
[12/08 11:21:03     15s]   power_enable_dynamic_scaling:  false
[12/08 11:21:03     15s]   power_enable_generated_clock:  true
[12/08 11:21:03     15s]   power_enable_input_net_power:  false
[12/08 11:21:03     15s]   power_enable_rtl_dynamic_vector_based:  false
[12/08 11:21:03     15s]   power_enable_state_propagation:  false
[12/08 11:21:03     15s]   power_enhanced_blackbox_avg:  false
[12/08 11:21:03     15s]   power_enhanced_blackbox_max:  false
[12/08 11:21:03     15s]   power_fanout_limit:    -1
[12/08 11:21:03     15s]   power_from_x_transition_factor:  0.5
[12/08 11:21:03     15s]   power_from_z_transition_factor:  0.25
[12/08 11:21:03     15s]   power_generate_current_for_rail:  {}
[12/08 11:21:03     15s]   power_generate_static_report_from_state_propagation:  false
[12/08 11:21:03     15s]   power_grid_libraries:  {}
[12/08 11:21:03     15s]   power_handle_glitch:   false
[12/08 11:21:03     15s]   power_handle_tri_state:  false
[12/08 11:21:03     15s]   power_hier_delimiter:  {}
[12/08 11:21:03     15s]   power_honor_combinational_logic_on_clock_net:  true
[12/08 11:21:03     15s]   power_honor_negative_energy:  true
[12/08 11:21:03     15s]   power_ignore_control_signals:  true
[12/08 11:21:03     15s]   power_ignore_end_toggles_in_profile:  false
[12/08 11:21:03     15s]   power_ignore_glitches_at_same_time_stamp:  false
[12/08 11:21:03     15s]   power_ignore_inout_pin_cap:  false
[12/08 11:21:03     15s]   power_include_file:    {}
[12/08 11:21:03     15s]   power_include_initial_x_transitions:  true
[12/08 11:21:03     15s]   power_include_sequential_clock_pin_power:  false
[12/08 11:21:03     15s]   power_leakage_power_view:  {}
[12/08 11:21:03     15s]   power_leakage_scale_factor_for_temperature:  1.0
[12/08 11:21:03     15s]   power_lib_files:       {}
[12/08 11:21:03     15s]   power_library_preference:  voltage
[12/08 11:21:03     15s]   power_match_state_for_logic_x:  0
[12/08 11:21:03     15s]   power_mbff_toggle_behavior:  independent
[12/08 11:21:03     15s]   power_merge_switched_net_currents:  false
[12/08 11:21:03     15s]   power_method:          static
[12/08 11:21:03     15s]   power_modes:           {}
[12/08 11:21:03     15s]   power_off_pg_nets:     {}
[12/08 11:21:03     15s]   power_output_current_data_prefix:  {}
[12/08 11:21:03     15s]   power_output_dir:      {}
[12/08 11:21:03     15s]   power_partition_twf:   false
[12/08 11:21:03     15s]   power_pin_based_twf:   false
[12/08 11:21:03     15s]   power_precision:       8
[12/08 11:21:03     15s]   power_quit_on_activity_coverage_threshold:  1.0
[12/08 11:21:03     15s]   power_read_rcdb:       false
[12/08 11:21:03     15s]   power_report_black_boxes:  false
[12/08 11:21:03     15s]   power_report_idle_instances:  false
[12/08 11:21:03     15s]   power_report_instance_switching_info:  none
[12/08 11:21:03     15s]   power_report_instance_switching_list:  {}
[12/08 11:21:03     15s]   power_report_missing_bulk_connectivity:  false
[12/08 11:21:03     15s]   power_report_missing_input:  false
[12/08 11:21:03     15s]   power_report_missing_nets:  false
[12/08 11:21:03     15s]   power_report_scan_chain_stats:  false
[12/08 11:21:03     15s]   power_report_statistics:  false
[12/08 11:21:03     15s]   power_report_twf_attributes:  {}
[12/08 11:21:03     15s]   power_scale_to_sdc_clock_frequency:  false
[12/08 11:21:03     15s]   power_scan_control_file:  {}
[12/08 11:21:03     15s]   power_scan_multi_bit_flop_chain_type:  liberty
[12/08 11:21:03     15s]   power_settling_buffer:  {}
[12/08 11:21:03     15s]   power_split_bus_power:  false
[12/08 11:21:03     15s]   power_start_time_alignment:  true
[12/08 11:21:03     15s]   power_state_dependent_leakage:  true
[12/08 11:21:03     15s]   power_static_netlist:  verilog
[12/08 11:21:03     15s]   power_thermal_input_file:  {}
[12/08 11:21:03     15s]   power_to_x_transition_factor:  0.5
[12/08 11:21:03     15s]   power_to_z_transition_factor:  0.25
[12/08 11:21:03     15s]   power_transition_time_method:  max
[12/08 11:21:03     15s]   power_twf_delay_annotation:  avg
[12/08 11:21:03     15s]   power_twf_load_cap:    max
[12/08 11:21:03     15s]   power_use_cell_leakage_power_density:  true
[12/08 11:21:03     15s]   power_use_fastest_clock_for_dynamic_scheduling:  false
[12/08 11:21:03     15s]   power_use_lef_for_missing_cells:  false
[12/08 11:21:03     15s]   power_use_zero_delay_vector_file:  false
[12/08 11:21:03     15s]   power_vector_based_multithread:  true
[12/08 11:21:03     15s]   power_view:            {}
[12/08 11:21:03     15s]   power_worst_case_vector_activity:  false
[12/08 11:21:03     15s]   power_write_db:        false
[12/08 11:21:03     15s]   power_write_default_pti_files:  true
[12/08 11:21:03     15s]   power_write_static_currents:  false
[12/08 11:21:03     15s]   power_x_transition_factor:  0.5
[12/08 11:21:03     15s]   power_z_transition_factor:  0.25
[12/08 11:21:03     15s]   power_zero_delay_vector_toggle_shift:  {}
[12/08 11:21:03     15s]   preferred_cell_stripes:  {}
[12/08 11:21:03     15s]   program_name:          {Tempus Timing Signoff Solution}
[12/08 11:21:03     15s]   program_short_name:    tempus
[12/08 11:21:03     15s]   program_version:       17.21-s086_1
[12/08 11:21:03     15s]   rc_corners:            
[12/08 11:21:03     15s]   read_db_version:       {}
[12/08 11:21:03     15s]   read_parasitics_annotate_pin_locations:  0
[12/08 11:21:03     15s]   resize_blockages:      {}
[12/08 11:21:03     15s]   route_blockages:       {}
[12/08 11:21:03     15s]   route_design_adjust_auto_via_weight:  true
[12/08 11:21:03     15s]   route_design_allow_inst_overlaps:  true
[12/08 11:21:03     15s]   route_design_allow_pin_as_feedthru:  true
[12/08 11:21:03     15s]   route_design_antenna_cell_name:  {}
[12/08 11:21:03     15s]   route_design_antenna_diode_insertion:  false
[12/08 11:21:03     15s]   route_design_antenna_pin_limit:  1000
[12/08 11:21:03     15s]   route_design_bottom_routing_layer:  0
[12/08 11:21:03     15s]   route_design_concurrent_minimize_via_count_effort:  medium
[12/08 11:21:03     15s]   route_design_connect_to_bumps:  false
[12/08 11:21:03     15s]   route_design_detail_antenna_eco_list_file:  {}
[12/08 11:21:03     15s]   route_design_detail_auto_stop:  true
[12/08 11:21:03     15s]   route_design_detail_end_iteration:  0
[12/08 11:21:03     15s]   route_design_detail_fix_antenna:  true
[12/08 11:21:03     15s]   route_design_detail_mask_only_on_layer:  false
[12/08 11:21:03     15s]   route_design_detail_min_length_for_spread_wire:  0
[12/08 11:21:03     15s]   route_design_detail_min_length_for_widen_wire:  1.0
[12/08 11:21:03     15s]   route_design_detail_min_slack_for_opt_wire:  0.0
[12/08 11:21:03     15s]   route_design_detail_no_taper_in_layers:  {}
[12/08 11:21:03     15s]   route_design_detail_no_taper_on_output_pin:  false
[12/08 11:21:03     15s]   route_design_detail_on_grid_only:  none
[12/08 11:21:03     15s]   route_design_detail_post_route_litho_repair:  false
[12/08 11:21:03     15s]   route_design_detail_post_route_spread_wire:  auto
[12/08 11:21:03     15s]   route_design_detail_post_route_swap_via:  false
[12/08 11:21:03     15s]   route_design_detail_post_route_wire_widen:  none
[12/08 11:21:03     15s]   route_design_detail_post_route_wire_widen_rule:  {}
[12/08 11:21:03     15s]   route_design_detail_postroute_via_priority:  auto
[12/08 11:21:03     15s]   route_design_detail_search_and_repair:  true
[12/08 11:21:03     15s]   route_design_detail_signoff_effort:  high
[12/08 11:21:03     15s]   route_design_detail_use_multi_cut_via_effort:  low
[12/08 11:21:03     15s]   route_design_diode_insertion_for_clock_nets:  false
[12/08 11:21:03     15s]   route_design_extra_via_enclosure:  0.0
[12/08 11:21:03     15s]   route_design_fix_clock_nets:  false
[12/08 11:21:03     15s]   route_design_fix_top_layer_antenna:  true
[12/08 11:21:03     15s]   route_design_high_freq_constraint_file:  {}
[12/08 11:21:03     15s]   route_design_high_freq_constraint_groups:  {}
[12/08 11:21:03     15s]   route_design_high_freq_match_report_file:  {}
[12/08 11:21:03     15s]   route_design_high_freq_num_reserved_layers:  1
[12/08 11:21:03     15s]   route_design_high_freq_remove_floating_shield:  false
[12/08 11:21:03     15s]   route_design_high_freq_search_repair:  auto
[12/08 11:21:03     15s]   route_design_high_freq_shield_trim_length:  0.0
[12/08 11:21:03     15s]   route_design_honor_power_domain:  false
[12/08 11:21:03     15s]   route_design_ignore_antenna_top_cell_pin:  true
[12/08 11:21:03     15s]   route_design_ignore_follow_pin_shapes:  false
[12/08 11:21:03     15s]   route_design_number_fail_limit:  0
[12/08 11:21:03     15s]   route_design_number_thread:  1
[12/08 11:21:03     15s]   route_design_number_warning_limit:  0
[12/08 11:21:03     15s]   route_design_process_node:  {}
[12/08 11:21:03     15s]   route_design_rc_extraction_corner:  {}
[12/08 11:21:03     15s]   route_design_relaxed_route_rule_spacing_to_pg_nets:  none
[12/08 11:21:03     15s]   route_design_reserve_space_for_multi_cut:  false
[12/08 11:21:03     15s]   route_design_reverse_direction:  {}
[12/08 11:21:03     15s]   route_design_route_clock_nets_first:  true
[12/08 11:21:03     15s]   route_design_selected_net_only:  false
[12/08 11:21:03     15s]   route_design_shield_crosstie_offset:  {}
[12/08 11:21:03     15s]   route_design_skip_analog:  false
[12/08 11:21:03     15s]   route_design_strict_honor_route_rule:  false
[12/08 11:21:03     15s]   route_design_stripe_layer_range:  {}
[12/08 11:21:03     15s]   route_design_third_party_data:  false
[12/08 11:21:03     15s]   route_design_tie_net_to_shape:  auto
[12/08 11:21:03     15s]   route_design_top_routing_layer:  0
[12/08 11:21:03     15s]   route_design_trim_pull_back_distance_from_boundary:  {}
[12/08 11:21:03     15s]   route_design_trunk_with_cluster_target_size:  1
[12/08 11:21:03     15s]   route_design_unconnected_ports:  false
[12/08 11:21:03     15s]   route_design_use_auto_via:  auto
[12/08 11:21:03     15s]   route_design_via_weight:  {}
[12/08 11:21:03     15s]   route_design_with_eco:  false
[12/08 11:21:03     15s]   route_design_with_litho_driven:  false
[12/08 11:21:03     15s]   route_design_with_si_driven:  false
[12/08 11:21:03     15s]   route_design_with_timing_driven:  false
[12/08 11:21:03     15s]   route_design_with_trim_metal:  {}
[12/08 11:21:03     15s]   route_design_with_via_in_pin:  false
[12/08 11:21:03     15s]   route_design_with_via_in_pin_single_mask:  false
[12/08 11:21:03     15s]   route_design_with_via_only_for_lib_cell_pin:  false
[12/08 11:21:03     15s]   route_rules:           
[12/08 11:21:03     15s]   route_special_allow_non_preferred_direction_route:  false
[12/08 11:21:03     15s]   route_special_avoid_over_core_row_layer:  {max layer of standard cell pin}
[12/08 11:21:03     15s]   route_special_block_pin_connect_ring_pin_corners:  false
[12/08 11:21:03     15s]   route_special_block_pin_route_with_pin_width:  false
[12/08 11:21:03     15s]   route_special_connect_broken_core_pin:  false
[12/08 11:21:03     15s]   route_special_core_pin_ignore_obs:  none
[12/08 11:21:03     15s]   route_special_core_pin_length:  0.0
[12/08 11:21:03     15s]   route_special_core_pin_length_as_inst:  false
[12/08 11:21:03     15s]   route_special_core_pin_max_via_scale:  {}
[12/08 11:21:03     15s]   route_special_core_pin_merge_limit:  0.0
[12/08 11:21:03     15s]   route_special_core_pin_refer_to_M1:  false
[12/08 11:21:03     15s]   route_special_core_pin_reference_macro:  {}
[12/08 11:21:03     15s]   route_special_core_pin_snap_to:  m1_pin
[12/08 11:21:03     15s]   route_special_endcap_as_core:  false
[12/08 11:21:03     15s]   route_special_extend_nearest_target:  false
[12/08 11:21:03     15s]   route_special_jog_threshold_ratio:  10.0
[12/08 11:21:03     15s]   route_special_layer_non_preferred_direction_cost:  {}
[12/08 11:21:03     15s]   route_special_layer_preferred_direction_cost:  {}
[12/08 11:21:03     15s]   route_special_pad_pin_min_via_size:  20.0
[12/08 11:21:03     15s]   route_special_pad_pin_split:  {}
[12/08 11:21:03     15s]   route_special_pad_ring_use_lef:  true
[12/08 11:21:03     15s]   route_special_pg_pin_as_signal:  {}
[12/08 11:21:03     15s]   route_special_secondary_pin_max_gap:  0.0
[12/08 11:21:03     15s]   route_special_secondary_pin_rail_width:  0.0
[12/08 11:21:03     15s]   route_special_signal_pin_as_pg:  false
[12/08 11:21:03     15s]   route_special_split_long_via:  {0 0 -1 -1}
[12/08 11:21:03     15s]   route_special_target_number:  0
[12/08 11:21:03     15s]   route_special_target_search_distance:  0.0
[12/08 11:21:03     15s]   route_special_time_limit:  0.0
[12/08 11:21:03     15s]   route_special_via_connect_to_shape:  padring ring stripe blockring blockpin coverpin noshape blockwire corewire followpin ... (total length 11)
[12/08 11:21:03     15s]   route_special_via_through_to_closest_ring:  false
[12/08 11:21:03     15s]   route_types:           
[12/08 11:21:03     15s]   rows:                  {}
[12/08 11:21:03     15s]   script_search_path:    .
[12/08 11:21:03     15s]   selected:              
[12/08 11:21:03     15s]   set_db_verbose:        false
[12/08 11:21:03     15s]   si_accumulated_small_aggressor_factor:  1.0
[12/08 11:21:03     15s]   si_accumulated_small_aggressor_mode:  cap
[12/08 11:21:03     15s]   si_accumulated_small_aggressor_threshold:  10.01
[12/08 11:21:03     15s]   si_aggressor_alignment:  timing_aware_edge
[12/08 11:21:03     15s]   si_clock_synchronicity:  synchronous
[12/08 11:21:03     15s]   si_delay_clock_delta_threshold:  -1.0
[12/08 11:21:03     15s]   si_delay_delta_annotation_mode:  arc
[12/08 11:21:03     15s]   si_delay_delta_threshold:  -1.0
[12/08 11:21:03     15s]   si_delay_enable_double_clocking_check:  false
[12/08 11:21:03     15s]   si_delay_enable_logical_correlation:  false
[12/08 11:21:03     15s]   si_delay_enable_report:  false
[12/08 11:21:03     15s]   si_delay_only:         false
[12/08 11:21:03     15s]   si_delay_separate_on_data:  false
[12/08 11:21:03     15s]   si_enable_bus_attacker_correlation:  false
[12/08 11:21:03     15s]   si_enable_drv_with_delta_slew:  false
[12/08 11:21:03     15s]   si_enable_glitch_overshoot_undershoot:  false
[12/08 11:21:03     15s]   si_enable_glitch_propagation:  false
[12/08 11:21:03     15s]   si_enable_glitch_propagation_spice_deck:  false
[12/08 11:21:03     15s]   si_enable_virtual_attacker_constituent_report:  false
[12/08 11:21:03     15s]   si_glitch_enable_report:  false
[12/08 11:21:03     15s]   si_glitch_input_threshold:  0.4
[12/08 11:21:03     15s]   si_glitch_input_voltage_high_threshold:  0.4
[12/08 11:21:03     15s]   si_glitch_input_voltage_low_threshold:  0.4
[12/08 11:21:03     15s]   si_glitch_receiver_clock_peak_limit:  0.05
[12/08 11:21:03     15s]   si_glitch_receiver_latch_peak_limit:  0.1
[12/08 11:21:03     15s]   si_glitch_receiver_peak_limit:  0.15
[12/08 11:21:03     15s]   si_individual_aggressor_clock_threshold:  0.015
[12/08 11:21:03     15s]   si_individual_aggressor_simulation_filter:  true
[12/08 11:21:03     15s]   si_individual_aggressor_threshold:  0.015
[12/08 11:21:03     15s]   si_max_virtual_attacker_constituents:  5
[12/08 11:21:03     15s]   si_nonlinear_aggressor_slew:  true
[12/08 11:21:03     15s]   si_num_iteration:      2
[12/08 11:21:03     15s]   si_reselection:        slack
[12/08 11:21:03     15s]   si_reselection_delay_threshold:  1e-11
[12/08 11:21:03     15s]   si_reselection_hold_slack:  -1e-12
[12/08 11:21:03     15s]   si_reselection_setup_slack:  -1e-12
[12/08 11:21:03     15s]   si_secondary_attacker_decoupling_factor:  1.0
[12/08 11:21:03     15s]   si_skip_noise_model_check:  {}
[12/08 11:21:03     15s]   si_skip_timing_window:  {}
[12/08 11:21:03     15s]   si_switch_probability:  0.3
[12/08 11:21:03     15s]   si_unconstrained_net_use_infinite_timing_window:  true
[12/08 11:21:03     15s]   si_use_infinite_timing_window:  false
[12/08 11:21:03     15s]   sites:                 
[12/08 11:21:03     15s]   skew_groups:           {}
[12/08 11:21:03     15s]   soft_stack_size_limit:  15
[12/08 11:21:03     15s]   source_continue_on_error:  false
[12/08 11:21:03     15s]   source_echo_filename:  false
[12/08 11:21:03     15s]   tech_db_units:         1000
[12/08 11:21:03     15s]   tech_finfet_grid_direction:  vertical
[12/08 11:21:03     15s]   tech_finfet_grid_offset:  0.0
[12/08 11:21:03     15s]   tech_finfet_grid_pitch:  0.0
[12/08 11:21:03     15s]   tech_inst_mask_shift_layers:  {}
[12/08 11:21:03     15s]   tech_mfg_grid:         0.0
[12/08 11:21:03     15s]   timing_all_registers_include_icg_cells:  true
[12/08 11:21:03     15s]   timing_allow_input_delay_on_clock_source:  false
[12/08 11:21:03     15s]   timing_analysis_aocv:  false
[12/08 11:21:03     15s]   timing_analysis_async_checks:  async
[12/08 11:21:03     15s]   timing_analysis_check_type:  setup
[12/08 11:21:03     15s]   timing_analysis_clock_gating:  true
[12/08 11:21:03     15s]   timing_analysis_clock_propagation_mode:  sdc_control
[12/08 11:21:03     15s]   timing_analysis_clock_source_paths:  true
[12/08 11:21:03     15s]   timing_analysis_cppr:  none
[12/08 11:21:03     15s]   timing_analysis_engine:  static
[12/08 11:21:03     15s]   timing_analysis_self_loops_paths_no_skew:  false
[12/08 11:21:03     15s]   timing_analysis_socv:  false
[12/08 11:21:03     15s]   timing_analysis_type:  ocv
[12/08 11:21:03     15s]   timing_aocv_analysis_mode:  launch_capture
[12/08 11:21:03     15s]   timing_aocv_chip_size:  1e+30
[12/08 11:21:03     15s]   timing_aocv_core_size:  1e+30
[12/08 11:21:03     15s]   timing_aocv_derate_mode:  aocv_multiplicative
[12/08 11:21:03     15s]   timing_aocv_slack_threshold:  0.0
[12/08 11:21:03     15s]   timing_aocv_stage_count_update_on_timing_reset:  false
[12/08 11:21:03     15s]   timing_apply_check_derate_to_external_output_delay:  false
[12/08 11:21:03     15s]   timing_apply_default_primary_input_assertion:  true
[12/08 11:21:03     15s]   timing_apply_exceptions_to_data_check_related_pin:  false
[12/08 11:21:03     15s]   timing_build_all_hierarchical_pins:  false
[12/08 11:21:03     15s]   timing_cap_unit:       {}
[12/08 11:21:03     15s]   timing_case_analysis_for_icg_propagation:  false
[12/08 11:21:03     15s]   timing_case_analysis_for_sequential_propagation:  false
[12/08 11:21:03     15s]   timing_case_analysis_propagation:  true
[12/08 11:21:03     15s]   timing_clock_phase_propagation:  both
[12/08 11:21:03     15s]   timing_clock_sense_incremental_mode:  true
[12/08 11:21:03     15s]   timing_clock_source_paths_unconstrained_mark_clock_used_as_data:  true
[12/08 11:21:03     15s]   timing_clock_source_use_driving_cell:  true
[12/08 11:21:03     15s]   timing_clock_uncertainty_from_to_precedence:  false
[12/08 11:21:03     15s]   timing_collection_result_display_limit:  100
[12/08 11:21:03     15s]   timing_collection_variable_assignment_compatibility:  true
[12/08 11:21:03     15s]   timing_conditions:     
[12/08 11:21:03     15s]   timing_constraint_disable_min_max_input_delay_worst_casing:  false
[12/08 11:21:03     15s]   timing_constraint_enable_development_mode:  false
[12/08 11:21:03     15s]   timing_constraint_enable_logging:  false
[12/08 11:21:03     15s]   timing_constraint_enable_report_invalid_begin_end_points:  false
[12/08 11:21:03     15s]   timing_constraint_enable_search_path:  false
[12/08 11:21:03     15s]   timing_constraint_load_minimal_set_for_automated_eco:  false
[12/08 11:21:03     15s]   timing_constraints_warning_on_partial_search_match:  true
[12/08 11:21:03     15s]   timing_continue_on_error:  false
[12/08 11:21:03     15s]   timing_cppr_opposite_edge_mean_scale_factor:  1.0
[12/08 11:21:03     15s]   timing_cppr_opposite_edge_sigma_scale_factor:  1.0
[12/08 11:21:03     15s]   timing_cppr_propagate_thru_latches:  false
[12/08 11:21:03     15s]   timing_cppr_remove_clock_to_data_pessimism:  false
[12/08 11:21:03     15s]   timing_cppr_self_loop_mode:  true
[12/08 11:21:03     15s]   timing_cppr_skip_clock_reconvergence:  false
[12/08 11:21:03     15s]   timing_cppr_skip_clock_reconvergence_for_unmatched_clocks:  false
[12/08 11:21:03     15s]   timing_cppr_threshold_ps:  20.0
[12/08 11:21:03     15s]   timing_cppr_transition_sense:  normal
[12/08 11:21:03     15s]   timing_create_clock_default_propagated:  false
[12/08 11:21:03     15s]   timing_default_opcond_per_lib:  true
[12/08 11:21:03     15s]   timing_defer_mmmc_obj_updates:  false
[12/08 11:21:03     15s]   timing_derate_aocv_dynamic_delays:  true
[12/08 11:21:03     15s]   timing_derate_aocv_reference_point:  1
[12/08 11:21:03     15s]   timing_derate_dynamic_compatibility:  true
[12/08 11:21:03     15s]   timing_derate_ocv_reference_point:  1
[12/08 11:21:03     15s]   timing_derate_spatial_distance_unit:  default
[12/08 11:21:03     15s]   timing_disable_backward_compatible_max_delay_mode:  false
[12/08 11:21:03     15s]   timing_disable_bus_contention_check:  false
[12/08 11:21:03     15s]   timing_disable_clock_period_checks:  false
[12/08 11:21:03     15s]   timing_disable_constant_propagation_for_sequential_cells:  false
[12/08 11:21:03     15s]   timing_disable_drv_report_on_constant_nets:  false
[12/08 11:21:03     15s]   timing_disable_floating_bus_check:  false
[12/08 11:21:03     15s]   timing_disable_genclk_combinational_blocking:  false
[12/08 11:21:03     15s]   timing_disable_inferred_clock_gating_checks:  false
[12/08 11:21:03     15s]   timing_disable_inout_output_side_timing_checks:  false
[12/08 11:21:03     15s]   timing_disable_internal_inout_cell_paths:  true
[12/08 11:21:03     15s]   timing_disable_internal_inout_net_arcs:  true
[12/08 11:21:03     15s]   timing_disable_lib_pulse_width_checks:  false
[12/08 11:21:03     15s]   timing_disable_library_data_to_data_checks:  false
[12/08 11:21:03     15s]   timing_disable_library_tieoffs:  false
[12/08 11:21:03     15s]   timing_disable_netlist_constants:  false
[12/08 11:21:03     15s]   timing_disable_nochange_checks:  false
[12/08 11:21:03     15s]   timing_disable_non_sequential_checks:  false
[12/08 11:21:03     15s]   timing_disable_output_as_clock_port:  false
[12/08 11:21:03     15s]   timing_disable_parallel_arcs:  true
[12/08 11:21:03     15s]   timing_disable_report_header_info:  false
[12/08 11:21:03     15s]   timing_disable_retime_clock_path_slew_propagation:  true
[12/08 11:21:03     15s]   timing_disable_sdf_retain_arc_merging:  false
[12/08 11:21:03     15s]   timing_disable_skew_checks:  false
[12/08 11:21:03     15s]   timing_disable_test_signal_arc:  false
[12/08 11:21:03     15s]   timing_disable_timing_model_latch_inferencing:  true
[12/08 11:21:03     15s]   timing_disable_tristate_disable_arcs:  false
[12/08 11:21:03     15s]   timing_disable_user_data_to_data_checks:  false
[12/08 11:21:03     15s]   timing_driving_cell_override_library:  false
[12/08 11:21:03     15s]   timing_dynamic_loop_breaking:  false
[12/08 11:21:03     15s]   timing_enable_aocv_slack_based:  false
[12/08 11:21:03     15s]   timing_enable_backward_compatible_path_adjust_mode:  false
[12/08 11:21:03     15s]   timing_enable_backward_compatible_tw_mode:  true
[12/08 11:21:03     15s]   timing_enable_case_analysis_conflict_warning:  true
[12/08 11:21:03     15s]   timing_enable_clock2clock_clock_gating_check:  false
[12/08 11:21:03     15s]   timing_enable_clock_phase_based_rise_fall_derating:  false
[12/08 11:21:03     15s]   timing_enable_data_through_clock_gating:  true
[12/08 11:21:03     15s]   timing_enable_derating_for_pulse_width_checks:  false
[12/08 11:21:03     15s]   timing_enable_early_late_data_slews_for_setuphold_mode_checks:  false
[12/08 11:21:03     15s]   timing_enable_genclk_divide_by_inherit_parent_duty_cycle:  false
[12/08 11:21:03     15s]   timing_enable_genclk_source_path_register_limit:  false
[12/08 11:21:03     15s]   timing_enable_generated_clock_edge_based_source_latency:  true
[12/08 11:21:03     15s]   timing_enable_get_obj_escaped_name_backward_compatible:  false
[12/08 11:21:03     15s]   timing_enable_hierarchical_get_nets_support:  false
[12/08 11:21:03     15s]   timing_enable_latency_through_clock_gating:  true
[12/08 11:21:03     15s]   timing_enable_minimal_constraints_loading_for_TSO:  false
[12/08 11:21:03     15s]   timing_enable_minmax_delay_segmentation:  true
[12/08 11:21:03     15s]   timing_enable_mmmc_loop_breaking:  true
[12/08 11:21:03     15s]   timing_enable_multi_drive_net_reduction_with_assertions:  none
[12/08 11:21:03     15s]   timing_enable_multi_frequency_latch_analysis:  false
[12/08 11:21:03     15s]   timing_enable_multi_threaded_reporting:  true
[12/08 11:21:03     15s]   timing_enable_multicycle_data_check_compatibility:  false
[12/08 11:21:03     15s]   timing_enable_path_delay_to_unconstrained_endpoints_compatibility:  false
[12/08 11:21:03     15s]   timing_enable_path_exception_to_pin_compatibility:  false
[12/08 11:21:03     15s]   timing_enable_pessimistic_cppr_for_reconvergent_clock_paths:  false
[12/08 11:21:03     15s]   timing_enable_power_ground_constants:  false
[12/08 11:21:03     15s]   timing_enable_preset_clear_arcs:  false
[12/08 11:21:03     15s]   timing_enable_pulse_latch:  true
[12/08 11:21:03     15s]   timing_enable_report_cppr_clock_style_check_compatibility:  false
[12/08 11:21:03     15s]   timing_enable_separate_device_slew_effect_sensitivities:  false
[12/08 11:21:03     15s]   timing_enable_si_cppr:  true
[12/08 11:21:03     15s]   timing_enable_simultaneous_setup_hold_mode:  true
[12/08 11:21:03     15s]   timing_enable_ssta_clock_only:  false
[12/08 11:21:03     15s]   timing_enable_timing_window_pessimism_removal:  false
[12/08 11:21:03     15s]   timing_enable_tristate_clock_gating:  false
[12/08 11:21:03     15s]   timing_enable_uncertainty_for_clock_checks:  false
[12/08 11:21:03     15s]   timing_enable_uncertainty_for_pulse_width_checks:  false
[12/08 11:21:03     15s]   timing_extract_model_aocv_mode:  none
[12/08 11:21:03     15s]   timing_extract_model_case_analysis_in_library:  true
[12/08 11:21:03     15s]   timing_extract_model_check_arcs_as_lvf:  true
[12/08 11:21:03     15s]   timing_extract_model_consider_design_level_drv:  true
[12/08 11:21:03     15s]   timing_extract_model_disable_cycle_adjustment:  false
[12/08 11:21:03     15s]   timing_extract_model_disable_retime_clock_path_slew_propagation:  false
[12/08 11:21:03     15s]   timing_extract_model_enable_slew_stabilization:  true
[12/08 11:21:03     15s]   timing_extract_model_enable_worst_slew_propagation:  false
[12/08 11:21:03     15s]   timing_extract_model_exhaustive_validation_dir:  {}
[12/08 11:21:03     15s]   timing_extract_model_exhaustive_validation_mode:  false
[12/08 11:21:03     15s]   timing_extract_model_gating_as_nochange_arc:  true
[12/08 11:21:03     15s]   timing_extract_model_ideal_clock_latency_arc:  false
[12/08 11:21:03     15s]   timing_extract_model_include_applied_load_in_characterization_range:  false
[12/08 11:21:03     15s]   timing_extract_model_include_applied_slew_in_characterization_range:  false
[12/08 11:21:03     15s]   timing_extract_model_max_feedthrough_characterization_load:  0.0
[12/08 11:21:03     15s]   timing_extract_model_preserve_clock_name_as_internal_pin:  true
[12/08 11:21:03     15s]   timing_extract_model_slew_propagation_mode:  worst_slew
[12/08 11:21:03     15s]   timing_extract_model_use_characterized_generated_clock_latency:  false
[12/08 11:21:03     15s]   timing_extract_model_write_clock_checks_as_arc:  false
[12/08 11:21:03     15s]   timing_extract_model_write_clock_checks_as_scalar_tables:  false
[12/08 11:21:03     15s]   timing_extract_model_write_lvf:  false
[12/08 11:21:03     15s]   timing_extract_model_write_multiple_master_gen_clock_assertion:  false
[12/08 11:21:03     15s]   timing_generate_normalized_driver_waveform:  true
[12/08 11:21:03     15s]   timing_generated_clocks_allow_nested_assertions:  false
[12/08 11:21:03     15s]   timing_generated_clocks_inherit_ideal_latency:  false
[12/08 11:21:03     15s]   timing_get_of_objects_hier_compatibility:  false
[12/08 11:21:03     15s]   timing_hier_obj_name_compatibility:  true
[12/08 11:21:03     15s]   timing_ignore_lumped_rc_assertions:  false
[12/08 11:21:03     15s]   timing_inter_power_domain_derate_flow_use_path_segment_delay_difference:  false
[12/08 11:21:03     15s]   timing_io_use_clock_network_latency:  ideal
[12/08 11:21:03     15s]   timing_library_build_async_deassert_arc:  true
[12/08 11:21:03     15s]   timing_library_ccs_receiver_weight_factor:  1.0
[12/08 11:21:03     15s]   timing_library_convert_async_setuphold_to_recrem:  1
[12/08 11:21:03     15s]   timing_library_create_statetable_multi_sequential_cells:  true
[12/08 11:21:03     15s]   timing_library_enable_advanced_capacitance_support:  true
[12/08 11:21:03     15s]   timing_library_enable_mismatched_arcs:  1
[12/08 11:21:03     15s]   timing_library_enable_multi_sequential_lib_cell:  false
[12/08 11:21:03     15s]   timing_library_generated_clock_use_group_name:  false
[12/08 11:21:03     15s]   timing_library_hold_sigma_multiplier:  0.0
[12/08 11:21:03     15s]   timing_library_infer_async_pins_from_timing_arcs:  false
[12/08 11:21:03     15s]   timing_library_infer_cap_range_from_ccs_receiver_model:  false
[12/08 11:21:03     15s]   timing_library_infer_cap_range_from_ecsm_receiver_model:  false
[12/08 11:21:03     15s]   timing_library_interpolate_drv_values:  false
[12/08 11:21:03     15s]   timing_library_merge_worst_case_min_pulse_width_arcs:  true
[12/08 11:21:03     15s]   timing_library_pg_pins:  all
[12/08 11:21:03     15s]   timing_library_read_ccs_noise_data:  true
[12/08 11:21:03     15s]   timing_library_read_ccs_power_data:  false
[12/08 11:21:03     15s]   timing_library_read_without_ecsm:  false
[12/08 11:21:03     15s]   timing_library_read_without_power:  true
[12/08 11:21:03     15s]   timing_library_read_without_sensitivity:  false
[12/08 11:21:03     15s]   timing_library_scale_aocv_to_socv_to_n_sigma:  3.0
[12/08 11:21:03     15s]   timing_library_setup_sigma_multiplier:  0.0
[12/08 11:21:03     15s]   timing_library_sort_non_monotonic_ccs_index:  true
[12/08 11:21:03     15s]   timing_library_support_multi_sequential_cells:  true
[12/08 11:21:03     15s]   timing_library_term_voltage_from_lib_pin:  1
[12/08 11:21:03     15s]   timing_library_zero_negative_timing_check_arcs:  false
[12/08 11:21:03     15s]   timing_multi_frequency_clock_rounding_factor:  1e-05
[12/08 11:21:03     15s]   timing_normalized_driver_waveform_clip_linear_part:  false
[12/08 11:21:03     15s]   timing_normalized_driver_waveform_weight_factor:  0.5
[12/08 11:21:03     15s]   timing_nsigma_multiplier:  3.0
[12/08 11:21:03     15s]   timing_null_collection_return_compatibility:  false
[12/08 11:21:03     15s]   timing_path_based_enable_exhaustive_depth_bounded_by_gba:  true
[12/08 11:21:03     15s]   timing_path_based_enable_report_launch_clock_path:  true
[12/08 11:21:03     15s]   timing_path_based_enable_verbose_mode:  1
[12/08 11:21:03     15s]   timing_path_based_exhaustive_enable_design_coverage:  false
[12/08 11:21:03     15s]   timing_path_based_exhaustive_max_paths_limit:  20000000
[12/08 11:21:03     15s]   timing_path_based_retimed_paths_limit:  0
[12/08 11:21:03     15s]   timing_pba_exhaustive_path_nworst_limit:  10000
[12/08 11:21:03     15s]   timing_prefix_module_name_with_library_generated_clock:  true
[12/08 11:21:03     15s]   timing_propagate_latch_data_uncertainty:  false
[12/08 11:21:03     15s]   timing_recompute_sdf_in_setuphold_mode:  false
[12/08 11:21:03     15s]   timing_reduce_multi_drive_net_arcs:  true
[12/08 11:21:03     15s]   timing_reduce_multi_drive_net_arcs_threshold:  10000
[12/08 11:21:03     15s]   timing_report_backward_compatible_max_paths_reporting:  false
[12/08 11:21:03     15s]   timing_report_clock_pin_as_begin_point:  false
[12/08 11:21:03     15s]   timing_report_constraint_enable_extended_drv_format:  false
[12/08 11:21:03     15s]   timing_report_default_formatting:  stage_delay
[12/08 11:21:03     15s]   timing_report_enable_capacitance_computation_for_special_nets:  false
[12/08 11:21:03     15s]   timing_report_enable_cppr_point:  false
[12/08 11:21:03     15s]   timing_report_enable_efficient_unconstrained_path_processing:  false
[12/08 11:21:03     15s]   timing_report_enable_flag_field_symbols:  false
[12/08 11:21:03     15s]   timing_report_enable_markers:  true
[12/08 11:21:03     15s]   timing_report_enable_max_capacitance_drv_for_constant_nets:  false
[12/08 11:21:03     15s]   timing_report_enable_max_path_limit_warning:  false
[12/08 11:21:03     15s]   timing_report_enable_si_debug:  false
[12/08 11:21:03     15s]   timing_report_enable_unique_pins_multiple_capture_clock_paths:  false
[12/08 11:21:03     15s]   timing_report_enable_verbose_ssta_mode:  false
[12/08 11:21:03     15s]   timing_report_fields:  {timing_point flags arc edge cell fanout transition delay arrival}
[12/08 11:21:03     15s]   timing_report_generated_clock_info:  true
[12/08 11:21:03     15s]   timing_report_group_based_mode:  false
[12/08 11:21:03     15s]   timing_report_max_transition_check_using_nsigma_slew:  false
[12/08 11:21:03     15s]   timing_report_precision:  3
[12/08 11:21:03     15s]   timing_report_redirect_message_types:  none
[12/08 11:21:03     15s]   timing_report_retime_formatting_mode:  retime_replace
[12/08 11:21:03     15s]   timing_report_skip_constraint_loop_check:  false
[12/08 11:21:03     15s]   timing_report_split_other_end_arrival:  false
[12/08 11:21:03     15s]   timing_report_timing_header_detail_info:  default
[12/08 11:21:03     15s]   timing_report_unconstrained_path_early_late_header:  false
[12/08 11:21:03     15s]   timing_report_unconstrained_paths:  false
[12/08 11:21:03     15s]   timing_report_use_worst_parallel_cell_arc:  false
[12/08 11:21:03     15s]   timing_resolve_driver_conflicts:  aggressive
[12/08 11:21:03     15s]   timing_scaling_for_negative_checks:  default
[12/08 11:21:03     15s]   timing_scaling_for_negative_delays:  default
[12/08 11:21:03     15s]   timing_sdf_adjust_negative_setuphold:  false
[12/08 11:21:03     15s]   timing_sdf_enable_setuphold_scond_ccond:  false
[12/08 11:21:03     15s]   timing_self_loop_paths_no_skew_max_depth:  10
[12/08 11:21:03     15s]   timing_self_loop_paths_no_skew_max_slack:  0.0
[12/08 11:21:03     15s]   timing_set_clock_source_to_output_as_data:  false
[12/08 11:21:03     15s]   timing_socv_analysis_nsigma_multiplier:  3.0
[12/08 11:21:03     15s]   timing_socv_rc_variation_mode:  true
[12/08 11:21:03     15s]   timing_socv_statistical_min_max_mode:  mean_and_three_sigma_bounded
[12/08 11:21:03     15s]   timing_ssta_report_endpoint_description:  false
[12/08 11:21:03     15s]   timing_suppress_escape_characters:  true
[12/08 11:21:03     15s]   timing_suppress_ilm_constraint_mismatches:  false
[12/08 11:21:03     15s]   timing_time_unit:      none
[12/08 11:21:03     15s]   timing_use_clock_pin_attribute_for_clock_net_marking:  false
[12/08 11:21:03     15s]   timing_use_latch_early_launch_edge:  true
[12/08 11:21:03     15s]   timing_use_latch_time_borrow:  true
[12/08 11:21:03     15s]   timing_write_sdf_no_escape_backslash:  false
[12/08 11:21:03     15s]   ui_precision:          3
[12/08 11:21:03     15s]   ui_precision_capacitance:  3
[12/08 11:21:03     15s]   ui_precision_derating:  3
[12/08 11:21:03     15s]   ui_precision_power:    3
[12/08 11:21:03     15s]   ui_precision_sensitivities:  3
[12/08 11:21:03     15s]   ui_precision_timing:   3
[12/08 11:21:03     15s]   via_def_rules:         
[12/08 11:21:03     15s]   via_defs:              {}
[12/08 11:21:03     15s]   write_db_cmd_file_limit:  10
[12/08 11:21:03     15s]   write_db_create_read_file:  false
[12/08 11:21:03     15s]   write_db_include_metal_fill_rules:  0
[12/08 11:21:03     15s]   write_db_portable:     true
[12/08 11:21:03     15s]   write_def_lef_out_version:  5.8
[12/08 11:21:03     15s]   write_netlist_full_pin_out:  false
[12/08 11:21:03     15s]   write_netlist_port_association_style:  false
[12/08 11:21:03     15s] 
[12/08 11:21:03     15s] @tempus 15> get_db timing_analysis_type 

[12/08 11:26:32     61s] ocv
[12/08 11:26:32     61s] @tempus 16> get_db delaycal_enable_si 

[12/08 11:27:29     70s] false
[12/08 11:27:29     70s] @tempus 17> man delaycal_enable_si

[12/08 11:27:57     73s] @tempus 18> delaycal_enable_si -help
[12/08 11:28:05     74s] invalid command name "delaycal_enable_si"
@tempus 19> man set_db delaycal_enable_si

[12/08 11:28:19     76s] @tempus 20> set_db delaycal_enable_si -help
**ERROR: (IMPDBTCL-259):	Invalid value '-help' is provided for attribute 'delaycal_enable_si'. The value must be a 'enum' type. The legal enum values are 'true false'.
[12/08 11:28:27     77s] 
[12/08 11:28:27     77s] @tempus 21> read_libs     ../../libs/liberty/FreePDK45_lib_v1.0_worst.lib
Scheduling  timing library file(s) ' ../../libs/liberty/FreePDK45_lib_v1.0_worst.lib' to be loaded when the init_design command is issued
[12/08 11:28:48     80s] @tempus 22> read_libs     ../../libs/MACRO/LIBERTY/pllclk.lib
read_libs     ../../libs/MACRO/LIBERTY/pllclk.lib
[12/08 11:28:48     80s] Scheduling  timing library file(s) ' ../../libs/MACRO/LIBERTY/pllclk.lib' to be loaded when the init_design command is issued
[12/08 11:28:48     80s] @tempus 23> read_libs     ../../libs/MACRO/LIBERTY/ram_256x16A.lib   ../../libs/MACRO/LIBERTY/rom_512x16A.liread_libs     ../../libs/MACRO/LIBERTY/ram_256x16A.lib   ../../libs/MACRO/LIBERTY/rom_512x16A.lib
b
[12/08 11:28:48     80s] Scheduling  timing library file(s) ' ../../libs/MACRO/LIBERTY/ram_256x16A.lib ../../libs/MACRO/LIBERTY/rom_512x16A.lib' to be loaded when the init_design command is issued
[12/08 11:28:48     80s] @tempus 24> read_netlist "../../design/ECO_INIT_11_optSetup.enc.dat/dtmf_recvr_core.v.gz" -top dtmf_recvr_core
Scheduling netlist file(s) '../../design/ECO_INIT_11_optSetup.enc.dat/dtmf_recvr_core.v.gz' to be loaded when the init_design command is issued
[12/08 11:28:59     82s] 'no files matched glob pattern "../../libs/liberty/FreePDK45_lib_v1.0_worst.lib"'.
[12/08 11:28:59     82s] 
[12/08 11:28:59     82s] @tempus 25> init_design 
**ERROR: (IMPIMEX-12):	Cannot perform initialization step 'init_design', current initialization state is 'timing_initialized', it needs to be in 'design_initialized or power_initialized or floorplan_initialized' state to perform required step, check and correct your initialization steps.
[12/08 11:29:28     86s] 
[12/08 11:29:28     86s] @tempus 26> pwd
/home/shadab/shadab/tempus_labs_CUI/basic_sta
[12/08 11:30:04     91s] @tempus 27> cd work/

[12/08 11:30:08     92s] @tempus 28> read_libs     ../../libs/liberty/FreePDK45_lib_v1.0_worst.lib
Scheduling  timing library file(s) ' ../../libs/liberty/FreePDK45_lib_v1.0_worst.lib' to be loaded when the init_design command is issued
[12/08 11:30:16     93s] **WARN: (UI-235):	The  timing library file ../../libs/liberty/FreePDK45_lib_v1.0_worst.lib has already been scheduled for reading, skip this specification for this read_lib command.
[12/08 11:30:16     93s] @tempus 29> read_libs     ../../libs/MACRO/LIBERTY/pllclk.lib
Scheduling  timing library file(s) ' ../../libs/MACRO/LIBERTY/pllclk.lib' to be loaded when the init_design command is issued
[12/08 11:30:38     96s] **WARN: (UI-235):	The  timing library file ../../libs/MACRO/LIBERTY/pllclk.lib has already been scheduled for reading, skip this specification for this read_lib command.
[12/08 11:30:38     96s] @tempus 30> read_libs     ../../libs/MACRO/LIBERTY/ram_256x16A.lib   ../../libs/MACRO/LIBERTY/rom_512x16A.lib

[12/08 11:30:46     97s] Scheduling  timing library file(s) ' ../../libs/MACRO/LIBERTY/ram_256x16A.lib ../../libs/MACRO/LIBERTY/rom_512x16A.lib' to be loaded when the init_design command is issued
[12/08 11:30:46     97s] **WARN: (UI-235):	The  timing library file ../../libs/MACRO/LIBERTY/ram_256x16A.lib has already been scheduled for reading, skip this specification for this read_lib command.
[12/08 11:30:46     97s] **WARN: (UI-235):	The  timing library file ../../libs/MACRO/LIBERTY/rom_512x16A.lib has already been scheduled for reading, skip this specification for this read_lib command.
[12/08 11:30:46     97s] @tempus 31> read_netlist "../../design/ECO_INIT_11_optSetup.enc.dat/dtmf_recvr_core.v.gz" -top dtmf_recvr_core

[12/08 11:30:55     99s] Scheduling netlist file(s) '../../design/ECO_INIT_11_optSetup.enc.dat/dtmf_recvr_core.v.gz' to be loaded when the init_design command is issued
[12/08 11:30:56     99s] #@ Begin verbose source .ssv_emulate_view_definition_4388.tcl
[12/08 11:30:56     99s] @file(ssv_emulate_view_definition_4388.tcl) 1: create_library_set -name default_emulate_libset_max -timing [list ../../libs/liberty/FreePDK45_lib_v1.0_worst.lib ../../libs/MACRO/LIBERTY/pllclk.lib ../../libs/MACRO/LIBERTY/ram_256x16A.lib ../../libs/MACRO/LIBERTY/rom_512x16A.lib]
[12/08 11:30:56     99s] @file(ssv_emulate_view_definition_4388.tcl) 2: create_library_set -name default_emulate_libset_min -timing [list ../../libs/liberty/FreePDK45_lib_v1.0_worst.lib ../../libs/MACRO/LIBERTY/pllclk.lib ../../libs/MACRO/LIBERTY/ram_256x16A.lib ../../libs/MACRO/LIBERTY/rom_512x16A.lib]
[12/08 11:30:56     99s] @file(ssv_emulate_view_definition_4388.tcl) 3: create_constraint_mode -name default_emulate_constraint_mode -sdc_files [list /dev/null]
[12/08 11:30:56     99s] @file(ssv_emulate_view_definition_4388.tcl) 4: create_timing_condition -name default_mapping_tc_2 -library_sets [list default_emulate_libset_min]
[12/08 11:30:56     99s] @file(ssv_emulate_view_definition_4388.tcl) 5: create_timing_condition -name default_mapping_tc_1 -library_sets [list default_emulate_libset_max]
[12/08 11:30:56     99s] @file(ssv_emulate_view_definition_4388.tcl) 6: create_rc_corner -name default_emulate_early_rc_corner 
[12/08 11:30:56     99s] @file(ssv_emulate_view_definition_4388.tcl) 7: create_rc_corner -name default_emulate_late_rc_corner 
[12/08 11:30:56     99s] @file(ssv_emulate_view_definition_4388.tcl) 8: create_rc_corner -name default_emulate_rc_corner 
[12/08 11:30:56     99s] @file(ssv_emulate_view_definition_4388.tcl) 9: create_delay_corner -name default_emulate_delay_corner -early_timing_condition {default_mapping_tc_2} -late_timing_condition {default_mapping_tc_1} -rc_corner default_emulate_rc_corner
[12/08 11:30:56     99s] @file(ssv_emulate_view_definition_4388.tcl) 10: create_delay_corner -name default_emulate_delay_corner_max -timing_condition {default_mapping_tc_1} -rc_corner default_emulate_rc_corner
[12/08 11:30:56     99s] @file(ssv_emulate_view_definition_4388.tcl) 11: create_delay_corner -name default_emulate_delay_corner_min -timing_condition {default_mapping_tc_2} -rc_corner default_emulate_rc_corner
[12/08 11:30:56     99s] @file(ssv_emulate_view_definition_4388.tcl) 12: create_analysis_view -name default_emulate_view -constraint_mode default_emulate_constraint_mode -delay_corner default_emulate_delay_corner
[12/08 11:30:56     99s] @file(ssv_emulate_view_definition_4388.tcl) 13: set_analysis_view -setup [list default_emulate_view] -hold [list default_emulate_view]
[12/08 11:30:56     99s] Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
[12/08 11:30:56     99s] #@ End verbose source .ssv_emulate_view_definition_4388.tcl
[12/08 11:30:56     99s] Reading default_emulate_libset_max timing library '/home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib' ...
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A1' of cell 'AND2_X1' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A2' of cell 'AND2_X1' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A1' of cell 'AND2_X2' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A2' of cell 'AND2_X2' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A1' of cell 'AND2_X4' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A2' of cell 'AND2_X4' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A1' of cell 'AND3_X1' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A2' of cell 'AND3_X1' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A3' of cell 'AND3_X1' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A1' of cell 'AND3_X2' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A2' of cell 'AND3_X2' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A3' of cell 'AND3_X2' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A1' of cell 'AND3_X4' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A2' of cell 'AND3_X4' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] **WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A3' of cell 'AND3_X4' is not defined in the library. (File /home/shadab/shadab/tempus_labs_CUI/libs/liberty/FreePDK45_lib_v1.0_worst.lib)
[12/08 11:30:56     99s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/08 11:30:56     99s] Read 113 cells in library 'FreePDK45_lib_v1.0' 
[12/08 11:30:56     99s] Reading default_emulate_libset_max timing library '/home/shadab/shadab/tempus_labs_CUI/libs/MACRO/LIBERTY/pllclk.lib' ...
[12/08 11:30:56     99s] Read 1 cells in library 'pllclk' 
[12/08 11:30:56     99s] Reading default_emulate_libset_max timing library '/home/shadab/shadab/tempus_labs_CUI/libs/MACRO/LIBERTY/ram_256x16A.lib' ...
[12/08 11:30:56     99s] Read 1 cells in library 'USERLIB' 
[12/08 11:30:56     99s] Reading default_emulate_libset_max timing library '/home/shadab/shadab/tempus_labs_CUI/libs/MACRO/LIBERTY/rom_512x16A.lib' ...
[12/08 11:30:56     99s] **WARN: (TECHLIB-459):	Appending library 'USERLIB' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /home/shadab/shadab/tempus_labs_CUI/libs/MACRO/LIBERTY/rom_512x16A.lib)
[12/08 11:30:56     99s] Read 1 cells in library 'USERLIB' 
[12/08 11:30:56     99s] Loading view definition file from .ssv_emulate_view_definition_4388.tcl
[12/08 11:30:56     99s] *** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=1.66min, fe_real=11.05min, fe_mem=554.0M) ***
[12/08 11:30:56     99s] #% Begin Load netlist data ... (date=12/08 11:30:56, mem=443.9M)
[12/08 11:30:56     99s] *** Begin netlist parsing (mem=554.0M) ***
[12/08 11:30:56     99s] Reading verilog netlist '../../design/ECO_INIT_11_optSetup.enc.dat/dtmf_recvr_core.v.gz'
[12/08 11:30:56     99s] 
[12/08 11:30:56     99s] *** Memory Usage v#1 (Current mem = 571.465M, initial mem = 228.910M) ***
[12/08 11:30:56     99s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=571.5M) ***
[12/08 11:30:56     99s] #% End Load netlist data ... (date=12/08 11:30:56, total cpu=0:00:00.2, real=0:00:00.0, peak res=443.9M, current mem=431.4M)
[12/08 11:30:56     99s] Set top cell to dtmf_recvr_core.
[12/08 11:30:56     99s] Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
[12/08 11:30:56     99s] late library set: default_emulate_libset_max
[12/08 11:30:56     99s] early library set: default_emulate_libset_min
[12/08 11:30:56     99s] Completed consistency checks. Status: Successful
[12/08 11:30:56     99s] Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
[12/08 11:30:56     99s] late library set: default_emulate_libset_max
[12/08 11:30:56     99s] early library set: default_emulate_libset_min
[12/08 11:30:56     99s] Completed consistency checks. Status: Successful
[12/08 11:30:56     99s] Building hierarchical netlist for Cell dtmf_recvr_core ...
[12/08 11:30:56     99s] *** Netlist is unique.
[12/08 11:30:56     99s] ** info: there are 152 modules.
[12/08 11:30:56     99s] ** info: there are 8234 stdCell insts.
[12/08 11:30:56     99s] 
[12/08 11:30:56     99s] *** Memory Usage v#1 (Current mem = 621.516M, initial mem = 228.910M) ***
[12/08 11:30:56    100s] Set Default Net Delay as 1000 ps.
[12/08 11:30:56    100s] Set Default Net Load as 0.5 pF. 
[12/08 11:30:56    100s] Set Default Input Pin Transition as 0.1 ps.
[12/08 11:30:56    100s] Extraction setup Delayed 
[12/08 11:30:56    100s] Starting consistency checks on late and early library sets of delay corner 'default_emulate_delay_corner'
[12/08 11:30:56    100s] late library set: default_emulate_libset_max
[12/08 11:30:56    100s] early library set: default_emulate_libset_min
[12/08 11:30:56    100s] Completed consistency checks. Status: Successful
[12/08 11:30:57    100s] Reading timing constraints file '/dev/null' ...
[12/08 11:30:57    100s] Current (total cpu=0:01:40, real=0:11:04, peak res=573.6M, current mem=573.6M)
[12/08 11:30:57    100s] Creating Cell Server ...(0, 1, 1, 1)
[12/08 11:30:57    100s] Summary for sequential cells identification: 
[12/08 11:30:57    100s]   Identified SBFF number: 16
[12/08 11:30:57    100s]   Identified MBFF number: 0
[12/08 11:30:57    100s]   Identified SB Latch number: 0
[12/08 11:30:57    100s]   Identified MB Latch number: 0
[12/08 11:30:57    100s]   Not identified SBFF number: 0
[12/08 11:30:57    100s]   Not identified MBFF number: 0
[12/08 11:30:57    100s]   Not identified SB Latch number: 0
[12/08 11:30:57    100s]   Not identified MB Latch number: 0
[12/08 11:30:57    100s]   Number of sequential cells which are not FFs: 4
[12/08 11:30:57    100s] Total number of combinational cells: 87
[12/08 11:30:57    100s] Total number of sequential cells: 20
[12/08 11:30:57    100s] Total number of tristate cells: 0
[12/08 11:30:57    100s] Total number of level shifter cells: 0
[12/08 11:30:57    100s] Total number of power gating cells: 0
[12/08 11:30:57    100s] Total number of isolation cells: 0
[12/08 11:30:57    100s] Total number of power switch cells: 0
[12/08 11:30:57    100s] Total number of pulse generator cells: 0
[12/08 11:30:57    100s] Total number of always on buffers: 0
[12/08 11:30:57    100s] Total number of retention cells: 0
[12/08 11:30:57    100s] List of usable buffers: BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4
[12/08 11:30:57    100s] Total number of usable buffers: 5
[12/08 11:30:57    100s] List of unusable buffers:
[12/08 11:30:57    100s] Total number of unusable buffers: 0
[12/08 11:30:57    100s] List of usable inverters: INV_X1 INV_X16 INV_X2 INV_X32 INV_X8 INV_X4
[12/08 11:30:57    100s] Total number of usable inverters: 6
[12/08 11:30:57    100s] List of unusable inverters:
[12/08 11:30:57    100s] Total number of unusable inverters: 0
[12/08 11:30:57    100s] List of identified usable delay cells: BUF_X8
[12/08 11:30:57    100s] Total number of identified usable delay cells: 1
[12/08 11:30:57    100s] List of identified unusable delay cells:
[12/08 11:30:57    100s] Total number of identified unusable delay cells: 0
[12/08 11:30:57    100s]  Visiting view : default_emulate_view
[12/08 11:30:57    100s] Extraction setup Started 
[12/08 11:30:57    100s] Summary of Active RC-Corners : 
[12/08 11:30:57    100s]  
[12/08 11:30:57    100s]  Analysis View: default_emulate_view
[12/08 11:30:57    100s]     RC-Corner Name        : default_emulate_rc_corner
[12/08 11:30:57    100s]     RC-Corner Index       : 0
[12/08 11:30:57    100s]     RC-Corner Temperature : 25 Celsius
[12/08 11:30:57    100s]     RC-Corner Cap Table   : ''
[12/08 11:30:57    100s]     RC-Corner PostRoute Res Factor        : 1
[12/08 11:30:57    100s]     RC-Corner PostRoute Cap Factor        : 1
[12/08 11:30:57    100s]     RC-Corner PostRoute XCap Factor       : 1
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = 0
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[12/08 11:30:57    100s]  Visiting view : default_emulate_view
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = 0
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[12/08 11:30:57    100s]  Setting StdDelay to 31.40
[12/08 11:30:57    100s] Creating Cell Server, finished. 
[12/08 11:30:57    100s] 
[12/08 11:30:57    100s] Deleting Cell Server ...
[12/08 11:30:57    100s] Extraction setup Started 
[12/08 11:30:57    100s] Summary of Active RC-Corners : 
[12/08 11:30:57    100s]  
[12/08 11:30:57    100s]  Analysis View: default_emulate_view
[12/08 11:30:57    100s]     RC-Corner Name        : default_emulate_rc_corner
[12/08 11:30:57    100s]     RC-Corner Index       : 0
[12/08 11:30:57    100s]     RC-Corner Temperature : 25 Celsius
[12/08 11:30:57    100s]     RC-Corner Cap Table   : ''
[12/08 11:30:57    100s]     RC-Corner PostRoute Res Factor        : 1
[12/08 11:30:57    100s]     RC-Corner PostRoute Cap Factor        : 1
[12/08 11:30:57    100s]     RC-Corner PostRoute XCap Factor       : 1
[12/08 11:30:57    100s] Extraction setup Started 
[12/08 11:30:57    100s] Summary of Active RC-Corners : 
[12/08 11:30:57    100s]  
[12/08 11:30:57    100s]  Analysis View: default_emulate_view
[12/08 11:30:57    100s]     RC-Corner Name        : default_emulate_rc_corner
[12/08 11:30:57    100s]     RC-Corner Index       : 0
[12/08 11:30:57    100s]     RC-Corner Temperature : 25 Celsius
[12/08 11:30:57    100s]     RC-Corner Cap Table   : ''
[12/08 11:30:57    100s]     RC-Corner PostRoute Res Factor        : 1
[12/08 11:30:57    100s]     RC-Corner PostRoute Cap Factor        : 1
[12/08 11:30:57    100s]     RC-Corner PostRoute XCap Factor       : 1
[12/08 11:30:57    100s] Extraction setup Started 
[12/08 11:30:57    100s] Summary of Active RC-Corners : 
[12/08 11:30:57    100s]  
[12/08 11:30:57    100s]  Analysis View: default_emulate_view
[12/08 11:30:57    100s]     RC-Corner Name        : default_emulate_rc_corner
[12/08 11:30:57    100s]     RC-Corner Index       : 0
[12/08 11:30:57    100s]     RC-Corner Temperature : 25 Celsius
[12/08 11:30:57    100s]     RC-Corner Cap Table   : ''
[12/08 11:30:57    100s]     RC-Corner PostRoute Res Factor        : 1
[12/08 11:30:57    100s]     RC-Corner PostRoute Cap Factor        : 1
[12/08 11:30:57    100s]     RC-Corner PostRoute XCap Factor       : 1
[12/08 11:30:57    100s] 0
[12/08 11:30:57    100s] @tempus 32> Loading  (dtmf_recvr_core)
[12/08 11:30:57    100s] Traverse HInst (dtmf_recvr_core)
[12/08 11:30:57    100s] Creating Cell Server ...(0, 0, 0, 0)
[12/08 11:30:57    100s] Summary for sequential cells identification: 
[12/08 11:30:57    100s]   Identified SBFF number: 16
[12/08 11:30:57    100s]   Identified MBFF number: 0
[12/08 11:30:57    100s]   Identified SB Latch number: 0
[12/08 11:30:57    100s]   Identified MB Latch number: 0
[12/08 11:30:57    100s]   Not identified SBFF number: 0
[12/08 11:30:57    100s]   Not identified MBFF number: 0
[12/08 11:30:57    100s]   Not identified SB Latch number: 0
[12/08 11:30:57    100s]   Not identified MB Latch number: 0
[12/08 11:30:57    100s]   Number of sequential cells which are not FFs: 4
[12/08 11:30:57    100s]  Visiting view : default_emulate_view
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = 0
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[12/08 11:30:57    100s]  Visiting view : default_emulate_view
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = 0
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[12/08 11:30:57    100s]  Setting StdDelay to 31.40
[12/08 11:30:57    100s] Creating Cell Server, finished. 
[12/08 11:30:57    100s] 
[12/08 11:30:57    100s] Deleting Cell Server ...
[12/08 11:30:57    100s] Creating Cell Server ...(0, 0, 0, 0)
[12/08 11:30:57    100s] Summary for sequential cells identification: 
[12/08 11:30:57    100s]   Identified SBFF number: 16
[12/08 11:30:57    100s]   Identified MBFF number: 0
[12/08 11:30:57    100s]   Identified SB Latch number: 0
[12/08 11:30:57    100s]   Identified MB Latch number: 0
[12/08 11:30:57    100s]   Not identified SBFF number: 0
[12/08 11:30:57    100s]   Not identified MBFF number: 0
[12/08 11:30:57    100s]   Not identified SB Latch number: 0
[12/08 11:30:57    100s]   Not identified MB Latch number: 0
[12/08 11:30:57    100s]   Number of sequential cells which are not FFs: 4
[12/08 11:30:57    100s]  Visiting view : default_emulate_view
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = 0
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[12/08 11:30:57    100s]  Visiting view : default_emulate_view
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = 0
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[12/08 11:30:57    100s]  Setting StdDelay to 31.40
[12/08 11:30:57    100s] Creating Cell Server, finished. 
[12/08 11:30:57    100s] 
[12/08 11:30:57    100s] Deleting Cell Server ...
[12/08 11:30:57    100s] Creating Cell Server ...(0, 0, 0, 0)
[12/08 11:30:57    100s] Summary for sequential cells identification: 
[12/08 11:30:57    100s]   Identified SBFF number: 16
[12/08 11:30:57    100s]   Identified MBFF number: 0
[12/08 11:30:57    100s]   Identified SB Latch number: 0
[12/08 11:30:57    100s]   Identified MB Latch number: 0
[12/08 11:30:57    100s]   Not identified SBFF number: 0
[12/08 11:30:57    100s]   Not identified MBFF number: 0
[12/08 11:30:57    100s]   Not identified SB Latch number: 0
[12/08 11:30:57    100s]   Not identified MB Latch number: 0
[12/08 11:30:57    100s]   Number of sequential cells which are not FFs: 4
[12/08 11:30:57    100s]  Visiting view : default_emulate_view
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = 0
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[12/08 11:30:57    100s]  Visiting view : default_emulate_view
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = 0
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[12/08 11:30:57    100s]  Setting StdDelay to 31.40
[12/08 11:30:57    100s] Creating Cell Server, finished. 
[12/08 11:30:57    100s] 
[12/08 11:30:57    100s] Deleting Cell Server ...
[12/08 11:30:57    100s] Creating Cell Server ...(0, 0, 0, 0)
[12/08 11:30:57    100s] Summary for sequential cells identification: 
[12/08 11:30:57    100s]   Identified SBFF number: 16
[12/08 11:30:57    100s]   Identified MBFF number: 0
[12/08 11:30:57    100s]   Identified SB Latch number: 0
[12/08 11:30:57    100s]   Identified MB Latch number: 0
[12/08 11:30:57    100s]   Not identified SBFF number: 0
[12/08 11:30:57    100s]   Not identified MBFF number: 0
[12/08 11:30:57    100s]   Not identified SB Latch number: 0
[12/08 11:30:57    100s]   Not identified MB Latch number: 0
[12/08 11:30:57    100s]   Number of sequential cells which are not FFs: 4
[12/08 11:30:57    100s]  Visiting view : default_emulate_view
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = 0
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[12/08 11:30:57    100s]  Visiting view : default_emulate_view
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = 0
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[12/08 11:30:57    100s]  Setting StdDelay to 31.40
[12/08 11:30:57    100s] Creating Cell Server, finished. 
[12/08 11:30:57    100s] 
[12/08 11:30:57    100s] Deleting Cell Server ...
[12/08 11:30:57    100s] Creating Cell Server ...(0, 0, 0, 0)
[12/08 11:30:57    100s] Summary for sequential cells identification: 
[12/08 11:30:57    100s]   Identified SBFF number: 16
[12/08 11:30:57    100s]   Identified MBFF number: 0
[12/08 11:30:57    100s]   Identified SB Latch number: 0
[12/08 11:30:57    100s]   Identified MB Latch number: 0
[12/08 11:30:57    100s]   Not identified SBFF number: 0
[12/08 11:30:57    100s]   Not identified MBFF number: 0
[12/08 11:30:57    100s]   Not identified SB Latch number: 0
[12/08 11:30:57    100s]   Not identified MB Latch number: 0
[12/08 11:30:57    100s]   Number of sequential cells which are not FFs: 4
[12/08 11:30:57    100s]  Visiting view : default_emulate_view
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = 0
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[12/08 11:30:57    100s]  Visiting view : default_emulate_view
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = 0
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[12/08 11:30:57    100s]  Setting StdDelay to 31.40
[12/08 11:30:57    100s] Creating Cell Server, finished. 
[12/08 11:30:57    100s] 
[12/08 11:30:57    100s] Deleting Cell Server ...
[12/08 11:30:57    100s] Creating Cell Server ...(0, 0, 0, 0)
[12/08 11:30:57    100s] Summary for sequential cells identification: 
[12/08 11:30:57    100s]   Identified SBFF number: 16
[12/08 11:30:57    100s]   Identified MBFF number: 0
[12/08 11:30:57    100s]   Identified SB Latch number: 0
[12/08 11:30:57    100s]   Identified MB Latch number: 0
[12/08 11:30:57    100s]   Not identified SBFF number: 0
[12/08 11:30:57    100s]   Not identified MBFF number: 0
[12/08 11:30:57    100s]   Not identified SB Latch number: 0
[12/08 11:30:57    100s]   Not identified MB Latch number: 0
[12/08 11:30:57    100s]   Number of sequential cells which are not FFs: 4
[12/08 11:30:57    100s]  Visiting view : default_emulate_view
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = 0
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[12/08 11:30:57    100s]  Visiting view : default_emulate_view
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = 0
[12/08 11:30:57    100s]    : PowerDomain = none : Weighted F : unweighted  = 31.40 (1.000) with rcCorner = -1
[12/08 11:30:57    100s]  Setting StdDelay to 31.40
[12/08 11:30:57    100s] Creating Cell Server, finished. 
[12/08 11:30:57    100s] 
[12/08 11:30:57    100s] Deleting Cell Server ...
[12/08 11:30:57    100s] [12D            [12D@tempus 32> init_design 

[12/08 11:31:02    101s] Set Default Net Delay as 1000 ps.
[12/08 11:31:02    101s] Set Default Net Load as 0.5 pF. 
[12/08 11:31:02    101s] Set Default Input Pin Transition as 0.1 ps.
[12/08 11:31:02    101s] 0
[12/08 11:31:02    101s] @tempus 33> report_timing
###############################################################
[12/08 11:31:10    102s] #  Generated by:      Cadence Tempus 17.21-s086_1
[12/08 11:31:10    102s] #  OS:                Linux x86_64(Host ID ra01)
[12/08 11:31:10    102s] #  Generated on:      Mon Dec  8 11:31:10 2025
[12/08 11:31:10    102s] #  Design:            dtmf_recvr_core
[12/08 11:31:10    102s] #  Command:           report_timing
[12/08 11:31:10    102s] ###############################################################
[12/08 11:31:10    102s] #################################################################################
[12/08 11:31:10    102s] # Design Name: dtmf_recvr_core
[12/08 11:31:10    102s] # Design Mode: 65nm
[12/08 11:31:10    102s] # Analysis Mode: MMMC OCV 
[12/08 11:31:10    102s] # Parasitics Mode: No SPEF/RCDB
[12/08 11:31:10    102s] # Signoff Settings: SI Off 
[12/08 11:31:10    102s] #################################################################################
[12/08 11:31:10    102s] Topological Sorting (REAL = 0:00:00.0, MEM = 744.4M, InitMEM = 742.1M)
[12/08 11:31:10    102s] Start delay calculation (fullDC) (1 T). (MEM=744.383)
[12/08 11:31:10    102s] AAE DB initialization (MEM=763.461 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/08 11:31:10    102s] Start AAE Lib Loading. (MEM=763.461)
[12/08 11:31:10    102s] End AAE Lib Loading. (MEM=782.539 CPU=0:00:00.0 Real=0:00:00.0)
[12/08 11:31:10    102s] End AAE Lib Interpolated Model. (MEM=783.539 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 11:31:10    102s] First Iteration Infinite Tw... 
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN543_FE_OFN407_tdsp_data_out_13_, driver FE_OFCC543_FE_OFN407_tdsp_data_out_13_/Z voltage 0.8 does not match reveiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[13] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN541_ds_datain_10_, driver FE_OFCC541_ds_datain_10_/Z voltage 0.8 does not match reveiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[10] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN540_FE_OFN14_tdsp_data_out_12_, driver FE_OFCC540_FE_OFN14_tdsp_data_out_12_/Z voltage 0.8 does not match reveiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[12] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN537_ds_datain_7_, driver FE_OFCC537_ds_datain_7_/Z voltage 0.8 does not match reveiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[7] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN534_FE_OFN47_ds_datain_2_, driver FE_OFCC534_FE_OFN47_ds_datain_2_/Z voltage 0.8 does not match reveiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[2] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN532_ds_datain_14_, driver FE_OFCC532_ds_datain_14_/Z voltage 0.8 does not match reveiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[14] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN530_p_addrs_5_, driver FE_OFCC530_p_addrs_5_/Z voltage 0.8 does not match reveiver ROM_512x16_0_INST/A[5] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN528_p_addrs_6_, driver FE_OFCC528_p_addrs_6_/Z voltage 0.8 does not match reveiver ROM_512x16_0_INST/A[6] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN526_p_addrs_7_, driver FE_OFCC526_p_addrs_7_/Z voltage 0.8 does not match reveiver ROM_512x16_0_INST/A[7] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN524_p_addrs_8_, driver FE_OFCC524_p_addrs_8_/Z voltage 0.8 does not match reveiver ROM_512x16_0_INST/A[8] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net refclk__L2_N0, driver refclk__L2_I0/ZN voltage 0.8 does not match reveiver PLLCLK_INST/refclk voltage 1.98.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net m_ram_clk__L5_N0, driver m_ram_clk__L5_I0/Z voltage 0.8 does not match reveiver RAM_128x16_TEST_INST/RAM_128x16_INST/CLK voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net m_clk__L3_N0, driver m_clk__L3_I0/ZN voltage 0.8 does not match reveiver ROM_512x16_0_INST/CLK voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net m_dsram_clk__L1_N0, driver m_dsram_clk__L1_I0/Z voltage 0.8 does not match reveiver RAM_256x16_TEST_INST/RAM_256x16_INST/CLK voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN479_FE_OFN12_tdsp_data_out_10_, driver FE_OFCC479_FE_OFN12_tdsp_data_out_10_/Z voltage 0.8 does not match reveiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[10] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN475_FE_OFN21_tdsp_data_out_9_, driver FE_OFCC475_FE_OFN21_tdsp_data_out_9_/Z voltage 0.8 does not match reveiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[9] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN474_FE_OFN30_tdsp_data_out_11_, driver FE_OFCC474_FE_OFN30_tdsp_data_out_11_/Z voltage 0.8 does not match reveiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[11] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN467_FE_OFN55_tdsp_data_out_1_, driver FE_OFCC467_FE_OFN55_tdsp_data_out_1_/Z voltage 0.8 does not match reveiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[1] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFCN430_ds_datain_15_, driver FE_OFCC430_ds_datain_15_/Z voltage 0.8 does not match reveiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[15] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (IMPMSMV-1810):	Net FE_OFN112_n_70, driver FE_OFC112_n_70/Z voltage 0.8 does not match reveiver RAM_256x16_TEST_INST/RAM_256x16_INST/A[1] voltage 1.2.
[12/08 11:31:10    102s] **WARN: (EMS-62):	Message <IMPMSMV-1810> has exceeded the default message display limit of 20.
[12/08 11:31:10    102s] To avoid this warning, increase the display limit per unique message by
[12/08 11:31:10    102s] using the set_message -limit <number> command.
[12/08 11:31:10    102s] The message limit can be removed by using the set_message -no_limit command.
[12/08 11:31:10    102s] Note that setting a very large number using the set_message -limit command
[12/08 11:31:10    102s] or removing the message limit using the set_message -no_limit command can
[12/08 11:31:10    102s] significantly increase the log file size.
[12/08 11:31:10    102s] To suppress a message, use the set_message -suppress command.
[12/08 11:31:11    103s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 11:31:11    103s] End delay calculation. (MEM=866.371 CPU=0:00:00.9 REAL=0:00:01.0)
[12/08 11:31:11    103s] End delay calculation (fullDC). (MEM=858.371 CPU=0:00:01.3 REAL=0:00:01.0)
[12/08 11:31:11    103s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 858.4M) ***
[12/08 11:31:11    103s] No constrained timing paths found.
[12/08 11:31:11    103s] Design may not be constrained or  library is missing timing information.
[12/08 11:31:11    103s] 
[12/08 11:31:11    103s] @tempus 34> report_timing

[12/08 11:31:16    104s] ###############################################################
[12/08 11:31:16    104s] #  Generated by:      Cadence Tempus 17.21-s086_1
[12/08 11:31:16    104s] #  OS:                Linux x86_64(Host ID ra01)
[12/08 11:31:16    104s] #  Generated on:      Mon Dec  8 11:31:16 2025
[12/08 11:31:16    104s] #  Design:            dtmf_recvr_core
[12/08 11:31:16    104s] #  Command:           report_timing
[12/08 11:31:16    104s] ###############################################################
[12/08 11:31:16    104s] No constrained timing paths found.
[12/08 11:31:16    104s] Design may not be constrained or  library is missing timing information.
[12/08 11:31:16    104s] 
[12/08 11:31:16    104s] 9
[12/08 11:31:16    104s] @tempus 35> set cellCnt [sizeof_collection [get_cells -hierarchical *]]
8269
[12/08 11:31:41    107s] @tempus 36> puts "Your design has: $cellCnt instances"
puts "Your design has: $cellCnt instances"
[12/08 11:31:41    107s] Your design has: 8269 instances
[12/08 11:31:41    107s] @tempus 37> get_cells 

[12/08 11:31:49    109s] FE_SIG_C674_t_addrs_4_ FE_SIG_C671_FE_OFCN486_ds_data_6_ FE_SIG_C663_port_pad_data_out_13_ FE_SIG_C662_scan_out1 FE_SIG_C660_ds_datain_11_ FE_SIG_C654_port_pad_data_out_9_ FE_SIG_C651_FE_OFN228_n_167 FE_SIG_C648_FE_OFCN485_ds_data_4_ FE_SIG_C643_ds_data_7_ FE_SIG_C642_ds_data_5_ FE_SIG_C640_FE_OFCN321_ds_data_9_ FE_SIG_C639_ds_data_0_ FE_SIG_C638_ds_data_2_ FE_SIG_C636_ds_data_8_ FE_SIG_C627_FE_OFN232_digit_4_ FE_SIG_C626_ds_data_1_ FE_SIG_C625_digit_6_ FE_SIG_C624_ds_data_10_ FE_SIG_C622_FE_OFCN517_digit_2_ FE_SIG_C621_FE_OFN236_digit_0_ FE_SIG_C620_FE_OFN229_digit_7_ FE_SIG_C619_ds_data_3_ FE_SIG_C618_FE_OFN240_flag_out FE_SIG_C615_port_pad_data_out_14_ FE_SIG_C614_port_pad_data_out_12_ FE_SIG_C613_dflag FE_SIG_C611_port_pad_data_out_10_ FE_SIG_C609_digit_1_ FE_SIG_C607_FE_OFN231_digit_5_ FE_SIG_C605_digit_3_ FE_SIG_C584_t_addrs_1_ FE_SIG_C583_FE_OFCN533_tdsp_data_out_1_ FE_SIG_C581_tdsp_data_out_4_ FE_SIG_C579_tdsp_data_out_9_ FE_SIG_C578_tdsp_data_out_11_ FE_OFCC543_FE_OFN407_tdsp_data_out_13_ FE_OFCC541_ds_datain_10_ FE_OFCC540_FE_OFN14_tdsp_data_out_12_ FE_OFCC539_tdsp_data_out_0_ FE_OFCC537_ds_datain_7_ FE_OFCC534_FE_OFN47_ds_datain_2_ FE_OFCC533_tdsp_data_out_1_ FE_OFCC532_ds_datain_14_ FE_OFCC530_p_addrs_5_ FE_OFCC528_p_addrs_6_ FE_OFCC526_p_addrs_7_ FE_OFCC524_p_addrs_8_ FE_OFCC517_digit_2_ FE_OFCC509_t_grant FE_OFCC491_tdigit_1_ FE_OFCC490_tdigit_0_ m_clk__I10 m_clk__I9 m_clk__I8 m_clk__I7 m_clk__I6 m_clk__I5 m_clk__I4 m_spi_clk__I1 m_spi_clk__I0 refclk__L2_I0 refclk__L1_I0 spi_clk__Exclude_0 m_rcc_clk__L6_I3 m_rcc_clk__L6_I2 m_rcc_clk__L6_I1 m_rcc_clk__L6_I0 m_rcc_clk__L5_I3 m_rcc_clk__L5_I2 m_rcc_clk__L5_I1 m_rcc_clk__L5_I0 m_rcc_clk__L4_I0 m_rcc_clk__L2_I1 m_rcc_clk__L2_I0 m_rcc_clk__L1_I0 m_ram_clk__L5_I0 m_ram_clk__L4_I0 m_ram_clk__L3_I0 m_ram_clk__L2_I0 m_ram_clk__L1_I0 m_clk__L19_I100 m_clk__L19_I99 m_clk__L19_I98 m_clk__L19_I97 m_clk__L19_I96 m_clk__L19_I95 m_clk__L19_I94 m_clk__L19_I93 m_clk__L19_I92 m_clk__L19_I91 m_clk__L19_I90 m_clk__L19_I89 m_clk__L19_I88 m_clk__L19_I87 m_clk__L19_I86 m_clk__L19_I85 m_clk__L19_I84 m_clk__L19_I83 m_clk__L19_I82 m_clk__L19_I81 ...
[12/08 11:31:49    109s] 0x4
[12/08 11:31:49    109s] @tempus 38> sizeof_collection [get_cells]
421
[12/08 11:32:11    112s] @tempus 39> sizeof_collection [get_cells -hierarchical ]
[1C
[12/08 11:32:22    113s] 8269
[12/08 11:32:22    113s] @tempus 40> sizeof_collection [get_cells -hierarchical *]
8269
[12/08 11:32:29    113s] @tempus 41> read_spef  ../../design/SPEF/corner_worst_CMAX.spef.gz
[12/08 11:32:42    114s] read_spef Option :  -rc_corner default_emulate_rc_corner ../../design/SPEF/corner_worst_CMAX.spef.gz -noStarN 

[12/08 11:32:42    114s] SPEF files for RC Corner default_emulate_rc_corner:
[12/08 11:32:42    114s] Top-level spef file '../../design/SPEF/corner_worst_CMAX.spef.gz'.
[12/08 11:32:42    114s] Number of corners: 1
[12/08 11:32:42    114s] Number of parallel threads processing the nets is: 1
[12/08 11:32:42    114s] Start spef parsing (MEM=850.301).
[12/08 11:32:42    114s] Maximum backlog used in parser: 50.
[12/08 11:32:42    114s] Reading multiple SPEF files in parallel.
[12/08 11:32:42    114s] RCDB /tmp/ssv_tmpdir_4388_3EjAsp/dtmf_recvr_core_4388_GfWK39.rcdb.d/dtmf_recvr_core.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 850.3M)
[12/08 11:32:42    114s] Creating parasitic data file '/tmp/ssv_tmpdir_4388_3EjAsp/dtmf_recvr_core_4388_GfWK39.rcdb.d/dtmf_recvr_core.rcdb.d' for storing RC.
[12/08 11:32:42    115s] SPEF file ../../design/SPEF/corner_worst_CMAX.spef.gz.
[12/08 11:32:42    115s] Number of Resistors     : 132172
[12/08 11:32:42    115s] Number of Ground Caps   : 140357
[12/08 11:32:42    115s] Number of Coupling Caps : 31664
[12/08 11:32:42    115s] 
[12/08 11:32:43    115s] RCDB /tmp/ssv_tmpdir_4388_3EjAsp/dtmf_recvr_core_4388_GfWK39.rcdb.d/dtmf_recvr_core.rcdb.d Creation Completed (CPU Time= 0:00:00.4  MEM= 882.3M)
[12/08 11:32:43    115s] End spef parsing (MEM=768.848 CPU=0:00:00.4 REAL=0:00:01.0).
[12/08 11:32:43    115s] Spef for RC Corner 'default_emulate_rc_corner' was previously specified. Dropping the previous specification.
[12/08 11:32:43    115s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=768.848M)
[12/08 11:32:43    115s] Opening parasitic data file '/tmp/ssv_tmpdir_4388_3EjAsp/dtmf_recvr_core_4388_GfWK39.rcdb.d/dtmf_recvr_core.rcdb.d' for reading.
[12/08 11:32:43    115s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=768.859M)
[12/08 11:32:43    115s] 3 nets are missing in SPEF file. The names of these nets are saved in ./default_emulate_rc_corner.missing_nets.rpt.
[12/08 11:32:43    115s] ../../design/SPEF/corner_worst_CMAX.spef.gz
[12/08 11:32:43    115s] @tempus 42> read_sdc ../../design/dtmf_recvr_core.pr.sdc
Current (total cpu=0:01:56, real=0:12:55, peak res=626.4M, current mem=626.4M)
[12/08 11:32:48    115s] Number of path exceptions in the constraint file = 7
[12/08 11:32:48    115s] INFO (CTE): Constraints read successfully.
[12/08 11:32:48    115s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=626.4M, current mem=615.5M)
[12/08 11:32:48    115s] Current (total cpu=0:01:56, real=0:12:55, peak res=626.4M, current mem=615.5M)
[12/08 11:32:48    115s] @tempus 43> report_timing

[12/08 12:22:57    437s] ###############################################################
[12/08 12:22:57    437s] #  Generated by:      Cadence Tempus 17.21-s086_1
[12/08 12:22:57    437s] #  OS:                Linux x86_64(Host ID ra01)
[12/08 12:22:57    437s] #  Generated on:      Mon Dec  8 12:22:57 2025
[12/08 12:22:57    437s] #  Design:            dtmf_recvr_core
[12/08 12:22:57    437s] #  Command:           report_timing
[12/08 12:22:57    437s] ###############################################################
[12/08 12:22:57    437s] #################################################################################
[12/08 12:22:57    437s] # Design Name: dtmf_recvr_core
[12/08 12:22:57    437s] # Design Mode: 65nm
[12/08 12:22:57    437s] # Analysis Mode: MMMC OCV 
[12/08 12:22:57    437s] # Parasitics Mode: SPEF/RCDB
[12/08 12:22:57    437s] # Signoff Settings: SI Off 
[12/08 12:22:57    437s] #################################################################################
[12/08 12:22:58    437s] AAE_INFO: 1 threads acquired from CTE.
[12/08 12:22:58    437s] Topological Sorting (REAL = 0:00:00.0, MEM = 811.3M, InitMEM = 810.0M)
[12/08 12:22:58    437s] Start delay calculation (fullDC) (1 T). (MEM=811.305)
[12/08 12:22:58    437s] AAE DB initialization (MEM=830.383 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/08 12:22:58    437s] Start AAE Lib Loading. (MEM=830.383)
[12/08 12:22:58    437s] End AAE Lib Loading. (MEM=839.922 CPU=0:00:00.0 Real=0:00:00.0)
[12/08 12:22:58    437s] End AAE Lib Interpolated Model. (MEM=839.922 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 12:22:58    437s] First Iteration Infinite Tw... 
[12/08 12:22:58    437s] Opening parasitic data file '/tmp/ssv_tmpdir_4388_3EjAsp/dtmf_recvr_core_4388_GfWK39.rcdb.d/dtmf_recvr_core.rcdb.d' for reading.
[12/08 12:22:58    437s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 841.9M)
[12/08 12:22:58    437s] AAE_INFO: 1 threads acquired from CTE.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN543_FE_OFN407_tdsp_data_out_13_, driver FE_OFCC543_FE_OFN407_tdsp_data_out_13_/Z voltage 0.8 does not match reveiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[13] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN541_ds_datain_10_, driver FE_OFCC541_ds_datain_10_/Z voltage 0.8 does not match reveiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[10] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN540_FE_OFN14_tdsp_data_out_12_, driver FE_OFCC540_FE_OFN14_tdsp_data_out_12_/Z voltage 0.8 does not match reveiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[12] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN537_ds_datain_7_, driver FE_OFCC537_ds_datain_7_/Z voltage 0.8 does not match reveiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[7] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN534_FE_OFN47_ds_datain_2_, driver FE_OFCC534_FE_OFN47_ds_datain_2_/Z voltage 0.8 does not match reveiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[2] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN532_ds_datain_14_, driver FE_OFCC532_ds_datain_14_/Z voltage 0.8 does not match reveiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[14] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN530_p_addrs_5_, driver FE_OFCC530_p_addrs_5_/Z voltage 0.8 does not match reveiver ROM_512x16_0_INST/A[5] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN528_p_addrs_6_, driver FE_OFCC528_p_addrs_6_/Z voltage 0.8 does not match reveiver ROM_512x16_0_INST/A[6] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN526_p_addrs_7_, driver FE_OFCC526_p_addrs_7_/Z voltage 0.8 does not match reveiver ROM_512x16_0_INST/A[7] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN524_p_addrs_8_, driver FE_OFCC524_p_addrs_8_/Z voltage 0.8 does not match reveiver ROM_512x16_0_INST/A[8] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net refclk__L2_N0, driver refclk__L2_I0/ZN voltage 0.8 does not match reveiver PLLCLK_INST/refclk voltage 1.98.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net m_ram_clk__L5_N0, driver m_ram_clk__L5_I0/Z voltage 0.8 does not match reveiver RAM_128x16_TEST_INST/RAM_128x16_INST/CLK voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net m_clk__L3_N0, driver m_clk__L3_I0/ZN voltage 0.8 does not match reveiver ROM_512x16_0_INST/CLK voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net m_dsram_clk__L1_N0, driver m_dsram_clk__L1_I0/Z voltage 0.8 does not match reveiver RAM_256x16_TEST_INST/RAM_256x16_INST/CLK voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN479_FE_OFN12_tdsp_data_out_10_, driver FE_OFCC479_FE_OFN12_tdsp_data_out_10_/Z voltage 0.8 does not match reveiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[10] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN475_FE_OFN21_tdsp_data_out_9_, driver FE_OFCC475_FE_OFN21_tdsp_data_out_9_/Z voltage 0.8 does not match reveiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[9] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN474_FE_OFN30_tdsp_data_out_11_, driver FE_OFCC474_FE_OFN30_tdsp_data_out_11_/Z voltage 0.8 does not match reveiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[11] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN467_FE_OFN55_tdsp_data_out_1_, driver FE_OFCC467_FE_OFN55_tdsp_data_out_1_/Z voltage 0.8 does not match reveiver RAM_128x16_TEST_INST/RAM_128x16_INST/D[1] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFCN430_ds_datain_15_, driver FE_OFCC430_ds_datain_15_/Z voltage 0.8 does not match reveiver RAM_256x16_TEST_INST/RAM_256x16_INST/D[15] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (IMPMSMV-1810):	Net FE_OFN112_n_70, driver FE_OFC112_n_70/Z voltage 0.8 does not match reveiver RAM_256x16_TEST_INST/RAM_256x16_INST/A[1] voltage 1.2.
[12/08 12:22:58    437s] **WARN: (EMS-62):	Message <IMPMSMV-1810> has exceeded the default message display limit of 20.
[12/08 12:22:58    437s] To avoid this warning, increase the display limit per unique message by
[12/08 12:22:58    437s] using the set_message -limit <number> command.
[12/08 12:22:58    437s] The message limit can be removed by using the set_message -no_limit command.
[12/08 12:22:58    437s] Note that setting a very large number using the set_message -limit command
[12/08 12:22:58    437s] or removing the message limit using the set_message -no_limit command can
[12/08 12:22:58    437s] significantly increase the log file size.
[12/08 12:22:58    437s] To suppress a message, use the set_message -suppress command.
[12/08 12:22:59    438s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/08 12:22:59    438s] End delay calculation. (MEM=908.684 CPU=0:00:00.9 REAL=0:00:01.0)
[12/08 12:22:59    438s] End delay calculation (fullDC). (MEM=900.684 CPU=0:00:01.2 REAL=0:00:01.0)
[12/08 12:22:59    438s] *** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 900.7M) ***
[12/08 12:22:59    438s] **ERROR: (TA-1014):	Detected a missing clock arrival for one transition in view default_emulate_view at pin PLLCLK_INST/clk1x because a timing arc of this pin allows only one transition to propagate. No clock will propagate beyond this pin.
[12/08 12:22:59    438s] Path 1: MET (1.049 ns) Setup Check with Pin RESULTS_CONV_INST/r1477_reg[10]/CK->D
[12/08 12:22:59    438s]               Group: m_rcc_clk
[12/08 12:22:59    438s]          Startpoint: (R) TDSP_CORE_INST/DECODE_INST/ir_reg[9]/CK
[12/08 12:22:59    438s]               Clock: (R) m_clk
[12/08 12:22:59    438s]            Endpoint: (R) RESULTS_CONV_INST/r1477_reg[10]/D
[12/08 12:22:59    438s]               Clock: (F) m_rcc_clk
[12/08 12:22:59    438s] 
[12/08 12:22:59    438s]                        Capture       Launch
[12/08 12:22:59    438s]          Clock Edge:+   20.000        0.000
[12/08 12:22:59    438s]         Src Latency:+    0.000        0.000
[12/08 12:22:59    438s]         Net Latency:+    1.518 (P)    5.302 (P)
[12/08 12:22:59    438s]             Arrival:=   21.518        5.302
[12/08 12:22:59    438s] 
[12/08 12:22:59    438s]               Setup:-    0.801
[12/08 12:22:59    438s]         Uncertainty:-    0.400
[12/08 12:22:59    438s]       Required Time:=   20.317
[12/08 12:22:59    438s]        Launch Clock:=    5.302
[12/08 12:22:59    438s]           Data Path:+   13.966
[12/08 12:22:59    438s]               Slack:=    1.049
[12/08 12:22:59    438s] 
[12/08 12:22:59    438s] #-----------------------------------------------------------------------------------------------------------------------
[12/08 12:22:59    438s] # Timing Point                                            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
[12/08 12:22:59    438s] #                                                                                                  (ns)    (ns)     (ns)  
[12/08 12:22:59    438s] #-----------------------------------------------------------------------------------------------------------------------
[12/08 12:22:59    438s]   TDSP_CORE_INST/DECODE_INST/ir_reg[9]/CK                 -      CK      R     (arrival)       4  0.145       -    5.302  
[12/08 12:22:59    438s]   TDSP_CORE_INST/DECODE_INST/ir_reg[9]/Q                  -      CK->Q   F     SDFFS_X2        1  0.145   0.687    5.989  
[12/08 12:22:59    438s]   TDSP_CORE_INST/DECODE_INST/FE_OFC186_port_address_1_/Z  -      A->Z    F     BUF_X16        44  0.146   0.557    6.546  
[12/08 12:22:59    438s]   TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8211A/ZN            -      A3->ZN  R     NOR3_X1         2  0.481   0.899    7.445  
[12/08 12:22:59    438s]   TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8090A/ZN            -      A2->ZN  F     NAND2_X1        1  1.137   0.361    7.806  
[12/08 12:22:59    438s]   TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p6871A/ZN            -      A4->ZN  R     NOR4_X2         2  0.660   1.874    9.680  
[12/08 12:22:59    438s]   TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7851A6133/ZN        -      A1->ZN  F     NAND2_X4        2  2.748   0.528   10.208  
[12/08 12:22:59    438s]   TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7333D/ZN            -      A2->ZN  R     NOR2_X4        16  0.942   2.574   12.781  
[12/08 12:22:59    438s]   TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p7551A6117/ZN        -      B1->ZN  F     AOI222_X1       1  3.732   1.476   14.257  
[12/08 12:22:59    438s]   TDSP_CORE_INST/TDSP_CORE_GLUE_INST/p8505A6087/ZN        -      A2->ZN  R     NAND3_X2        2  1.608   1.850   16.108  
[12/08 12:22:59    438s]   FE_OFC12_tdsp_data_out_10_/Z                            -      A->Z    R     BUF_X16         1  1.654   0.729   16.837  
[12/08 12:22:59    438s]   FE_OFCC479_FE_OFN12_tdsp_data_out_10_/Z                 -      A->Z    R     BUF_X16         5  0.383   0.693   17.529  
[12/08 12:22:59    438s]   RESULTS_CONV_INST/p7148A29049/ZN                        -      A->ZN   F     INV_X2          1  0.890   0.288   17.817  
[12/08 12:22:59    438s]   RESULTS_CONV_INST/FE_OFCC480_n_2024/Z                   -      A->Z    F     BUF_X32         6  0.344   0.615   18.432  
[12/08 12:22:59    438s]   RESULTS_CONV_INST/p7155A28968/ZN                        -      A2->ZN  R     OAI22_X1        1  0.148   0.836   19.268  
[12/08 12:22:59    438s]   RESULTS_CONV_INST/r1477_reg[10]/D                       -      D       R     SDFF_X2         1  1.735   0.000   19.268  
[12/08 12:22:59    438s] #-----------------------------------------------------------------------------------------------------------------------
[12/08 12:22:59    438s] 
[12/08 12:22:59    438s] @tempus 44> exit

[12/08 17:48:52   2057s] *** Memory Usage v#1 (Current mem = 857.980M, initial mem = 228.910M) ***
[12/08 17:48:52   2057s] 
[12/08 17:48:52   2057s] *** Summary of all messages that are not suppressed in this session:
[12/08 17:48:52   2057s] Severity  ID               Count  Summary                                  
[12/08 17:48:52   2057s] WARNING   IMPMSMV-1810       242  Net %s, driver %s voltage %g does not ma...
[12/08 17:48:52   2057s] ERROR     IMPDBTCL-259         1  Invalid value '%s' is provided for attri...
[12/08 17:48:52   2057s] WARNING   UI-235               4  The %s file %s has already been schedule...
[12/08 17:48:52   2057s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[12/08 17:48:52   2057s] ERROR     IMPTCM-32            1  Wrong number of arguments specified for ...
[12/08 17:48:52   2057s] WARNING   IMPUDM-33            3  Global variable "%s" is obsolete and wil...
[12/08 17:48:52   2057s] ERROR     IMPIMEX-12           1  Cannot perform initialization step '%s',...
[12/08 17:48:52   2057s] ERROR     TA-1014              1  Detected a missing clock arrival for one...
[12/08 17:48:52   2057s] WARNING   GLOBAL-100           3  Global '%s' has become obsolete. It will...
[12/08 17:48:52   2057s] WARNING   TCLCMD-513           4  The software could not find a matching o...
[12/08 17:48:52   2057s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[12/08 17:48:52   2057s] WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
[12/08 17:48:52   2057s] *** Message Summary: 277 warning(s), 5 error(s)
[12/08 17:48:52   2057s] 
[12/08 17:48:52   2057s] --- Ending "Tempus Timing Signoff Solution" (totcpu=0:34:17, real=6:28:59, mem=858.0M) ---
