ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"printf.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text._out_buffer,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	_out_buffer:
  25              	.LVL0:
  26              	.LFB145:
  27              		.file 1 "Core/Src/printf.c"
   1:Core/Src/printf.c **** ///
   2:Core/Src/printf.c **** // \author (c) Marco Paland (info@paland.com)
   3:Core/Src/printf.c **** //             2014-2019, PALANDesign Hannover, Germany
   4:Core/Src/printf.c **** //
   5:Core/Src/printf.c **** // \license The MIT License (MIT)
   6:Core/Src/printf.c **** //
   7:Core/Src/printf.c **** // Permission is hereby granted, free of charge, to any person obtaining a copy
   8:Core/Src/printf.c **** // of this software and associated documentation files (the "Software"), to deal
   9:Core/Src/printf.c **** // in the Software without restriction, including without limitation the rights
  10:Core/Src/printf.c **** // to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  11:Core/Src/printf.c **** // copies of the Software, and to permit persons to whom the Software is
  12:Core/Src/printf.c **** // furnished to do so, subject to the following conditions:
  13:Core/Src/printf.c **** //
  14:Core/Src/printf.c **** // The above copyright notice and this permission notice shall be included in
  15:Core/Src/printf.c **** // all copies or substantial portions of the Software.
  16:Core/Src/printf.c **** //
  17:Core/Src/printf.c **** // THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  18:Core/Src/printf.c **** // IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  19:Core/Src/printf.c **** // FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  20:Core/Src/printf.c **** // AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  21:Core/Src/printf.c **** // LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  22:Core/Src/printf.c **** // OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  23:Core/Src/printf.c **** // THE SOFTWARE.
  24:Core/Src/printf.c **** //
  25:Core/Src/printf.c **** // \brief Tiny printf, sprintf and (v)snprintf implementation, optimized for speed on
  26:Core/Src/printf.c **** //        embedded systems with a very limited resources. These routines are thread
  27:Core/Src/printf.c **** //        safe and reentrant!
  28:Core/Src/printf.c **** //        Use this instead of the bloated standard/newlib printf cause these use
  29:Core/Src/printf.c **** //        malloc for printf (and may not be thread safe).
  30:Core/Src/printf.c **** //
  31:Core/Src/printf.c **** ///
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 2


  32:Core/Src/printf.c **** 
  33:Core/Src/printf.c **** #include <stdbool.h>
  34:Core/Src/printf.c **** #include <stdint.h>
  35:Core/Src/printf.c **** 
  36:Core/Src/printf.c **** #include "printf.h"
  37:Core/Src/printf.c **** #include "main.h"
  38:Core/Src/printf.c **** 
  39:Core/Src/printf.c **** // define this globally (e.g. gcc -DPRINTF_INCLUDE_CONFIG_H ...) to include the
  40:Core/Src/printf.c **** // printf_config.h header file
  41:Core/Src/printf.c **** // default: undefined
  42:Core/Src/printf.c **** #ifdef PRINTF_INCLUDE_CONFIG_H
  43:Core/Src/printf.c **** #include "printf_config.h"
  44:Core/Src/printf.c **** #endif
  45:Core/Src/printf.c **** 
  46:Core/Src/printf.c **** 
  47:Core/Src/printf.c **** // 'ntoa' conversion buffer size, this must be big enough to hold one converted
  48:Core/Src/printf.c **** // numeric number including padded zeros (dynamically created on stack)
  49:Core/Src/printf.c **** // default: 32 byte
  50:Core/Src/printf.c **** #ifndef PRINTF_NTOA_BUFFER_SIZE
  51:Core/Src/printf.c **** #define PRINTF_NTOA_BUFFER_SIZE    32U
  52:Core/Src/printf.c **** #endif
  53:Core/Src/printf.c **** 
  54:Core/Src/printf.c **** // 'ftoa' conversion buffer size, this must be big enough to hold one converted
  55:Core/Src/printf.c **** // float number including padded zeros (dynamically created on stack)
  56:Core/Src/printf.c **** // default: 32 byte
  57:Core/Src/printf.c **** #ifndef PRINTF_FTOA_BUFFER_SIZE
  58:Core/Src/printf.c **** #define PRINTF_FTOA_BUFFER_SIZE    32U
  59:Core/Src/printf.c **** #endif
  60:Core/Src/printf.c **** 
  61:Core/Src/printf.c **** // support for the floating point type (%f)
  62:Core/Src/printf.c **** // default: activated
  63:Core/Src/printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_FLOAT
  64:Core/Src/printf.c **** #define PRINTF_SUPPORT_FLOAT
  65:Core/Src/printf.c **** #endif
  66:Core/Src/printf.c **** 
  67:Core/Src/printf.c **** // support for exponential floating point notation (%e/%g)
  68:Core/Src/printf.c **** // default: activated
  69:Core/Src/printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_EXPONENTIAL
  70:Core/Src/printf.c **** #define PRINTF_SUPPORT_EXPONENTIAL
  71:Core/Src/printf.c **** #endif
  72:Core/Src/printf.c **** 
  73:Core/Src/printf.c **** // define the default floating point precision
  74:Core/Src/printf.c **** // default: 6 digits
  75:Core/Src/printf.c **** #ifndef PRINTF_DEFAULT_FLOAT_PRECISION
  76:Core/Src/printf.c **** #define PRINTF_DEFAULT_FLOAT_PRECISION  6U
  77:Core/Src/printf.c **** #endif
  78:Core/Src/printf.c **** 
  79:Core/Src/printf.c **** // define the largest float suitable to print with %f
  80:Core/Src/printf.c **** // default: 1e9
  81:Core/Src/printf.c **** #ifndef PRINTF_MAX_FLOAT
  82:Core/Src/printf.c **** #define PRINTF_MAX_FLOAT  1e9
  83:Core/Src/printf.c **** #endif
  84:Core/Src/printf.c **** 
  85:Core/Src/printf.c **** // support for the long long types (%llu or %p)
  86:Core/Src/printf.c **** // default: activated
  87:Core/Src/printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_LONG_LONG
  88:Core/Src/printf.c **** #define PRINTF_SUPPORT_LONG_LONG
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 3


  89:Core/Src/printf.c **** #endif
  90:Core/Src/printf.c **** 
  91:Core/Src/printf.c **** // support for the ptrdiff_t type (%t)
  92:Core/Src/printf.c **** // ptrdiff_t is normally defined in <stddef.h> as long or long long type
  93:Core/Src/printf.c **** // default: activated
  94:Core/Src/printf.c **** #ifndef PRINTF_DISABLE_SUPPORT_PTRDIFF_T
  95:Core/Src/printf.c **** #define PRINTF_SUPPORT_PTRDIFF_T
  96:Core/Src/printf.c **** #endif
  97:Core/Src/printf.c **** 
  98:Core/Src/printf.c **** ///
  99:Core/Src/printf.c **** 
 100:Core/Src/printf.c **** // internal flag definitions
 101:Core/Src/printf.c **** #define FLAGS_ZEROPAD   (1U <<  0U)
 102:Core/Src/printf.c **** #define FLAGS_LEFT      (1U <<  1U)
 103:Core/Src/printf.c **** #define FLAGS_PLUS      (1U <<  2U)
 104:Core/Src/printf.c **** #define FLAGS_SPACE     (1U <<  3U)
 105:Core/Src/printf.c **** #define FLAGS_HASH      (1U <<  4U)
 106:Core/Src/printf.c **** #define FLAGS_UPPERCASE (1U <<  5U)
 107:Core/Src/printf.c **** #define FLAGS_CHAR      (1U <<  6U)
 108:Core/Src/printf.c **** #define FLAGS_SHORT     (1U <<  7U)
 109:Core/Src/printf.c **** #define FLAGS_LONG      (1U <<  8U)
 110:Core/Src/printf.c **** #define FLAGS_LONG_LONG (1U <<  9U)
 111:Core/Src/printf.c **** #define FLAGS_PRECISION (1U << 10U)
 112:Core/Src/printf.c **** #define FLAGS_ADAPT_EXP (1U << 11U)
 113:Core/Src/printf.c **** 
 114:Core/Src/printf.c **** 
 115:Core/Src/printf.c **** // import float.h for DBL_MAX
 116:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 117:Core/Src/printf.c **** #include <float.h>
 118:Core/Src/printf.c **** #endif
 119:Core/Src/printf.c **** 
 120:Core/Src/printf.c **** 
 121:Core/Src/printf.c **** void _putchar(char character)
 122:Core/Src/printf.c **** {
 123:Core/Src/printf.c ****     ITM_SendChar(character);
 124:Core/Src/printf.c ****     // HAL_UART_Transmit(&huart1 ,(uint8_t*)&character, 1, HAL_MAX_DELAY);
 125:Core/Src/printf.c ****     // send char to console etc.
 126:Core/Src/printf.c **** }
 127:Core/Src/printf.c **** 
 128:Core/Src/printf.c **** 
 129:Core/Src/printf.c **** // output function type
 130:Core/Src/printf.c **** typedef void (*out_fct_type)(char character, void* buffer, size_t idx, size_t maxlen);
 131:Core/Src/printf.c **** 
 132:Core/Src/printf.c **** 
 133:Core/Src/printf.c **** // wrapper (used as buffer) for output function type
 134:Core/Src/printf.c **** typedef struct {
 135:Core/Src/printf.c ****   void  (*fct)(char character, void* arg);
 136:Core/Src/printf.c ****   void* arg;
 137:Core/Src/printf.c **** } out_fct_wrap_type;
 138:Core/Src/printf.c **** 
 139:Core/Src/printf.c **** 
 140:Core/Src/printf.c **** // internal buffer output
 141:Core/Src/printf.c **** static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
 142:Core/Src/printf.c **** {
  28              		.loc 1 142 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 4


  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 143:Core/Src/printf.c ****   if (idx < maxlen) {
  33              		.loc 1 143 3 view .LVU1
  34              		.loc 1 143 6 is_stmt 0 view .LVU2
  35 0000 9A42     		cmp	r2, r3
  36 0002 00D2     		bcs	.L1
 144:Core/Src/printf.c ****     ((char*)buffer)[idx] = character;
  37              		.loc 1 144 5 is_stmt 1 view .LVU3
  38              		.loc 1 144 26 is_stmt 0 view .LVU4
  39 0004 8854     		strb	r0, [r1, r2]
  40              	.L1:
 145:Core/Src/printf.c ****   }
 146:Core/Src/printf.c **** }
  41              		.loc 1 146 1 view .LVU5
  42 0006 7047     		bx	lr
  43              		.cfi_endproc
  44              	.LFE145:
  46              		.section	.text._out_null,"ax",%progbits
  47              		.align	1
  48              		.syntax unified
  49              		.thumb
  50              		.thumb_func
  52              	_out_null:
  53              	.LVL1:
  54              	.LFB146:
 147:Core/Src/printf.c **** 
 148:Core/Src/printf.c **** 
 149:Core/Src/printf.c **** // internal null output
 150:Core/Src/printf.c **** static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
 151:Core/Src/printf.c **** {
  55              		.loc 1 151 1 is_stmt 1 view -0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 0, uses_anonymous_args = 0
  59              		@ link register save eliminated.
 152:Core/Src/printf.c ****   (void)character; (void)buffer; (void)idx; (void)maxlen;
  60              		.loc 1 152 3 view .LVU7
  61              		.loc 1 152 20 view .LVU8
  62              		.loc 1 152 34 view .LVU9
  63              		.loc 1 152 45 view .LVU10
 153:Core/Src/printf.c **** }
  64              		.loc 1 153 1 is_stmt 0 view .LVU11
  65 0000 7047     		bx	lr
  66              		.cfi_endproc
  67              	.LFE146:
  69              		.section	.text._out_fct,"ax",%progbits
  70              		.align	1
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  75              	_out_fct:
  76              	.LVL2:
  77              	.LFB148:
 154:Core/Src/printf.c **** 
 155:Core/Src/printf.c **** 
 156:Core/Src/printf.c **** // internal _putchar wrapper
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 5


 157:Core/Src/printf.c **** static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
 158:Core/Src/printf.c **** {
 159:Core/Src/printf.c ****   (void)buffer; (void)idx; (void)maxlen;
 160:Core/Src/printf.c ****   if (character) {
 161:Core/Src/printf.c ****     _putchar(character);
 162:Core/Src/printf.c ****   }
 163:Core/Src/printf.c **** }
 164:Core/Src/printf.c **** 
 165:Core/Src/printf.c **** 
 166:Core/Src/printf.c **** // internal output function wrapper
 167:Core/Src/printf.c **** static inline void _out_fct(char character, void* buffer, size_t idx, size_t maxlen)
 168:Core/Src/printf.c **** {
  78              		.loc 1 168 1 is_stmt 1 view -0
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
 169:Core/Src/printf.c ****   (void)idx; (void)maxlen;
  82              		.loc 1 169 3 view .LVU13
  83              		.loc 1 169 14 view .LVU14
 170:Core/Src/printf.c ****   if (character) {
  84              		.loc 1 170 3 view .LVU15
  85              		.loc 1 170 6 is_stmt 0 view .LVU16
  86 0000 20B1     		cbz	r0, .L7
 168:Core/Src/printf.c ****   (void)idx; (void)maxlen;
  87              		.loc 1 168 1 view .LVU17
  88 0002 08B5     		push	{r3, lr}
  89              	.LCFI0:
  90              		.cfi_def_cfa_offset 8
  91              		.cfi_offset 3, -8
  92              		.cfi_offset 14, -4
 171:Core/Src/printf.c ****     // buffer is the output fct pointer
 172:Core/Src/printf.c ****     ((out_fct_wrap_type*)buffer)->fct(character, ((out_fct_wrap_type*)buffer)->arg);
  93              		.loc 1 172 5 is_stmt 1 view .LVU18
  94              		.loc 1 172 33 is_stmt 0 view .LVU19
  95 0004 0A68     		ldr	r2, [r1]
  96              	.LVL3:
  97              		.loc 1 172 6 view .LVU20
  98 0006 4968     		ldr	r1, [r1, #4]
  99              	.LVL4:
 100              		.loc 1 172 6 view .LVU21
 101 0008 9047     		blx	r2
 102              	.LVL5:
 173:Core/Src/printf.c ****   }
 174:Core/Src/printf.c **** }
 103              		.loc 1 174 1 view .LVU22
 104 000a 08BD     		pop	{r3, pc}
 105              	.LVL6:
 106              	.L7:
 107              	.LCFI1:
 108              		.cfi_def_cfa_offset 0
 109              		.cfi_restore 3
 110              		.cfi_restore 14
 111              		.loc 1 174 1 view .LVU23
 112 000c 7047     		bx	lr
 113              		.cfi_endproc
 114              	.LFE148:
 116              		.section	.text._atoi,"ax",%progbits
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 6


 117              		.align	1
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 122              	_atoi:
 123              	.LVL7:
 124              	.LFB151:
 175:Core/Src/printf.c **** 
 176:Core/Src/printf.c **** 
 177:Core/Src/printf.c **** // internal secure strlen
 178:Core/Src/printf.c **** // \return The length of the string (excluding the terminating 0) limited by 'maxsize'
 179:Core/Src/printf.c **** static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
 180:Core/Src/printf.c **** {
 181:Core/Src/printf.c ****   const char* s;
 182:Core/Src/printf.c ****   for (s = str; *s && maxsize--; ++s);
 183:Core/Src/printf.c ****   return (unsigned int)(s - str);
 184:Core/Src/printf.c **** }
 185:Core/Src/printf.c **** 
 186:Core/Src/printf.c **** 
 187:Core/Src/printf.c **** // internal test if char is a digit (0-9)
 188:Core/Src/printf.c **** // \return true if char is a digit
 189:Core/Src/printf.c **** static inline bool _is_digit(char ch)
 190:Core/Src/printf.c **** {
 191:Core/Src/printf.c ****   return (ch >= '0') && (ch <= '9');
 192:Core/Src/printf.c **** }
 193:Core/Src/printf.c **** 
 194:Core/Src/printf.c **** 
 195:Core/Src/printf.c **** // internal ASCII string to unsigned int conversion
 196:Core/Src/printf.c **** static unsigned int _atoi(const char** str)
 197:Core/Src/printf.c **** {
 125              		.loc 1 197 1 is_stmt 1 view -0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 0
 128              		@ frame_needed = 0, uses_anonymous_args = 0
 129              		@ link register save eliminated.
 130              		.loc 1 197 1 is_stmt 0 view .LVU25
 131 0000 0146     		mov	r1, r0
 198:Core/Src/printf.c ****   unsigned int i = 0U;
 132              		.loc 1 198 3 is_stmt 1 view .LVU26
 133              	.LVL8:
 199:Core/Src/printf.c ****   while (_is_digit(**str)) {
 134              		.loc 1 199 3 view .LVU27
 198:Core/Src/printf.c ****   unsigned int i = 0U;
 135              		.loc 1 198 16 is_stmt 0 view .LVU28
 136 0002 0020     		movs	r0, #0
 137              	.LVL9:
 138              		.loc 1 199 9 view .LVU29
 139 0004 07E0     		b	.L11
 140              	.LVL10:
 141              	.L12:
 200:Core/Src/printf.c ****     i = i * 10U + (unsigned int)(*((*str)++) - '0');
 142              		.loc 1 200 5 is_stmt 1 view .LVU30
 143              		.loc 1 200 11 is_stmt 0 view .LVU31
 144 0006 00EB8000 		add	r0, r0, r0, lsl #2
 145              	.LVL11:
 146              		.loc 1 200 42 view .LVU32
 147 000a 531C     		adds	r3, r2, #1
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 7


 148 000c 0B60     		str	r3, [r1]
 149              		.loc 1 200 34 view .LVU33
 150 000e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 151              		.loc 1 200 17 view .LVU34
 152 0010 03EB4000 		add	r0, r3, r0, lsl #1
 153              		.loc 1 200 7 view .LVU35
 154 0014 3038     		subs	r0, r0, #48
 155              	.LVL12:
 156              	.L11:
 199:Core/Src/printf.c ****   while (_is_digit(**str)) {
 157              		.loc 1 199 9 is_stmt 1 view .LVU36
 199:Core/Src/printf.c ****   while (_is_digit(**str)) {
 158              		.loc 1 199 21 is_stmt 0 view .LVU37
 159 0016 0A68     		ldr	r2, [r1]
 199:Core/Src/printf.c ****   while (_is_digit(**str)) {
 160              		.loc 1 199 10 view .LVU38
 161 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 162              	.LVL13:
 163              	.LBB20:
 164              	.LBI20:
 189:Core/Src/printf.c **** {
 165              		.loc 1 189 20 is_stmt 1 view .LVU39
 166              	.LBB21:
 191:Core/Src/printf.c **** }
 167              		.loc 1 191 3 view .LVU40
 191:Core/Src/printf.c **** }
 168              		.loc 1 191 22 is_stmt 0 view .LVU41
 169 001a 303B     		subs	r3, r3, #48
 170              	.LVL14:
 191:Core/Src/printf.c **** }
 171              		.loc 1 191 22 view .LVU42
 172 001c DBB2     		uxtb	r3, r3
 173              	.LVL15:
 191:Core/Src/printf.c **** }
 174              		.loc 1 191 22 view .LVU43
 175              	.LBE21:
 176              	.LBE20:
 199:Core/Src/printf.c ****     i = i * 10U + (unsigned int)(*((*str)++) - '0');
 177              		.loc 1 199 9 view .LVU44
 178 001e 092B     		cmp	r3, #9
 179 0020 F1D9     		bls	.L12
 201:Core/Src/printf.c ****   }
 202:Core/Src/printf.c ****   return i;
 180              		.loc 1 202 3 is_stmt 1 view .LVU45
 203:Core/Src/printf.c **** }
 181              		.loc 1 203 1 is_stmt 0 view .LVU46
 182 0022 7047     		bx	lr
 183              		.cfi_endproc
 184              	.LFE151:
 186              		.section	.text._out_rev,"ax",%progbits
 187              		.align	1
 188              		.syntax unified
 189              		.thumb
 190              		.thumb_func
 192              	_out_rev:
 193              	.LVL16:
 194              	.LFB152:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 8


 204:Core/Src/printf.c **** 
 205:Core/Src/printf.c **** 
 206:Core/Src/printf.c **** // output the specified string in reverse, taking care of any zero-padding
 207:Core/Src/printf.c **** static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, 
 208:Core/Src/printf.c **** {
 195              		.loc 1 208 1 is_stmt 1 view -0
 196              		.cfi_startproc
 197              		@ args = 16, pretend = 0, frame = 8
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199              		.loc 1 208 1 is_stmt 0 view .LVU48
 200 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 201              	.LCFI2:
 202              		.cfi_def_cfa_offset 36
 203              		.cfi_offset 4, -36
 204              		.cfi_offset 5, -32
 205              		.cfi_offset 6, -28
 206              		.cfi_offset 7, -24
 207              		.cfi_offset 8, -20
 208              		.cfi_offset 9, -16
 209              		.cfi_offset 10, -12
 210              		.cfi_offset 11, -8
 211              		.cfi_offset 14, -4
 212 0004 83B0     		sub	sp, sp, #12
 213              	.LCFI3:
 214              		.cfi_def_cfa_offset 48
 215 0006 0546     		mov	r5, r0
 216 0008 0E46     		mov	r6, r1
 217 000a 9346     		mov	fp, r2
 218 000c 1F46     		mov	r7, r3
 219 000e DDF830A0 		ldr	r10, [sp, #48]
 220 0012 0D9C     		ldr	r4, [sp, #52]
 221 0014 DDF83890 		ldr	r9, [sp, #56]
 209:Core/Src/printf.c ****   const size_t start_idx = idx;
 222              		.loc 1 209 3 is_stmt 1 view .LVU49
 223              	.LVL17:
 210:Core/Src/printf.c **** 
 211:Core/Src/printf.c ****   // pad spaces up to given width
 212:Core/Src/printf.c ****   if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 224              		.loc 1 212 3 view .LVU50
 225              		.loc 1 212 6 is_stmt 0 view .LVU51
 226 0018 0F9B     		ldr	r3, [sp, #60]
 227              	.LVL18:
 228              		.loc 1 212 6 view .LVU52
 229 001a 13F0030F 		tst	r3, #3
 230 001e 19D1     		bne	.L15
 231              	.LBB22:
 213:Core/Src/printf.c ****     for (size_t i = len; i < width; i++) {
 232              		.loc 1 213 17 view .LVU53
 233 0020 A046     		mov	r8, r4
 234              	.LBE22:
 235 0022 0192     		str	r2, [sp, #4]
 236              	.LVL19:
 237              	.L14:
 238              	.LBB23:
 239              		.loc 1 213 26 is_stmt 1 discriminator 1 view .LVU54
 240              		.loc 1 213 5 is_stmt 0 discriminator 1 view .LVU55
 241 0024 C845     		cmp	r8, r9
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 9


 242 0026 09D2     		bcs	.L25
 214:Core/Src/printf.c ****       out(' ', buffer, idx++, maxlen);
 243              		.loc 1 214 7 is_stmt 1 discriminator 3 view .LVU56
 244 0028 02F1010B 		add	fp, r2, #1
 245              	.LVL20:
 246              		.loc 1 214 7 is_stmt 0 discriminator 3 view .LVU57
 247 002c 3B46     		mov	r3, r7
 248 002e 3146     		mov	r1, r6
 249 0030 2020     		movs	r0, #32
 250 0032 A847     		blx	r5
 251              	.LVL21:
 213:Core/Src/printf.c ****     for (size_t i = len; i < width; i++) {
 252              		.loc 1 213 37 is_stmt 1 discriminator 3 view .LVU58
 213:Core/Src/printf.c ****     for (size_t i = len; i < width; i++) {
 253              		.loc 1 213 38 is_stmt 0 discriminator 3 view .LVU59
 254 0034 08F10108 		add	r8, r8, #1
 255              	.LVL22:
 256              		.loc 1 214 7 discriminator 3 view .LVU60
 257 0038 5A46     		mov	r2, fp
 258 003a F3E7     		b	.L14
 259              	.LVL23:
 260              	.L25:
 261              		.loc 1 214 7 discriminator 3 view .LVU61
 262 003c DDF804B0 		ldr	fp, [sp, #4]
 263 0040 08E0     		b	.L15
 264              	.LVL24:
 265              	.L18:
 266              		.loc 1 214 7 discriminator 3 view .LVU62
 267              	.LBE23:
 215:Core/Src/printf.c ****     }
 216:Core/Src/printf.c ****   }
 217:Core/Src/printf.c **** 
 218:Core/Src/printf.c ****   // reverse string
 219:Core/Src/printf.c ****   while (len) {
 220:Core/Src/printf.c ****     out(buf[--len], buffer, idx++, maxlen);
 268              		.loc 1 220 5 is_stmt 1 view .LVU63
 269 0042 013C     		subs	r4, r4, #1
 270              	.LVL25:
 271              		.loc 1 220 5 is_stmt 0 view .LVU64
 272 0044 02F10108 		add	r8, r2, #1
 273              	.LVL26:
 274              		.loc 1 220 5 view .LVU65
 275 0048 3B46     		mov	r3, r7
 276 004a 3146     		mov	r1, r6
 277 004c 1AF80400 		ldrb	r0, [r10, r4]	@ zero_extendqisi2
 278 0050 A847     		blx	r5
 279              	.LVL27:
 280 0052 4246     		mov	r2, r8
 281              	.LVL28:
 282              	.L15:
 219:Core/Src/printf.c ****     out(buf[--len], buffer, idx++, maxlen);
 283              		.loc 1 219 9 is_stmt 1 view .LVU66
 284 0054 002C     		cmp	r4, #0
 285 0056 F4D1     		bne	.L18
 221:Core/Src/printf.c ****   }
 222:Core/Src/printf.c **** 
 223:Core/Src/printf.c ****   // append pad spaces up to given width
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 10


 224:Core/Src/printf.c ****   if (flags & FLAGS_LEFT) {
 286              		.loc 1 224 3 view .LVU67
 287              		.loc 1 224 6 is_stmt 0 view .LVU68
 288 0058 0F9B     		ldr	r3, [sp, #60]
 289 005a 13F0020F 		tst	r3, #2
 290 005e 03D1     		bne	.L19
 291              	.LVL29:
 292              	.L13:
 225:Core/Src/printf.c ****     while (idx - start_idx < width) {
 226:Core/Src/printf.c ****       out(' ', buffer, idx++, maxlen);
 227:Core/Src/printf.c ****     }
 228:Core/Src/printf.c ****   }
 229:Core/Src/printf.c **** 
 230:Core/Src/printf.c ****   return idx;
 231:Core/Src/printf.c **** }
 293              		.loc 1 231 1 view .LVU69
 294 0060 1046     		mov	r0, r2
 295 0062 03B0     		add	sp, sp, #12
 296              	.LCFI4:
 297              		.cfi_remember_state
 298              		.cfi_def_cfa_offset 36
 299              		@ sp needed
 300 0064 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 301              	.LVL30:
 302              	.L19:
 303              	.LCFI5:
 304              		.cfi_restore_state
 225:Core/Src/printf.c ****     while (idx - start_idx < width) {
 305              		.loc 1 225 11 is_stmt 1 view .LVU70
 225:Core/Src/printf.c ****     while (idx - start_idx < width) {
 306              		.loc 1 225 16 is_stmt 0 view .LVU71
 307 0068 A2EB0B03 		sub	r3, r2, fp
 225:Core/Src/printf.c ****     while (idx - start_idx < width) {
 308              		.loc 1 225 11 view .LVU72
 309 006c 4B45     		cmp	r3, r9
 310 006e F7D2     		bcs	.L13
 226:Core/Src/printf.c ****     }
 311              		.loc 1 226 7 is_stmt 1 view .LVU73
 312 0070 541C     		adds	r4, r2, #1
 313              	.LVL31:
 226:Core/Src/printf.c ****     }
 314              		.loc 1 226 7 is_stmt 0 view .LVU74
 315 0072 3B46     		mov	r3, r7
 316 0074 3146     		mov	r1, r6
 317 0076 2020     		movs	r0, #32
 318 0078 A847     		blx	r5
 319              	.LVL32:
 320 007a 2246     		mov	r2, r4
 321 007c F4E7     		b	.L19
 322              		.cfi_endproc
 323              	.LFE152:
 325              		.section	.text._ntoa_format,"ax",%progbits
 326              		.align	1
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 331              	_ntoa_format:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 11


 332              	.LVL33:
 333              	.LFB153:
 232:Core/Src/printf.c **** 
 233:Core/Src/printf.c **** 
 234:Core/Src/printf.c **** // internal itoa format
 235:Core/Src/printf.c **** static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, si
 236:Core/Src/printf.c **** {
 334              		.loc 1 236 1 is_stmt 1 view -0
 335              		.cfi_startproc
 336              		@ args = 28, pretend = 0, frame = 0
 337              		@ frame_needed = 0, uses_anonymous_args = 0
 338              		.loc 1 236 1 is_stmt 0 view .LVU76
 339 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 340              	.LCFI6:
 341              		.cfi_def_cfa_offset 28
 342              		.cfi_offset 4, -28
 343              		.cfi_offset 5, -24
 344              		.cfi_offset 6, -20
 345              		.cfi_offset 7, -16
 346              		.cfi_offset 8, -12
 347              		.cfi_offset 9, -8
 348              		.cfi_offset 14, -4
 349 0004 85B0     		sub	sp, sp, #20
 350              	.LCFI7:
 351              		.cfi_def_cfa_offset 48
 352 0006 9E46     		mov	lr, r3
 353 0008 0C9D     		ldr	r5, [sp, #48]
 354 000a 0D9C     		ldr	r4, [sp, #52]
 355 000c 9DF83890 		ldrb	r9, [sp, #56]	@ zero_extendqisi2
 356 0010 DDF83C80 		ldr	r8, [sp, #60]
 357 0014 DDF840C0 		ldr	ip, [sp, #64]
 358 0018 119B     		ldr	r3, [sp, #68]
 359              	.LVL34:
 360              		.loc 1 236 1 view .LVU77
 361 001a 129E     		ldr	r6, [sp, #72]
 237:Core/Src/printf.c ****   // pad leading zeros
 238:Core/Src/printf.c ****   if (!(flags & FLAGS_LEFT)) {
 362              		.loc 1 238 3 is_stmt 1 view .LVU78
 363              		.loc 1 238 6 is_stmt 0 view .LVU79
 364 001c 16F0020F 		tst	r6, #2
 365 0020 20D1     		bne	.L27
 239:Core/Src/printf.c ****     if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 366              		.loc 1 239 5 is_stmt 1 view .LVU80
 367              		.loc 1 239 8 is_stmt 0 view .LVU81
 368 0022 6BB1     		cbz	r3, .L30
 369              		.loc 1 239 15 discriminator 1 view .LVU82
 370 0024 16F0010F 		tst	r6, #1
 371 0028 0AD0     		beq	.L30
 372              		.loc 1 239 42 discriminator 2 view .LVU83
 373 002a B9F1000F 		cmp	r9, #0
 374 002e 02D1     		bne	.L29
 375              		.loc 1 239 55 discriminator 3 view .LVU84
 376 0030 16F00C0F 		tst	r6, #12
 377 0034 04D0     		beq	.L30
 378              	.L29:
 240:Core/Src/printf.c ****       width--;
 379              		.loc 1 240 7 is_stmt 1 view .LVU85
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 12


 380              		.loc 1 240 12 is_stmt 0 view .LVU86
 381 0036 013B     		subs	r3, r3, #1
 382              	.LVL35:
 383              		.loc 1 240 12 view .LVU87
 384 0038 02E0     		b	.L30
 385              	.LVL36:
 386              	.L31:
 241:Core/Src/printf.c ****     }
 242:Core/Src/printf.c ****     while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 243:Core/Src/printf.c ****       buf[len++] = '0';
 387              		.loc 1 243 7 is_stmt 1 view .LVU88
 388              		.loc 1 243 18 is_stmt 0 view .LVU89
 389 003a 3027     		movs	r7, #48
 390 003c 2F55     		strb	r7, [r5, r4]
 391              		.loc 1 243 14 view .LVU90
 392 003e 0134     		adds	r4, r4, #1
 393              	.LVL37:
 394              	.L30:
 242:Core/Src/printf.c ****       buf[len++] = '0';
 395              		.loc 1 242 11 is_stmt 1 view .LVU91
 396 0040 1F2C     		cmp	r4, #31
 397 0042 98BF     		it	ls
 398 0044 6445     		cmpls	r4, ip
 399 0046 F8D3     		bcc	.L31
 400              	.L32:
 244:Core/Src/printf.c ****     }
 245:Core/Src/printf.c ****     while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 401              		.loc 1 245 11 view .LVU92
 402 0048 16F0010F 		tst	r6, #1
 403 004c 0AD0     		beq	.L27
 404              		.loc 1 245 61 is_stmt 0 discriminator 1 view .LVU93
 405 004e 1F2C     		cmp	r4, #31
 406 0050 8CBF     		ite	hi
 407 0052 0027     		movhi	r7, #0
 408 0054 0127     		movls	r7, #1
 409              		.loc 1 245 53 discriminator 1 view .LVU94
 410 0056 9C42     		cmp	r4, r3
 411 0058 04D2     		bcs	.L27
 412 005a 1FB1     		cbz	r7, .L27
 246:Core/Src/printf.c ****       buf[len++] = '0';
 413              		.loc 1 246 7 is_stmt 1 view .LVU95
 414              	.LVL38:
 415              		.loc 1 246 18 is_stmt 0 view .LVU96
 416 005c 3027     		movs	r7, #48
 417 005e 2F55     		strb	r7, [r5, r4]
 418              		.loc 1 246 14 view .LVU97
 419 0060 0134     		adds	r4, r4, #1
 420              	.LVL39:
 421              		.loc 1 246 14 view .LVU98
 422 0062 F1E7     		b	.L32
 423              	.LVL40:
 424              	.L27:
 247:Core/Src/printf.c ****     }
 248:Core/Src/printf.c ****   }
 249:Core/Src/printf.c **** 
 250:Core/Src/printf.c ****   // handle hash
 251:Core/Src/printf.c ****   if (flags & FLAGS_HASH) {
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 13


 425              		.loc 1 251 3 is_stmt 1 view .LVU99
 426              		.loc 1 251 6 is_stmt 0 view .LVU100
 427 0064 16F0100F 		tst	r6, #16
 428 0068 27D0     		beq	.L35
 252:Core/Src/printf.c ****     if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 429              		.loc 1 252 5 is_stmt 1 view .LVU101
 430              		.loc 1 252 8 is_stmt 0 view .LVU102
 431 006a 16F4806F 		tst	r6, #1024
 432 006e 11D1     		bne	.L36
 433              		.loc 1 252 36 discriminator 1 view .LVU103
 434 0070 84B1     		cbz	r4, .L36
 435              		.loc 1 252 43 discriminator 2 view .LVU104
 436 0072 9C42     		cmp	r4, r3
 437 0074 18BF     		it	ne
 438 0076 6445     		cmpne	r4, ip
 439 0078 0CD1     		bne	.L36
 253:Core/Src/printf.c ****       len--;
 440              		.loc 1 253 7 is_stmt 1 view .LVU105
 441              	.LVL41:
 254:Core/Src/printf.c ****       if (len && (base == 16U)) {
 442              		.loc 1 254 7 view .LVU106
 443              		.loc 1 254 11 is_stmt 0 view .LVU107
 444 007a B4F1010C 		subs	ip, r4, #1
 445              	.LVL42:
 446              		.loc 1 254 11 view .LVU108
 447 007e 14BF     		ite	ne
 448 0080 0127     		movne	r7, #1
 449 0082 0027     		moveq	r7, #0
 450              		.loc 1 254 15 view .LVU109
 451 0084 B8F1100F 		cmp	r8, #16
 452 0088 14BF     		ite	ne
 453 008a 0027     		movne	r7, #0
 454 008c 07F00107 		andeq	r7, r7, #1
 455              		.loc 1 254 10 view .LVU110
 456 0090 2FB3     		cbz	r7, .L43
 255:Core/Src/printf.c ****         len--;
 457              		.loc 1 255 9 is_stmt 1 view .LVU111
 458              		.loc 1 255 12 is_stmt 0 view .LVU112
 459 0092 023C     		subs	r4, r4, #2
 460              	.LVL43:
 461              	.L36:
 256:Core/Src/printf.c ****       }
 257:Core/Src/printf.c ****     }
 258:Core/Src/printf.c ****     if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 462              		.loc 1 258 5 is_stmt 1 view .LVU113
 463              		.loc 1 258 8 is_stmt 0 view .LVU114
 464 0094 B8F1100F 		cmp	r8, #16
 465 0098 23D0     		beq	.L45
 466              	.L37:
 259:Core/Src/printf.c ****       buf[len++] = 'x';
 260:Core/Src/printf.c ****     }
 261:Core/Src/printf.c ****     else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 467              		.loc 1 261 10 is_stmt 1 view .LVU115
 468              		.loc 1 261 13 is_stmt 0 view .LVU116
 469 009a B8F1100F 		cmp	r8, #16
 470 009e 29D0     		beq	.L46
 471              	.L39:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 14


 262:Core/Src/printf.c ****       buf[len++] = 'X';
 263:Core/Src/printf.c ****     }
 264:Core/Src/printf.c ****     else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 472              		.loc 1 264 10 is_stmt 1 view .LVU117
 473              		.loc 1 264 13 is_stmt 0 view .LVU118
 474 00a0 1F2C     		cmp	r4, #31
 475 00a2 98BF     		it	ls
 476 00a4 B8F1020F 		cmpls	r8, #2
 477 00a8 02D1     		bne	.L38
 265:Core/Src/printf.c ****       buf[len++] = 'b';
 478              		.loc 1 265 7 is_stmt 1 view .LVU119
 479              	.LVL44:
 480              		.loc 1 265 18 is_stmt 0 view .LVU120
 481 00aa 6227     		movs	r7, #98
 482 00ac 2F55     		strb	r7, [r5, r4]
 483              		.loc 1 265 14 view .LVU121
 484 00ae 0134     		adds	r4, r4, #1
 485              	.LVL45:
 486              	.L38:
 266:Core/Src/printf.c ****     }
 267:Core/Src/printf.c ****     if (len < PRINTF_NTOA_BUFFER_SIZE) {
 487              		.loc 1 267 5 is_stmt 1 view .LVU122
 488              		.loc 1 267 8 is_stmt 0 view .LVU123
 489 00b0 1F2C     		cmp	r4, #31
 490 00b2 02D8     		bhi	.L35
 268:Core/Src/printf.c ****       buf[len++] = '0';
 491              		.loc 1 268 7 is_stmt 1 view .LVU124
 492              	.LVL46:
 493              		.loc 1 268 18 is_stmt 0 view .LVU125
 494 00b4 3027     		movs	r7, #48
 495 00b6 2F55     		strb	r7, [r5, r4]
 496              		.loc 1 268 14 view .LVU126
 497 00b8 0134     		adds	r4, r4, #1
 498              	.LVL47:
 499              	.L35:
 269:Core/Src/printf.c ****     }
 270:Core/Src/printf.c ****   }
 271:Core/Src/printf.c **** 
 272:Core/Src/printf.c ****   if (len < PRINTF_NTOA_BUFFER_SIZE) {
 500              		.loc 1 272 3 is_stmt 1 view .LVU127
 501              		.loc 1 272 6 is_stmt 0 view .LVU128
 502 00ba 1F2C     		cmp	r4, #31
 503 00bc 05D8     		bhi	.L40
 273:Core/Src/printf.c ****     if (negative) {
 504              		.loc 1 273 5 is_stmt 1 view .LVU129
 505              		.loc 1 273 8 is_stmt 0 view .LVU130
 506 00be B9F1000F 		cmp	r9, #0
 507 00c2 20D0     		beq	.L41
 274:Core/Src/printf.c ****       buf[len++] = '-';
 508              		.loc 1 274 7 is_stmt 1 view .LVU131
 509              	.LVL48:
 510              		.loc 1 274 18 is_stmt 0 view .LVU132
 511 00c4 2D27     		movs	r7, #45
 512 00c6 2F55     		strb	r7, [r5, r4]
 513              		.loc 1 274 14 view .LVU133
 514 00c8 0134     		adds	r4, r4, #1
 515              	.LVL49:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 15


 516              	.L40:
 275:Core/Src/printf.c ****     }
 276:Core/Src/printf.c ****     else if (flags & FLAGS_PLUS) {
 277:Core/Src/printf.c ****       buf[len++] = '+';  // ignore the space if the '+' exists
 278:Core/Src/printf.c ****     }
 279:Core/Src/printf.c ****     else if (flags & FLAGS_SPACE) {
 280:Core/Src/printf.c ****       buf[len++] = ' ';
 281:Core/Src/printf.c ****     }
 282:Core/Src/printf.c ****   }
 283:Core/Src/printf.c **** 
 284:Core/Src/printf.c ****   return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 517              		.loc 1 284 3 is_stmt 1 view .LVU134
 518              		.loc 1 284 10 is_stmt 0 view .LVU135
 519 00ca 0396     		str	r6, [sp, #12]
 520 00cc 0293     		str	r3, [sp, #8]
 521 00ce 0194     		str	r4, [sp, #4]
 522 00d0 0095     		str	r5, [sp]
 523 00d2 7346     		mov	r3, lr
 524              	.LVL50:
 525              		.loc 1 284 10 view .LVU136
 526 00d4 FFF7FEFF 		bl	_out_rev
 527              	.LVL51:
 285:Core/Src/printf.c **** }
 528              		.loc 1 285 1 view .LVU137
 529 00d8 05B0     		add	sp, sp, #20
 530              	.LCFI8:
 531              		.cfi_remember_state
 532              		.cfi_def_cfa_offset 28
 533              		@ sp needed
 534 00da BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 535              	.LVL52:
 536              	.L43:
 537              	.LCFI9:
 538              		.cfi_restore_state
 253:Core/Src/printf.c ****       if (len && (base == 16U)) {
 539              		.loc 1 253 10 view .LVU138
 540 00de 6446     		mov	r4, ip
 541 00e0 D8E7     		b	.L36
 542              	.LVL53:
 543              	.L45:
 258:Core/Src/printf.c ****       buf[len++] = 'x';
 544              		.loc 1 258 23 discriminator 1 view .LVU139
 545 00e2 16F0200F 		tst	r6, #32
 546 00e6 D8D1     		bne	.L37
 258:Core/Src/printf.c ****       buf[len++] = 'x';
 547              		.loc 1 258 53 discriminator 2 view .LVU140
 548 00e8 1F2C     		cmp	r4, #31
 549 00ea D6D8     		bhi	.L37
 259:Core/Src/printf.c ****     }
 550              		.loc 1 259 7 is_stmt 1 view .LVU141
 551              	.LVL54:
 259:Core/Src/printf.c ****     }
 552              		.loc 1 259 18 is_stmt 0 view .LVU142
 553 00ec 7827     		movs	r7, #120
 554 00ee 2F55     		strb	r7, [r5, r4]
 259:Core/Src/printf.c ****     }
 555              		.loc 1 259 14 view .LVU143
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 16


 556 00f0 0134     		adds	r4, r4, #1
 557              	.LVL55:
 259:Core/Src/printf.c ****     }
 558              		.loc 1 259 18 view .LVU144
 559 00f2 DDE7     		b	.L38
 560              	.L46:
 261:Core/Src/printf.c ****       buf[len++] = 'X';
 561              		.loc 1 261 28 discriminator 1 view .LVU145
 562 00f4 16F0200F 		tst	r6, #32
 563 00f8 D2D0     		beq	.L39
 261:Core/Src/printf.c ****       buf[len++] = 'X';
 564              		.loc 1 261 57 discriminator 2 view .LVU146
 565 00fa 1F2C     		cmp	r4, #31
 566 00fc D0D8     		bhi	.L39
 262:Core/Src/printf.c ****     }
 567              		.loc 1 262 7 is_stmt 1 view .LVU147
 568              	.LVL56:
 262:Core/Src/printf.c ****     }
 569              		.loc 1 262 18 is_stmt 0 view .LVU148
 570 00fe 5827     		movs	r7, #88
 571 0100 2F55     		strb	r7, [r5, r4]
 262:Core/Src/printf.c ****     }
 572              		.loc 1 262 14 view .LVU149
 573 0102 0134     		adds	r4, r4, #1
 574              	.LVL57:
 262:Core/Src/printf.c ****     }
 575              		.loc 1 262 18 view .LVU150
 576 0104 D4E7     		b	.L38
 577              	.L41:
 276:Core/Src/printf.c ****       buf[len++] = '+';  // ignore the space if the '+' exists
 578              		.loc 1 276 10 is_stmt 1 view .LVU151
 276:Core/Src/printf.c ****       buf[len++] = '+';  // ignore the space if the '+' exists
 579              		.loc 1 276 13 is_stmt 0 view .LVU152
 580 0106 16F0040F 		tst	r6, #4
 581 010a 03D0     		beq	.L42
 277:Core/Src/printf.c ****     }
 582              		.loc 1 277 7 is_stmt 1 view .LVU153
 583              	.LVL58:
 277:Core/Src/printf.c ****     }
 584              		.loc 1 277 18 is_stmt 0 view .LVU154
 585 010c 2B27     		movs	r7, #43
 586 010e 2F55     		strb	r7, [r5, r4]
 277:Core/Src/printf.c ****     }
 587              		.loc 1 277 14 view .LVU155
 588 0110 0134     		adds	r4, r4, #1
 589              	.LVL59:
 277:Core/Src/printf.c ****     }
 590              		.loc 1 277 14 view .LVU156
 591 0112 DAE7     		b	.L40
 592              	.L42:
 279:Core/Src/printf.c ****       buf[len++] = ' ';
 593              		.loc 1 279 10 is_stmt 1 view .LVU157
 279:Core/Src/printf.c ****       buf[len++] = ' ';
 594              		.loc 1 279 13 is_stmt 0 view .LVU158
 595 0114 16F0080F 		tst	r6, #8
 596 0118 D7D0     		beq	.L40
 280:Core/Src/printf.c ****     }
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 17


 597              		.loc 1 280 7 is_stmt 1 view .LVU159
 598              	.LVL60:
 280:Core/Src/printf.c ****     }
 599              		.loc 1 280 18 is_stmt 0 view .LVU160
 600 011a 2027     		movs	r7, #32
 601 011c 2F55     		strb	r7, [r5, r4]
 280:Core/Src/printf.c ****     }
 602              		.loc 1 280 14 view .LVU161
 603 011e 0134     		adds	r4, r4, #1
 604              	.LVL61:
 280:Core/Src/printf.c ****     }
 605              		.loc 1 280 14 view .LVU162
 606 0120 D3E7     		b	.L40
 607              		.cfi_endproc
 608              	.LFE153:
 610              		.section	.text._ntoa_long,"ax",%progbits
 611              		.align	1
 612              		.syntax unified
 613              		.thumb
 614              		.thumb_func
 616              	_ntoa_long:
 617              	.LVL62:
 618              	.LFB154:
 286:Core/Src/printf.c **** 
 287:Core/Src/printf.c **** 
 288:Core/Src/printf.c **** // internal itoa for 'long' type
 289:Core/Src/printf.c **** static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long v
 290:Core/Src/printf.c **** {
 619              		.loc 1 290 1 is_stmt 1 view -0
 620              		.cfi_startproc
 621              		@ args = 24, pretend = 0, frame = 32
 622              		@ frame_needed = 0, uses_anonymous_args = 0
 623              		.loc 1 290 1 is_stmt 0 view .LVU164
 624 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 625              	.LCFI10:
 626              		.cfi_def_cfa_offset 20
 627              		.cfi_offset 4, -20
 628              		.cfi_offset 5, -16
 629              		.cfi_offset 6, -12
 630              		.cfi_offset 7, -8
 631              		.cfi_offset 14, -4
 632 0002 91B0     		sub	sp, sp, #68
 633              	.LCFI11:
 634              		.cfi_def_cfa_offset 88
 635 0004 169C     		ldr	r4, [sp, #88]
 636 0006 189D     		ldr	r5, [sp, #96]
 637 0008 1B9E     		ldr	r6, [sp, #108]
 291:Core/Src/printf.c ****   char buf[PRINTF_NTOA_BUFFER_SIZE];
 638              		.loc 1 291 3 is_stmt 1 view .LVU165
 292:Core/Src/printf.c ****   size_t len = 0U;
 639              		.loc 1 292 3 view .LVU166
 640              	.LVL63:
 293:Core/Src/printf.c **** 
 294:Core/Src/printf.c ****   // no hash for 0 values
 295:Core/Src/printf.c ****   if (!value) {
 641              		.loc 1 295 3 view .LVU167
 642              		.loc 1 295 6 is_stmt 0 view .LVU168
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 18


 643 000a 0CB9     		cbnz	r4, .L48
 296:Core/Src/printf.c ****     flags &= ~FLAGS_HASH;
 644              		.loc 1 296 5 is_stmt 1 view .LVU169
 645              		.loc 1 296 11 is_stmt 0 view .LVU170
 646 000c 26F01006 		bic	r6, r6, #16
 647              	.LVL64:
 648              	.L48:
 297:Core/Src/printf.c ****   }
 298:Core/Src/printf.c **** 
 299:Core/Src/printf.c ****   // write if precision != 0 and value is != 0
 300:Core/Src/printf.c ****   if (!(flags & FLAGS_PRECISION) || value) {
 649              		.loc 1 300 3 is_stmt 1 view .LVU171
 650              		.loc 1 300 6 is_stmt 0 view .LVU172
 651 0010 16F4806E 		ands	lr, r6, #1024
 652 0014 1AD0     		beq	.L54
 653              		.loc 1 300 34 discriminator 1 view .LVU173
 654 0016 84B3     		cbz	r4, .L55
 655 0018 4FF0000E 		mov	lr, #0
 656 001c 16E0     		b	.L54
 657              	.LVL65:
 658              	.L59:
 659              	.LBB24:
 301:Core/Src/printf.c ****     do {
 302:Core/Src/printf.c ****       const char digit = (char)(value % base);
 303:Core/Src/printf.c ****       buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 660              		.loc 1 303 18 discriminator 1 view .LVU174
 661 001e 0CF1300C 		add	ip, ip, #48
 662              	.LVL66:
 663              		.loc 1 303 18 discriminator 1 view .LVU175
 664 0022 5FFA8CFC 		uxtb	ip, ip
 665              	.LVL67:
 666              	.L52:
 667              		.loc 1 303 14 discriminator 8 view .LVU176
 668 0026 0EF10107 		add	r7, lr, #1
 669              	.LVL68:
 670              		.loc 1 303 18 discriminator 8 view .LVU177
 671 002a 0EF1400E 		add	lr, lr, #64
 672 002e EE44     		add	lr, sp, lr
 673 0030 0EF820CC 		strb	ip, [lr, #-32]
 304:Core/Src/printf.c ****       value /= base;
 674              		.loc 1 304 7 is_stmt 1 discriminator 8 view .LVU178
 675              		.loc 1 304 13 is_stmt 0 discriminator 8 view .LVU179
 676 0034 B4FBF5FC 		udiv	ip, r4, r5
 677              	.LVL69:
 678              		.loc 1 304 13 discriminator 8 view .LVU180
 679              	.LBE24:
 305:Core/Src/printf.c ****     } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 680              		.loc 1 305 13 is_stmt 1 discriminator 8 view .LVU181
 681              		.loc 1 305 20 is_stmt 0 discriminator 8 view .LVU182
 682 0038 AC42     		cmp	r4, r5
 683 003a 34BF     		ite	cc
 684 003c 0024     		movcc	r4, #0
 685              	.LVL70:
 686              		.loc 1 305 20 discriminator 8 view .LVU183
 687 003e 0124     		movcs	r4, #1
 688 0040 1F2F     		cmp	r7, #31
 689 0042 88BF     		it	hi
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 19


 690 0044 0024     		movhi	r4, #0
 691              		.loc 1 305 5 discriminator 8 view .LVU184
 692 0046 CCB1     		cbz	r4, .L50
 693              	.LBB25:
 303:Core/Src/printf.c ****       value /= base;
 694              		.loc 1 303 14 view .LVU185
 695 0048 BE46     		mov	lr, r7
 304:Core/Src/printf.c ****       value /= base;
 696              		.loc 1 304 13 view .LVU186
 697 004a 6446     		mov	r4, ip
 698              	.LVL71:
 699              	.L54:
 304:Core/Src/printf.c ****       value /= base;
 700              		.loc 1 304 13 view .LVU187
 701              	.LBE25:
 301:Core/Src/printf.c ****       const char digit = (char)(value % base);
 702              		.loc 1 301 5 is_stmt 1 view .LVU188
 703              	.LBB26:
 302:Core/Src/printf.c ****       buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 704              		.loc 1 302 7 view .LVU189
 302:Core/Src/printf.c ****       buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 705              		.loc 1 302 39 is_stmt 0 view .LVU190
 706 004c B4FBF5FC 		udiv	ip, r4, r5
 707 0050 05FB1C4C 		mls	ip, r5, ip, r4
 302:Core/Src/printf.c ****       buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 708              		.loc 1 302 18 view .LVU191
 709 0054 5FFA8CFC 		uxtb	ip, ip
 710              	.LVL72:
 303:Core/Src/printf.c ****       value /= base;
 711              		.loc 1 303 7 is_stmt 1 view .LVU192
 303:Core/Src/printf.c ****       value /= base;
 712              		.loc 1 303 18 is_stmt 0 view .LVU193
 713 0058 BCF1090F 		cmp	ip, #9
 714 005c DFD9     		bls	.L59
 303:Core/Src/printf.c ****       value /= base;
 715              		.loc 1 303 85 discriminator 2 view .LVU194
 716 005e 16F0200F 		tst	r6, #32
 717 0062 08D0     		beq	.L56
 303:Core/Src/printf.c ****       value /= base;
 718              		.loc 1 303 85 view .LVU195
 719 0064 4127     		movs	r7, #65
 720              	.L53:
 303:Core/Src/printf.c ****       value /= base;
 721              		.loc 1 303 85 discriminator 7 view .LVU196
 722 0066 BC44     		add	ip, ip, r7
 723              	.LVL73:
 303:Core/Src/printf.c ****       value /= base;
 724              		.loc 1 303 85 discriminator 7 view .LVU197
 725 0068 5FFA8CFC 		uxtb	ip, ip
 303:Core/Src/printf.c ****       value /= base;
 726              		.loc 1 303 18 discriminator 7 view .LVU198
 727 006c ACF10A0C 		sub	ip, ip, #10
 728 0070 5FFA8CFC 		uxtb	ip, ip
 729 0074 D7E7     		b	.L52
 730              	.LVL74:
 731              	.L56:
 303:Core/Src/printf.c ****       value /= base;
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 20


 732              		.loc 1 303 85 view .LVU199
 733 0076 6127     		movs	r7, #97
 734 0078 F5E7     		b	.L53
 735              	.LVL75:
 736              	.L55:
 303:Core/Src/printf.c ****       value /= base;
 737              		.loc 1 303 85 view .LVU200
 738              	.LBE26:
 292:Core/Src/printf.c **** 
 739              		.loc 1 292 10 view .LVU201
 740 007a 2746     		mov	r7, r4
 741              	.LVL76:
 742              	.L50:
 306:Core/Src/printf.c ****   }
 307:Core/Src/printf.c **** 
 308:Core/Src/printf.c ****   return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width
 743              		.loc 1 308 3 is_stmt 1 view .LVU202
 744              		.loc 1 308 10 is_stmt 0 view .LVU203
 745 007c 0696     		str	r6, [sp, #24]
 746 007e 1A9C     		ldr	r4, [sp, #104]
 747 0080 0594     		str	r4, [sp, #20]
 748 0082 199C     		ldr	r4, [sp, #100]
 749 0084 0494     		str	r4, [sp, #16]
 750 0086 0395     		str	r5, [sp, #12]
 751 0088 9DF85C40 		ldrb	r4, [sp, #92]	@ zero_extendqisi2
 752 008c 0294     		str	r4, [sp, #8]
 753 008e 0197     		str	r7, [sp, #4]
 754 0090 08AC     		add	r4, sp, #32
 755 0092 0094     		str	r4, [sp]
 756 0094 FFF7FEFF 		bl	_ntoa_format
 757              	.LVL77:
 309:Core/Src/printf.c **** }
 758              		.loc 1 309 1 view .LVU204
 759 0098 11B0     		add	sp, sp, #68
 760              	.LCFI12:
 761              		.cfi_def_cfa_offset 20
 762              		@ sp needed
 763 009a F0BD     		pop	{r4, r5, r6, r7, pc}
 764              		.loc 1 309 1 view .LVU205
 765              		.cfi_endproc
 766              	.LFE154:
 768              		.global	__aeabi_uldivmod
 769              		.section	.text._ntoa_long_long,"ax",%progbits
 770              		.align	1
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 775              	_ntoa_long_long:
 776              	.LVL78:
 777              	.LFB155:
 310:Core/Src/printf.c **** 
 311:Core/Src/printf.c **** 
 312:Core/Src/printf.c **** // internal itoa for 'long long' type
 313:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 314:Core/Src/printf.c **** static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned l
 315:Core/Src/printf.c **** {
 778              		.loc 1 315 1 is_stmt 1 view -0
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 21


 779              		.cfi_startproc
 780              		@ args = 36, pretend = 0, frame = 48
 781              		@ frame_needed = 0, uses_anonymous_args = 0
 782              		.loc 1 315 1 is_stmt 0 view .LVU207
 783 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 784              	.LCFI13:
 785              		.cfi_def_cfa_offset 36
 786              		.cfi_offset 4, -36
 787              		.cfi_offset 5, -32
 788              		.cfi_offset 6, -28
 789              		.cfi_offset 7, -24
 790              		.cfi_offset 8, -20
 791              		.cfi_offset 9, -16
 792              		.cfi_offset 10, -12
 793              		.cfi_offset 11, -8
 794              		.cfi_offset 14, -4
 795 0004 95B0     		sub	sp, sp, #84
 796              	.LCFI14:
 797              		.cfi_def_cfa_offset 120
 798 0006 0990     		str	r0, [sp, #36]
 799 0008 0A91     		str	r1, [sp, #40]
 800 000a 0B92     		str	r2, [sp, #44]
 801 000c 9B46     		mov	fp, r3
 802 000e 1E9D     		ldr	r5, [sp, #120]
 803 0010 1F9E     		ldr	r6, [sp, #124]
 804 0012 229F     		ldr	r7, [sp, #136]
 805 0014 DDF88C80 		ldr	r8, [sp, #140]
 806 0018 DDF898A0 		ldr	r10, [sp, #152]
 316:Core/Src/printf.c ****   char buf[PRINTF_NTOA_BUFFER_SIZE];
 807              		.loc 1 316 3 is_stmt 1 view .LVU208
 317:Core/Src/printf.c ****   size_t len = 0U;
 808              		.loc 1 317 3 view .LVU209
 809              	.LVL79:
 318:Core/Src/printf.c **** 
 319:Core/Src/printf.c ****   // no hash for 0 values
 320:Core/Src/printf.c ****   if (!value) {
 810              		.loc 1 320 3 view .LVU210
 811              		.loc 1 320 6 is_stmt 0 view .LVU211
 812 001c 55EA0603 		orrs	r3, r5, r6
 813              	.LVL80:
 814              		.loc 1 320 6 view .LVU212
 815 0020 01D1     		bne	.L61
 321:Core/Src/printf.c ****     flags &= ~FLAGS_HASH;
 816              		.loc 1 321 5 is_stmt 1 view .LVU213
 817              		.loc 1 321 11 is_stmt 0 view .LVU214
 818 0022 2AF0100A 		bic	r10, r10, #16
 819              	.LVL81:
 820              	.L61:
 322:Core/Src/printf.c ****   }
 323:Core/Src/printf.c **** 
 324:Core/Src/printf.c ****   // write if precision != 0 and value is != 0
 325:Core/Src/printf.c ****   if (!(flags & FLAGS_PRECISION) || value) {
 821              		.loc 1 325 3 is_stmt 1 view .LVU215
 822              		.loc 1 325 6 is_stmt 0 view .LVU216
 823 0026 1AF48064 		ands	r4, r10, #1024
 824 002a 25D0     		beq	.L67
 825              		.loc 1 325 34 discriminator 1 view .LVU217
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 22


 826 002c 55EA0603 		orrs	r3, r5, r6
 827 0030 36D0     		beq	.L68
 828 0032 0024     		movs	r4, #0
 829 0034 20E0     		b	.L67
 830              	.LVL82:
 831              	.L73:
 832              	.LBB27:
 326:Core/Src/printf.c ****     do {
 327:Core/Src/printf.c ****       const char digit = (char)(value % base);
 328:Core/Src/printf.c ****       buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 833              		.loc 1 328 18 discriminator 1 view .LVU218
 834 0036 03F13002 		add	r2, r3, #48
 835 003a D2B2     		uxtb	r2, r2
 836              	.L65:
 837              		.loc 1 328 14 discriminator 8 view .LVU219
 838 003c 04F10109 		add	r9, r4, #1
 839              	.LVL83:
 840              		.loc 1 328 18 discriminator 8 view .LVU220
 841 0040 04F15003 		add	r3, r4, #80
 842              	.LVL84:
 843              		.loc 1 328 18 discriminator 8 view .LVU221
 844 0044 0DEB0304 		add	r4, sp, r3
 845 0048 04F8202C 		strb	r2, [r4, #-32]
 329:Core/Src/printf.c ****       value /= base;
 846              		.loc 1 329 7 is_stmt 1 discriminator 8 view .LVU222
 847              		.loc 1 329 13 is_stmt 0 discriminator 8 view .LVU223
 848 004c 3A46     		mov	r2, r7
 849 004e 4346     		mov	r3, r8
 850 0050 2846     		mov	r0, r5
 851 0052 3146     		mov	r1, r6
 852 0054 FFF7FEFF 		bl	__aeabi_uldivmod
 853              	.LVL85:
 854              		.loc 1 329 13 discriminator 8 view .LVU224
 855              	.LBE27:
 330:Core/Src/printf.c ****     } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 856              		.loc 1 330 13 is_stmt 1 discriminator 8 view .LVU225
 857              		.loc 1 330 14 is_stmt 0 discriminator 8 view .LVU226
 858 0058 BD42     		cmp	r5, r7
 859 005a 76EB0803 		sbcs	r3, r6, r8
 860 005e 2CBF     		ite	cs
 861 0060 0123     		movcs	r3, #1
 862 0062 0023     		movcc	r3, #0
 863              		.loc 1 330 20 discriminator 8 view .LVU227
 864 0064 B9F11F0F 		cmp	r9, #31
 865 0068 8CBF     		ite	hi
 866 006a 0023     		movhi	r3, #0
 867 006c 03F00103 		andls	r3, r3, #1
 868              		.loc 1 330 5 discriminator 8 view .LVU228
 869 0070 C3B1     		cbz	r3, .L63
 870              	.LBB28:
 328:Core/Src/printf.c ****       value /= base;
 871              		.loc 1 328 14 view .LVU229
 872 0072 4C46     		mov	r4, r9
 329:Core/Src/printf.c ****       value /= base;
 873              		.loc 1 329 13 view .LVU230
 874 0074 0546     		mov	r5, r0
 875 0076 0E46     		mov	r6, r1
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 23


 876              	.LVL86:
 877              	.L67:
 329:Core/Src/printf.c ****       value /= base;
 878              		.loc 1 329 13 view .LVU231
 879              	.LBE28:
 326:Core/Src/printf.c ****       const char digit = (char)(value % base);
 880              		.loc 1 326 5 is_stmt 1 view .LVU232
 881              	.LBB29:
 327:Core/Src/printf.c ****       buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 882              		.loc 1 327 7 view .LVU233
 327:Core/Src/printf.c ****       buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 883              		.loc 1 327 39 is_stmt 0 view .LVU234
 884 0078 3A46     		mov	r2, r7
 885 007a 4346     		mov	r3, r8
 886 007c 2846     		mov	r0, r5
 887 007e 3146     		mov	r1, r6
 888 0080 FFF7FEFF 		bl	__aeabi_uldivmod
 889              	.LVL87:
 327:Core/Src/printf.c ****       buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 890              		.loc 1 327 18 view .LVU235
 891 0084 D3B2     		uxtb	r3, r2
 892              	.LVL88:
 328:Core/Src/printf.c ****       value /= base;
 893              		.loc 1 328 7 is_stmt 1 view .LVU236
 328:Core/Src/printf.c ****       value /= base;
 894              		.loc 1 328 18 is_stmt 0 view .LVU237
 895 0086 092B     		cmp	r3, #9
 896 0088 D5D9     		bls	.L73
 328:Core/Src/printf.c ****       value /= base;
 897              		.loc 1 328 85 discriminator 2 view .LVU238
 898 008a 1AF0200F 		tst	r10, #32
 899 008e 05D0     		beq	.L69
 328:Core/Src/printf.c ****       value /= base;
 900              		.loc 1 328 85 view .LVU239
 901 0090 4122     		movs	r2, #65
 902              	.L66:
 328:Core/Src/printf.c ****       value /= base;
 903              		.loc 1 328 85 discriminator 7 view .LVU240
 904 0092 1A44     		add	r2, r2, r3
 905 0094 D2B2     		uxtb	r2, r2
 328:Core/Src/printf.c ****       value /= base;
 906              		.loc 1 328 18 discriminator 7 view .LVU241
 907 0096 0A3A     		subs	r2, r2, #10
 908 0098 D2B2     		uxtb	r2, r2
 909 009a CFE7     		b	.L65
 910              	.L69:
 328:Core/Src/printf.c ****       value /= base;
 911              		.loc 1 328 85 view .LVU242
 912 009c 6122     		movs	r2, #97
 913 009e F8E7     		b	.L66
 914              	.LVL89:
 915              	.L68:
 328:Core/Src/printf.c ****       value /= base;
 916              		.loc 1 328 85 view .LVU243
 917              	.LBE29:
 317:Core/Src/printf.c **** 
 918              		.loc 1 317 10 view .LVU244
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 24


 919 00a0 4FF00009 		mov	r9, #0
 920              	.LVL90:
 921              	.L63:
 331:Core/Src/printf.c ****   }
 332:Core/Src/printf.c **** 
 333:Core/Src/printf.c ****   return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width
 922              		.loc 1 333 3 is_stmt 1 view .LVU245
 923              		.loc 1 333 10 is_stmt 0 view .LVU246
 924 00a4 CDF818A0 		str	r10, [sp, #24]
 925 00a8 259B     		ldr	r3, [sp, #148]
 926 00aa 0593     		str	r3, [sp, #20]
 927 00ac 249B     		ldr	r3, [sp, #144]
 928 00ae 0493     		str	r3, [sp, #16]
 929 00b0 0397     		str	r7, [sp, #12]
 930 00b2 9DF88030 		ldrb	r3, [sp, #128]	@ zero_extendqisi2
 931 00b6 0293     		str	r3, [sp, #8]
 932 00b8 CDF80490 		str	r9, [sp, #4]
 933 00bc 0CAB     		add	r3, sp, #48
 934 00be 0093     		str	r3, [sp]
 935 00c0 5B46     		mov	r3, fp
 936 00c2 0B9A     		ldr	r2, [sp, #44]
 937 00c4 0A99     		ldr	r1, [sp, #40]
 938 00c6 0998     		ldr	r0, [sp, #36]
 939 00c8 FFF7FEFF 		bl	_ntoa_format
 940              	.LVL91:
 334:Core/Src/printf.c **** }
 941              		.loc 1 334 1 view .LVU247
 942 00cc 15B0     		add	sp, sp, #84
 943              	.LCFI15:
 944              		.cfi_def_cfa_offset 36
 945              		@ sp needed
 946 00ce BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 947              		.loc 1 334 1 view .LVU248
 948              		.cfi_endproc
 949              	.LFE155:
 951              		.section	.text._etoa,"ax",%progbits
 952              		.align	1
 953              		.syntax unified
 954              		.thumb
 955              		.thumb_func
 957              	_etoa:
 958              	.LVL92:
 959              	.LFB157:
 335:Core/Src/printf.c **** #endif  // PRINTF_SUPPORT_LONG_LONG
 336:Core/Src/printf.c **** 
 337:Core/Src/printf.c **** 
 338:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 339:Core/Src/printf.c **** 
 340:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 341:Core/Src/printf.c **** // forward declaration so that _ftoa can switch to exp notation for values > PRINTF_MAX_FLOAT
 342:Core/Src/printf.c **** static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsign
 343:Core/Src/printf.c **** #endif
 344:Core/Src/printf.c **** 
 345:Core/Src/printf.c **** 
 346:Core/Src/printf.c **** // internal ftoa for fixed decimal floating point
 347:Core/Src/printf.c **** static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsign
 348:Core/Src/printf.c **** {
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 25


 349:Core/Src/printf.c ****   char buf[PRINTF_FTOA_BUFFER_SIZE];
 350:Core/Src/printf.c ****   size_t len  = 0U;
 351:Core/Src/printf.c ****   double diff = 0.0;
 352:Core/Src/printf.c **** 
 353:Core/Src/printf.c ****   // powers of 10
 354:Core/Src/printf.c ****   static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 10
 355:Core/Src/printf.c **** 
 356:Core/Src/printf.c ****   // test for special values
 357:Core/Src/printf.c ****   if (value != value)
 358:Core/Src/printf.c ****     return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 359:Core/Src/printf.c ****   if (value < -DBL_MAX)
 360:Core/Src/printf.c ****     return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 361:Core/Src/printf.c ****   if (value > DBL_MAX)
 362:Core/Src/printf.c ****     return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS
 363:Core/Src/printf.c **** 
 364:Core/Src/printf.c ****   // test for very large values
 365:Core/Src/printf.c ****   // standard printf behavior is to print EVERY whole number digit -- which could be 100s of charac
 366:Core/Src/printf.c ****   if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 367:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 368:Core/Src/printf.c ****     return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 369:Core/Src/printf.c **** #else
 370:Core/Src/printf.c ****     return 0U;
 371:Core/Src/printf.c **** #endif
 372:Core/Src/printf.c ****   }
 373:Core/Src/printf.c **** 
 374:Core/Src/printf.c ****   // test for negative
 375:Core/Src/printf.c ****   bool negative = false;
 376:Core/Src/printf.c ****   if (value < 0) {
 377:Core/Src/printf.c ****     negative = true;
 378:Core/Src/printf.c ****     value = 0 - value;
 379:Core/Src/printf.c ****   }
 380:Core/Src/printf.c **** 
 381:Core/Src/printf.c ****   // set default precision, if not set explicitly
 382:Core/Src/printf.c ****   if (!(flags & FLAGS_PRECISION)) {
 383:Core/Src/printf.c ****     prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 384:Core/Src/printf.c ****   }
 385:Core/Src/printf.c ****   // limit precision to 9, cause a prec >= 10 can lead to overflow errors
 386:Core/Src/printf.c ****   while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 387:Core/Src/printf.c ****     buf[len++] = '0';
 388:Core/Src/printf.c ****     prec--;
 389:Core/Src/printf.c ****   }
 390:Core/Src/printf.c **** 
 391:Core/Src/printf.c ****   int whole = (int)value;
 392:Core/Src/printf.c ****   double tmp = (value - whole) * pow10[prec];
 393:Core/Src/printf.c ****   unsigned long frac = (unsigned long)tmp;
 394:Core/Src/printf.c ****   diff = tmp - frac;
 395:Core/Src/printf.c **** 
 396:Core/Src/printf.c ****   if (diff > 0.5) {
 397:Core/Src/printf.c ****     ++frac;
 398:Core/Src/printf.c ****     // handle rollover, e.g. case 0.99 with prec 1 is 1.0
 399:Core/Src/printf.c ****     if (frac >= pow10[prec]) {
 400:Core/Src/printf.c ****       frac = 0;
 401:Core/Src/printf.c ****       ++whole;
 402:Core/Src/printf.c ****     }
 403:Core/Src/printf.c ****   }
 404:Core/Src/printf.c ****   else if (diff < 0.5) {
 405:Core/Src/printf.c ****   }
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 26


 406:Core/Src/printf.c ****   else if ((frac == 0U) || (frac & 1U)) {
 407:Core/Src/printf.c ****     // if halfway, round up if odd OR if last digit is 0
 408:Core/Src/printf.c ****     ++frac;
 409:Core/Src/printf.c ****   }
 410:Core/Src/printf.c **** 
 411:Core/Src/printf.c ****   if (prec == 0U) {
 412:Core/Src/printf.c ****     diff = value - (double)whole;
 413:Core/Src/printf.c ****     if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 414:Core/Src/printf.c ****       // exactly 0.5 and ODD, then round up
 415:Core/Src/printf.c ****       // 1.5 -> 2, but 2.5 -> 2
 416:Core/Src/printf.c ****       ++whole;
 417:Core/Src/printf.c ****     }
 418:Core/Src/printf.c ****   }
 419:Core/Src/printf.c ****   else {
 420:Core/Src/printf.c ****     unsigned int count = prec;
 421:Core/Src/printf.c ****     // now do fractional part, as an unsigned number
 422:Core/Src/printf.c ****     while (len < PRINTF_FTOA_BUFFER_SIZE) {
 423:Core/Src/printf.c ****       --count;
 424:Core/Src/printf.c ****       buf[len++] = (char)(48U + (frac % 10U));
 425:Core/Src/printf.c ****       if (!(frac /= 10U)) {
 426:Core/Src/printf.c ****         break;
 427:Core/Src/printf.c ****       }
 428:Core/Src/printf.c ****     }
 429:Core/Src/printf.c ****     // add extra 0s
 430:Core/Src/printf.c ****     while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 431:Core/Src/printf.c ****       buf[len++] = '0';
 432:Core/Src/printf.c ****     }
 433:Core/Src/printf.c ****     if (len < PRINTF_FTOA_BUFFER_SIZE) {
 434:Core/Src/printf.c ****       // add decimal
 435:Core/Src/printf.c ****       buf[len++] = '.';
 436:Core/Src/printf.c ****     }
 437:Core/Src/printf.c ****   }
 438:Core/Src/printf.c **** 
 439:Core/Src/printf.c ****   // do whole part, number is reversed
 440:Core/Src/printf.c ****   while (len < PRINTF_FTOA_BUFFER_SIZE) {
 441:Core/Src/printf.c ****     buf[len++] = (char)(48 + (whole % 10));
 442:Core/Src/printf.c ****     if (!(whole /= 10)) {
 443:Core/Src/printf.c ****       break;
 444:Core/Src/printf.c ****     }
 445:Core/Src/printf.c ****   }
 446:Core/Src/printf.c **** 
 447:Core/Src/printf.c ****   // pad leading zeros
 448:Core/Src/printf.c ****   if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 449:Core/Src/printf.c ****     if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 450:Core/Src/printf.c ****       width--;
 451:Core/Src/printf.c ****     }
 452:Core/Src/printf.c ****     while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 453:Core/Src/printf.c ****       buf[len++] = '0';
 454:Core/Src/printf.c ****     }
 455:Core/Src/printf.c ****   }
 456:Core/Src/printf.c **** 
 457:Core/Src/printf.c ****   if (len < PRINTF_FTOA_BUFFER_SIZE) {
 458:Core/Src/printf.c ****     if (negative) {
 459:Core/Src/printf.c ****       buf[len++] = '-';
 460:Core/Src/printf.c ****     }
 461:Core/Src/printf.c ****     else if (flags & FLAGS_PLUS) {
 462:Core/Src/printf.c ****       buf[len++] = '+';  // ignore the space if the '+' exists
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 27


 463:Core/Src/printf.c ****     }
 464:Core/Src/printf.c ****     else if (flags & FLAGS_SPACE) {
 465:Core/Src/printf.c ****       buf[len++] = ' ';
 466:Core/Src/printf.c ****     }
 467:Core/Src/printf.c ****   }
 468:Core/Src/printf.c **** 
 469:Core/Src/printf.c ****   return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 470:Core/Src/printf.c **** }
 471:Core/Src/printf.c **** 
 472:Core/Src/printf.c **** 
 473:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 474:Core/Src/printf.c **** // internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.ja
 475:Core/Src/printf.c **** static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsign
 476:Core/Src/printf.c **** {
 960              		.loc 1 476 1 is_stmt 1 view -0
 961              		.cfi_startproc
 962              		@ args = 12, pretend = 0, frame = 8
 963              		@ frame_needed = 0, uses_anonymous_args = 0
 964              		.loc 1 476 1 is_stmt 0 view .LVU250
 965 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 966              	.LCFI16:
 967              		.cfi_def_cfa_offset 36
 968              		.cfi_offset 4, -36
 969              		.cfi_offset 5, -32
 970              		.cfi_offset 6, -28
 971              		.cfi_offset 7, -24
 972              		.cfi_offset 8, -20
 973              		.cfi_offset 9, -16
 974              		.cfi_offset 10, -12
 975              		.cfi_offset 11, -8
 976              		.cfi_offset 14, -4
 977 0004 89B0     		sub	sp, sp, #36
 978              	.LCFI17:
 979              		.cfi_def_cfa_offset 72
 980 0006 0446     		mov	r4, r0
 981 0008 0D46     		mov	r5, r1
 982 000a 1746     		mov	r7, r2
 983 000c 1E46     		mov	r6, r3
 984 000e 1299     		ldr	r1, [sp, #72]
 985              	.LVL93:
 986              		.loc 1 476 1 view .LVU251
 987 0010 DDF84CA0 		ldr	r10, [sp, #76]
 988 0014 DDF85090 		ldr	r9, [sp, #80]
 477:Core/Src/printf.c ****   // check for NaN and special values
 478:Core/Src/printf.c ****   if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 989              		.loc 1 478 3 is_stmt 1 view .LVU252
 990              		.loc 1 478 6 is_stmt 0 view .LVU253
 991 0018 B4EE400B 		vcmp.f64	d0, d0
 992 001c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 993 0020 40F0AC80 		bne	.L75
 994              		.loc 1 478 24 discriminator 1 view .LVU254
 995 0024 9FED967B 		vldr.64	d7, .L116
 996 0028 B4EEC70B 		vcmpe.f64	d0, d7
 997 002c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 998 0030 00F3A480 		bgt	.L75
 999              		.loc 1 478 45 discriminator 2 view .LVU255
 1000 0034 9FED947B 		vldr.64	d7, .L116+8
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 28


 1001 0038 B4EEC70B 		vcmpe.f64	d0, d7
 1002 003c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1003 0040 00F19C80 		bmi	.L75
 479:Core/Src/printf.c ****     return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 480:Core/Src/printf.c ****   }
 481:Core/Src/printf.c **** 
 482:Core/Src/printf.c ****   // determine the sign
 483:Core/Src/printf.c ****   const bool negative = value < 0;
 1004              		.loc 1 483 3 is_stmt 1 view .LVU256
 1005              	.LVL94:
 484:Core/Src/printf.c ****   if (negative) {
 1006              		.loc 1 484 3 view .LVU257
 1007              		.loc 1 484 6 is_stmt 0 view .LVU258
 1008 0044 B5EEC00B 		vcmpe.f64	d0, #0
 1009 0048 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1010 004c 00F1A480 		bmi	.L114
 1011 0050 B0EE405B 		vmov.f64	d5, d0
 1012              	.LVL95:
 1013              	.L79:
 485:Core/Src/printf.c ****     value = -value;
 486:Core/Src/printf.c ****   }
 487:Core/Src/printf.c **** 
 488:Core/Src/printf.c ****   // default precision
 489:Core/Src/printf.c ****   if (!(flags & FLAGS_PRECISION)) {
 1014              		.loc 1 489 3 is_stmt 1 view .LVU259
 1015              		.loc 1 489 6 is_stmt 0 view .LVU260
 1016 0054 19F48060 		ands	r0, r9, #1024
 1017              	.LVL96:
 1018              		.loc 1 489 6 view .LVU261
 1019 0058 00D1     		bne	.L81
 490:Core/Src/printf.c ****     prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 1020              		.loc 1 490 10 view .LVU262
 1021 005a 0621     		movs	r1, #6
 1022              	.L81:
 1023              	.LVL97:
 491:Core/Src/printf.c ****   }
 492:Core/Src/printf.c **** 
 493:Core/Src/printf.c ****   // determine the decimal exponent
 494:Core/Src/printf.c ****   // based on the algorithm by David Gay (https://www.ampl.com/netlib/fp/dtoa.c)
 495:Core/Src/printf.c ****   union {
 1024              		.loc 1 495 3 is_stmt 1 view .LVU263
 496:Core/Src/printf.c ****     uint64_t U;
 497:Core/Src/printf.c ****     double   F;
 498:Core/Src/printf.c ****   } conv;
 499:Core/Src/printf.c **** 
 500:Core/Src/printf.c ****   conv.F = value;
 1025              		.loc 1 500 3 view .LVU264
 501:Core/Src/printf.c ****   int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 1026              		.loc 1 501 3 view .LVU265
 1027 005c 15EE902A 		vmov	r2, s11	@ int
 1028              	.LVL98:
 1029              		.loc 1 501 14 is_stmt 0 view .LVU266
 1030 0060 C2F30A53 		ubfx	r3, r2, #20, #11
 1031              	.LVL99:
 1032              		.loc 1 501 7 view .LVU267
 1033 0064 A3F2FF33 		subw	r3, r3, #1023
 1034 0068 07EE103A 		vmov	s14, r3	@ int
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 29


 1035              	.LVL100:
 502:Core/Src/printf.c ****   conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is n
 1036              		.loc 1 502 3 is_stmt 1 view .LVU268
 1037              		.loc 1 502 20 is_stmt 0 view .LVU269
 1038 006c C2F3130E 		ubfx	lr, r2, #0, #20
 1039              		.loc 1 502 44 view .LVU270
 1040 0070 15EE102A 		vmov	r2, s10	@ int
 1041 0074 4EF07F53 		orr	r3, lr, #1069547520
 1042              	.LVL101:
 1043              		.loc 1 502 44 view .LVU271
 1044 0078 43F44013 		orr	r3, r3, #3145728
 503:Core/Src/printf.c ****   // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
 504:Core/Src/printf.c ****   int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.28952965460216
 1045              		.loc 1 504 3 is_stmt 1 view .LVU272
 1046              		.loc 1 504 45 is_stmt 0 view .LVU273
 1047 007c B8EEC77B 		vcvt.f64.s32	d7, s14
 1048              	.LVL102:
 1049              		.loc 1 504 38 view .LVU274
 1050 0080 9FED834B 		vldr.64	d4, .L116+16
 1051 0084 9FED846B 		vldr.64	d6, .L116+24
 1052 0088 07EE046B 		vmla.f64	d6, d7, d4
 1053              		.loc 1 504 75 view .LVU275
 1054 008c B7EE087B 		vmov.f64	d7, #1.5e+0
 1055 0090 43EC142B 		vmov	d4, r2, r3
 1056 0094 34EE477B 		vsub.f64	d7, d4, d7
 1057              		.loc 1 504 65 view .LVU276
 1058 0098 9FED814B 		vldr.64	d4, .L116+32
 1059 009c 07EE046B 		vmla.f64	d6, d7, d4
 1060              		.loc 1 504 7 view .LVU277
 1061 00a0 FDEEC67B 		vcvt.s32.f64	s15, d6
 1062 00a4 17EE908A 		vmov	r8, s15	@ int
 1063              	.LVL103:
 505:Core/Src/printf.c ****   // now we want to compute 10^expval but we want to be sure it won't overflow
 506:Core/Src/printf.c ****   exp2 = (int)(expval * 3.321928094887362 + 0.5);
 1064              		.loc 1 506 3 is_stmt 1 view .LVU278
 1065              		.loc 1 506 23 is_stmt 0 view .LVU279
 1066 00a8 B8EEE74B 		vcvt.f64.s32	d4, s15
 1067              		.loc 1 506 43 view .LVU280
 1068 00ac 9FED7E6B 		vldr.64	d6, .L116+40
 1069 00b0 B6EE007B 		vmov.f64	d7, #5.0e-1
 1070 00b4 04EE067B 		vmla.f64	d7, d4, d6
 1071              		.loc 1 506 8 view .LVU281
 1072 00b8 FDEEC76B 		vcvt.s32.f64	s13, d7
 1073              	.LVL104:
 507:Core/Src/printf.c ****   const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 1074              		.loc 1 507 3 is_stmt 1 view .LVU282
 1075              		.loc 1 507 55 is_stmt 0 view .LVU283
 1076 00bc B8EEE67B 		vcvt.f64.s32	d7, s13
 1077 00c0 9FED7B3B 		vldr.64	d3, .L116+48
 1078 00c4 27EE037B 		vmul.f64	d7, d7, d3
 1079              		.loc 1 507 16 view .LVU284
 1080 00c8 9FED7B3B 		vldr.64	d3, .L116+56
 1081 00cc 14EE037B 		vnmls.f64	d7, d4, d3
 1082              	.LVL105:
 508:Core/Src/printf.c ****   const double z2 = z * z;
 1083              		.loc 1 508 3 is_stmt 1 view .LVU285
 1084              		.loc 1 508 16 is_stmt 0 view .LVU286
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 30


 1085 00d0 27EE074B 		vmul.f64	d4, d7, d7
 1086              	.LVL106:
 509:Core/Src/printf.c ****   conv.U = (uint64_t)(exp2 + 1023) << 52U;
 1087              		.loc 1 509 3 is_stmt 1 view .LVU287
 1088              		.loc 1 509 28 is_stmt 0 view .LVU288
 1089 00d4 16EE903A 		vmov	r3, s13	@ int
 1090 00d8 03F2FF33 		addw	r3, r3, #1023
 1091              		.loc 1 509 36 view .LVU289
 1092 00dc 4FF0000B 		mov	fp, #0
 1093 00e0 4FEA035C 		lsl	ip, r3, #20
 510:Core/Src/printf.c ****   // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_functi
 511:Core/Src/printf.c ****   conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 1094              		.loc 1 511 3 is_stmt 1 view .LVU290
 1095              		.loc 1 511 19 is_stmt 0 view .LVU291
 1096 00e4 37EE073B 		vadd.f64	d3, d7, d7
 1097              		.loc 1 511 28 view .LVU292
 1098 00e8 B0EE006B 		vmov.f64	d6, #2.0e+0
 1099 00ec 36EE477B 		vsub.f64	d7, d6, d7
 1100              	.LVL107:
 1101              		.loc 1 511 60 view .LVU293
 1102 00f0 B2EE0C6B 		vmov.f64	d6, #1.4e+1
 1103 00f4 84EE062B 		vdiv.f64	d2, d4, d6
 1104              		.loc 1 511 55 view .LVU294
 1105 00f8 B2EE046B 		vmov.f64	d6, #1.0e+1
 1106 00fc 32EE062B 		vadd.f64	d2, d2, d6
 1107              		.loc 1 511 49 view .LVU295
 1108 0100 84EE026B 		vdiv.f64	d6, d4, d2
 1109              		.loc 1 511 43 view .LVU296
 1110 0104 B1EE082B 		vmov.f64	d2, #6.0e+0
 1111 0108 36EE026B 		vadd.f64	d6, d6, d2
 1112              		.loc 1 511 38 view .LVU297
 1113 010c 84EE062B 		vdiv.f64	d2, d4, d6
 1114              		.loc 1 511 32 view .LVU298
 1115 0110 37EE027B 		vadd.f64	d7, d7, d2
 1116              		.loc 1 511 23 view .LVU299
 1117 0114 83EE076B 		vdiv.f64	d6, d3, d7
 1118              		.loc 1 511 15 view .LVU300
 1119 0118 B7EE007B 		vmov.f64	d7, #1.0e+0
 1120 011c 36EE077B 		vadd.f64	d7, d6, d7
 1121              		.loc 1 511 10 view .LVU301
 1122 0120 4CEC16BB 		vmov	d6, fp, ip
 1123 0124 27EE067B 		vmul.f64	d7, d7, d6
 1124 0128 B0EE476B 		vmov.f64	d6, d7	@ int
 1125              	.LVL108:
 512:Core/Src/printf.c ****   // correct for rounding errors
 513:Core/Src/printf.c ****   if (value < conv.F) {
 1126              		.loc 1 513 3 is_stmt 1 view .LVU302
 1127              		.loc 1 513 6 is_stmt 0 view .LVU303
 1128 012c B4EEC57B 		vcmpe.f64	d7, d5
 1129 0130 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1130 0134 05DD     		ble	.L82
 514:Core/Src/printf.c ****     expval--;
 1131              		.loc 1 514 5 is_stmt 1 view .LVU304
 1132              		.loc 1 514 11 is_stmt 0 view .LVU305
 1133 0136 08F1FF38 		add	r8, r8, #-1
 1134              	.LVL109:
 515:Core/Src/printf.c ****     conv.F /= 10;
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 31


 1135              		.loc 1 515 5 is_stmt 1 view .LVU306
 1136              		.loc 1 515 12 is_stmt 0 view .LVU307
 1137 013a B2EE044B 		vmov.f64	d4, #1.0e+1
 1138              	.LVL110:
 1139              		.loc 1 515 12 view .LVU308
 1140 013e 87EE046B 		vdiv.f64	d6, d7, d4
 1141              	.L82:
 516:Core/Src/printf.c ****   }
 517:Core/Src/printf.c **** 
 518:Core/Src/printf.c ****   // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
 519:Core/Src/printf.c ****   unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 1142              		.loc 1 519 3 is_stmt 1 view .LVU309
 1143              		.loc 1 519 43 is_stmt 0 view .LVU310
 1144 0142 08F16303 		add	r3, r8, #99
 1145              		.loc 1 519 68 view .LVU311
 1146 0146 C62B     		cmp	r3, #198
 1147 0148 29D8     		bhi	.L100
 1148              		.loc 1 519 68 view .LVU312
 1149 014a 4FF0040B 		mov	fp, #4
 1150              	.L84:
 1151              	.LVL111:
 520:Core/Src/printf.c **** 
 521:Core/Src/printf.c ****   // in "%g" mode, "prec" is the number of *significant figures* not decimals
 522:Core/Src/printf.c ****   if (flags & FLAGS_ADAPT_EXP) {
 1152              		.loc 1 522 3 is_stmt 1 discriminator 4 view .LVU313
 1153              		.loc 1 522 6 is_stmt 0 discriminator 4 view .LVU314
 1154 014e 19F4006F 		tst	r9, #2048
 1155 0152 2DD0     		beq	.L85
 523:Core/Src/printf.c ****     // do we want to fall-back to "%f" mode?
 524:Core/Src/printf.c ****     if ((value >= 1e-4) && (value < 1e6)) {
 1156              		.loc 1 524 5 is_stmt 1 view .LVU315
 1157              		.loc 1 524 8 is_stmt 0 view .LVU316
 1158 0154 9FED5A7B 		vldr.64	d7, .L116+64
 1159 0158 B4EEC75B 		vcmpe.f64	d5, d7
 1160 015c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1161 0160 2BDB     		blt	.L86
 1162              		.loc 1 524 25 discriminator 1 view .LVU317
 1163 0162 9FED597B 		vldr.64	d7, .L116+72
 1164 0166 B4EEC75B 		vcmpe.f64	d5, d7
 1165 016a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1166 016e 24D5     		bpl	.L86
 525:Core/Src/printf.c ****       if ((int)prec > expval) {
 1167              		.loc 1 525 7 is_stmt 1 view .LVU318
 1168              		.loc 1 525 10 is_stmt 0 view .LVU319
 1169 0170 4145     		cmp	r1, r8
 1170 0172 17DD     		ble	.L101
 526:Core/Src/printf.c ****         prec = (unsigned)((int)prec - expval - 1);
 1171              		.loc 1 526 9 is_stmt 1 view .LVU320
 1172              		.loc 1 526 37 is_stmt 0 view .LVU321
 1173 0174 A1EB0801 		sub	r1, r1, r8
 1174              	.LVL112:
 1175              		.loc 1 526 46 view .LVU322
 1176 0178 0139     		subs	r1, r1, #1
 1177              	.LVL113:
 1178              		.loc 1 526 46 view .LVU323
 1179 017a 14E0     		b	.L89
 1180              	.LVL114:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 32


 1181              	.L75:
 479:Core/Src/printf.c ****   }
 1182              		.loc 1 479 5 is_stmt 1 view .LVU324
 479:Core/Src/printf.c ****   }
 1183              		.loc 1 479 12 is_stmt 0 view .LVU325
 1184 017c CDF80890 		str	r9, [sp, #8]
 1185 0180 CDF804A0 		str	r10, [sp, #4]
 1186 0184 0091     		str	r1, [sp]
 1187 0186 3346     		mov	r3, r6
 1188              	.LVL115:
 479:Core/Src/printf.c ****   }
 1189              		.loc 1 479 12 view .LVU326
 1190 0188 3A46     		mov	r2, r7
 1191              	.LVL116:
 479:Core/Src/printf.c ****   }
 1192              		.loc 1 479 12 view .LVU327
 1193 018a 2946     		mov	r1, r5
 1194 018c 2046     		mov	r0, r4
 1195              	.LVL117:
 479:Core/Src/printf.c ****   }
 1196              		.loc 1 479 12 view .LVU328
 1197 018e FFF7FEFF 		bl	_ftoa
 1198              	.LVL118:
 1199              	.L78:
 527:Core/Src/printf.c ****       }
 528:Core/Src/printf.c ****       else {
 529:Core/Src/printf.c ****         prec = 0;
 530:Core/Src/printf.c ****       }
 531:Core/Src/printf.c ****       flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 532:Core/Src/printf.c ****       // no characters in exponent
 533:Core/Src/printf.c ****       minwidth = 0U;
 534:Core/Src/printf.c ****       expval   = 0;
 535:Core/Src/printf.c ****     }
 536:Core/Src/printf.c ****     else {
 537:Core/Src/printf.c ****       // we use one sigfig for the whole part
 538:Core/Src/printf.c ****       if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 539:Core/Src/printf.c ****         --prec;
 540:Core/Src/printf.c ****       }
 541:Core/Src/printf.c ****     }
 542:Core/Src/printf.c ****   }
 543:Core/Src/printf.c **** 
 544:Core/Src/printf.c ****   // will everything fit?
 545:Core/Src/printf.c ****   unsigned int fwidth = width;
 546:Core/Src/printf.c ****   if (width > minwidth) {
 547:Core/Src/printf.c ****     // we didn't fall-back so subtract the characters required for the exponent
 548:Core/Src/printf.c ****     fwidth -= minwidth;
 549:Core/Src/printf.c ****   } else {
 550:Core/Src/printf.c ****     // not enough characters, so go back to default sizing
 551:Core/Src/printf.c ****     fwidth = 0U;
 552:Core/Src/printf.c ****   }
 553:Core/Src/printf.c ****   if ((flags & FLAGS_LEFT) && minwidth) {
 554:Core/Src/printf.c ****     // if we're padding on the right, DON'T pad the floating part
 555:Core/Src/printf.c ****     fwidth = 0U;
 556:Core/Src/printf.c ****   }
 557:Core/Src/printf.c **** 
 558:Core/Src/printf.c ****   // rescale the float value
 559:Core/Src/printf.c ****   if (expval) {
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 33


 560:Core/Src/printf.c ****     value /= conv.F;
 561:Core/Src/printf.c ****   }
 562:Core/Src/printf.c **** 
 563:Core/Src/printf.c ****   // output the floating part
 564:Core/Src/printf.c ****   const size_t start_idx = idx;
 565:Core/Src/printf.c ****   idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADA
 566:Core/Src/printf.c **** 
 567:Core/Src/printf.c ****   // output the exponent part
 568:Core/Src/printf.c ****   if (minwidth) {
 569:Core/Src/printf.c ****     // output the exponential symbol
 570:Core/Src/printf.c ****     out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 571:Core/Src/printf.c ****     // output the exponent value
 572:Core/Src/printf.c ****     idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, 
 573:Core/Src/printf.c ****     // might need to right-pad spaces
 574:Core/Src/printf.c ****     if (flags & FLAGS_LEFT) {
 575:Core/Src/printf.c ****       while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 576:Core/Src/printf.c ****     }
 577:Core/Src/printf.c ****   }
 578:Core/Src/printf.c ****   return idx;
 579:Core/Src/printf.c **** }
 1200              		.loc 1 579 1 view .LVU329
 1201 0192 09B0     		add	sp, sp, #36
 1202              	.LCFI18:
 1203              		.cfi_remember_state
 1204              		.cfi_def_cfa_offset 36
 1205              		@ sp needed
 1206 0194 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1207              	.LVL119:
 1208              	.L114:
 1209              	.LCFI19:
 1210              		.cfi_restore_state
 485:Core/Src/printf.c ****   }
 1211              		.loc 1 485 5 is_stmt 1 view .LVU330
 485:Core/Src/printf.c ****   }
 1212              		.loc 1 485 11 is_stmt 0 view .LVU331
 1213 0198 B1EE405B 		vneg.f64	d5, d0
 1214              	.LVL120:
 485:Core/Src/printf.c ****   }
 1215              		.loc 1 485 11 view .LVU332
 1216 019c 5AE7     		b	.L79
 1217              	.LVL121:
 1218              	.L100:
 519:Core/Src/printf.c **** 
 1219              		.loc 1 519 68 view .LVU333
 1220 019e 4FF0050B 		mov	fp, #5
 1221 01a2 D4E7     		b	.L84
 1222              	.LVL122:
 1223              	.L101:
 529:Core/Src/printf.c ****       }
 1224              		.loc 1 529 14 view .LVU334
 1225 01a4 0021     		movs	r1, #0
 1226              	.LVL123:
 1227              	.L89:
 531:Core/Src/printf.c ****       // no characters in exponent
 1228              		.loc 1 531 7 is_stmt 1 view .LVU335
 531:Core/Src/printf.c ****       // no characters in exponent
 1229              		.loc 1 531 13 is_stmt 0 view .LVU336
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 34


 1230 01a6 49F48069 		orr	r9, r9, #1024
 1231              	.LVL124:
 533:Core/Src/printf.c ****       expval   = 0;
 1232              		.loc 1 533 7 is_stmt 1 view .LVU337
 534:Core/Src/printf.c ****     }
 1233              		.loc 1 534 7 view .LVU338
 533:Core/Src/printf.c ****       expval   = 0;
 1234              		.loc 1 533 16 is_stmt 0 view .LVU339
 1235 01aa 4FF0000B 		mov	fp, #0
 534:Core/Src/printf.c ****     }
 1236              		.loc 1 534 16 view .LVU340
 1237 01ae D846     		mov	r8, fp
 1238              	.LVL125:
 1239              	.L85:
 545:Core/Src/printf.c ****   if (width > minwidth) {
 1240              		.loc 1 545 3 is_stmt 1 view .LVU341
 546:Core/Src/printf.c ****     // we didn't fall-back so subtract the characters required for the exponent
 1241              		.loc 1 546 3 view .LVU342
 546:Core/Src/printf.c ****     // we didn't fall-back so subtract the characters required for the exponent
 1242              		.loc 1 546 6 is_stmt 0 view .LVU343
 1243 01b0 D345     		cmp	fp, r10
 1244 01b2 08D2     		bcs	.L102
 548:Core/Src/printf.c ****   } else {
 1245              		.loc 1 548 5 is_stmt 1 view .LVU344
 548:Core/Src/printf.c ****   } else {
 1246              		.loc 1 548 12 is_stmt 0 view .LVU345
 1247 01b4 AAEB0B03 		sub	r3, r10, fp
 1248              	.LVL126:
 548:Core/Src/printf.c ****   } else {
 1249              		.loc 1 548 12 view .LVU346
 1250 01b8 06E0     		b	.L90
 1251              	.LVL127:
 1252              	.L86:
 538:Core/Src/printf.c ****         --prec;
 1253              		.loc 1 538 7 is_stmt 1 view .LVU347
 538:Core/Src/printf.c ****         --prec;
 1254              		.loc 1 538 10 is_stmt 0 view .LVU348
 1255 01ba 0029     		cmp	r1, #0
 1256 01bc F8D0     		beq	.L85
 538:Core/Src/printf.c ****         --prec;
 1257              		.loc 1 538 22 discriminator 1 view .LVU349
 1258 01be 0028     		cmp	r0, #0
 1259 01c0 F6D0     		beq	.L85
 539:Core/Src/printf.c ****       }
 1260              		.loc 1 539 9 is_stmt 1 view .LVU350
 1261 01c2 0139     		subs	r1, r1, #1
 1262              	.LVL128:
 539:Core/Src/printf.c ****       }
 1263              		.loc 1 539 9 is_stmt 0 view .LVU351
 1264 01c4 F4E7     		b	.L85
 1265              	.LVL129:
 1266              	.L102:
 551:Core/Src/printf.c ****   }
 1267              		.loc 1 551 12 view .LVU352
 1268 01c6 0023     		movs	r3, #0
 1269              	.LVL130:
 1270              	.L90:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 35


 553:Core/Src/printf.c ****     // if we're padding on the right, DON'T pad the floating part
 1271              		.loc 1 553 3 is_stmt 1 view .LVU353
 553:Core/Src/printf.c ****     // if we're padding on the right, DON'T pad the floating part
 1272              		.loc 1 553 6 is_stmt 0 view .LVU354
 1273 01c8 19F00202 		ands	r2, r9, #2
 1274 01cc 0792     		str	r2, [sp, #28]
 1275 01ce 03D0     		beq	.L91
 553:Core/Src/printf.c ****     // if we're padding on the right, DON'T pad the floating part
 1276              		.loc 1 553 28 discriminator 1 view .LVU355
 1277 01d0 BBF1000F 		cmp	fp, #0
 1278 01d4 00D0     		beq	.L91
 555:Core/Src/printf.c ****   }
 1279              		.loc 1 555 12 view .LVU356
 1280 01d6 0023     		movs	r3, #0
 1281              	.LVL131:
 1282              	.L91:
 559:Core/Src/printf.c ****     value /= conv.F;
 1283              		.loc 1 559 3 is_stmt 1 view .LVU357
 559:Core/Src/printf.c ****     value /= conv.F;
 1284              		.loc 1 559 6 is_stmt 0 view .LVU358
 1285 01d8 B8F1000F 		cmp	r8, #0
 1286 01dc 01D0     		beq	.L92
 560:Core/Src/printf.c ****   }
 1287              		.loc 1 560 5 is_stmt 1 view .LVU359
 560:Core/Src/printf.c ****   }
 1288              		.loc 1 560 11 is_stmt 0 view .LVU360
 1289 01de 85EE065B 		vdiv.f64	d5, d5, d6
 1290              	.LVL132:
 1291              	.L92:
 564:Core/Src/printf.c ****   idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADA
 1292              		.loc 1 564 3 is_stmt 1 view .LVU361
 565:Core/Src/printf.c **** 
 1293              		.loc 1 565 3 view .LVU362
 565:Core/Src/printf.c **** 
 1294              		.loc 1 565 9 is_stmt 0 view .LVU363
 1295 01e2 B5EEC00B 		vcmpe.f64	d0, #0
 1296 01e6 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1297 01ea 37D4     		bmi	.L115
 1298              	.LVL133:
 1299              	.L93:
 565:Core/Src/printf.c **** 
 1300              		.loc 1 565 9 discriminator 4 view .LVU364
 1301 01ec 29F40062 		bic	r2, r9, #2048
 1302 01f0 0292     		str	r2, [sp, #8]
 1303 01f2 0193     		str	r3, [sp, #4]
 1304 01f4 0091     		str	r1, [sp]
 1305 01f6 B0EE450B 		vmov.f64	d0, d5
 1306              	.LVL134:
 565:Core/Src/printf.c **** 
 1307              		.loc 1 565 9 discriminator 4 view .LVU365
 1308 01fa 3346     		mov	r3, r6
 1309              	.LVL135:
 565:Core/Src/printf.c **** 
 1310              		.loc 1 565 9 discriminator 4 view .LVU366
 1311 01fc 3A46     		mov	r2, r7
 1312 01fe 2946     		mov	r1, r5
 1313              	.LVL136:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 36


 565:Core/Src/printf.c **** 
 1314              		.loc 1 565 9 discriminator 4 view .LVU367
 1315 0200 2046     		mov	r0, r4
 1316 0202 FFF7FEFF 		bl	_ftoa
 1317              	.LVL137:
 568:Core/Src/printf.c ****     // output the exponential symbol
 1318              		.loc 1 568 3 is_stmt 1 discriminator 4 view .LVU368
 568:Core/Src/printf.c ****     // output the exponential symbol
 1319              		.loc 1 568 6 is_stmt 0 discriminator 4 view .LVU369
 1320 0206 BBF1000F 		cmp	fp, #0
 1321 020a C2D0     		beq	.L78
 570:Core/Src/printf.c ****     // output the exponent value
 1322              		.loc 1 570 5 is_stmt 1 view .LVU370
 1323 020c 19F0200F 		tst	r9, #32
 1324 0210 27D0     		beq	.L104
 1325 0212 4FF0450C 		mov	ip, #69
 1326              	.L95:
 570:Core/Src/printf.c ****     // output the exponent value
 1327              		.loc 1 570 5 is_stmt 0 discriminator 4 view .LVU371
 1328 0216 00F10109 		add	r9, r0, #1
 1329              	.LVL138:
 570:Core/Src/printf.c ****     // output the exponent value
 1330              		.loc 1 570 5 discriminator 4 view .LVU372
 1331 021a 3346     		mov	r3, r6
 1332 021c 0246     		mov	r2, r0
 1333 021e 2946     		mov	r1, r5
 1334 0220 6046     		mov	r0, ip
 1335 0222 A047     		blx	r4
 1336              	.LVL139:
 572:Core/Src/printf.c ****     // might need to right-pad spaces
 1337              		.loc 1 572 5 is_stmt 1 discriminator 4 view .LVU373
 572:Core/Src/printf.c ****     // might need to right-pad spaces
 1338              		.loc 1 572 71 is_stmt 0 discriminator 4 view .LVU374
 1339 0224 88EAE872 		eor	r2, r8, r8, asr #31
 1340 0228 A2EBE872 		sub	r2, r2, r8, asr #31
 572:Core/Src/printf.c ****     // might need to right-pad spaces
 1341              		.loc 1 572 11 discriminator 4 view .LVU375
 1342 022c 0523     		movs	r3, #5
 1343 022e 0593     		str	r3, [sp, #20]
 1344 0230 0BF1FF33 		add	r3, fp, #-1
 1345 0234 0493     		str	r3, [sp, #16]
 1346 0236 0023     		movs	r3, #0
 1347 0238 0393     		str	r3, [sp, #12]
 1348 023a 0A23     		movs	r3, #10
 1349 023c 0293     		str	r3, [sp, #8]
 1350 023e 4FEAD873 		lsr	r3, r8, #31
 1351 0242 0193     		str	r3, [sp, #4]
 1352 0244 0092     		str	r2, [sp]
 1353 0246 3346     		mov	r3, r6
 1354 0248 4A46     		mov	r2, r9
 1355 024a 2946     		mov	r1, r5
 1356 024c 2046     		mov	r0, r4
 1357 024e FFF7FEFF 		bl	_ntoa_long
 1358              	.LVL140:
 574:Core/Src/printf.c ****       while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 1359              		.loc 1 574 5 is_stmt 1 discriminator 4 view .LVU376
 574:Core/Src/printf.c ****       while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 37


 1360              		.loc 1 574 8 is_stmt 0 discriminator 4 view .LVU377
 1361 0252 079B     		ldr	r3, [sp, #28]
 1362 0254 002B     		cmp	r3, #0
 1363 0256 9CD0     		beq	.L78
 1364 0258 0246     		mov	r2, r0
 1365 025a 0CE0     		b	.L96
 1366              	.LVL141:
 1367              	.L115:
 565:Core/Src/printf.c **** 
 1368              		.loc 1 565 9 discriminator 1 view .LVU378
 1369 025c B1EE455B 		vneg.f64	d5, d5
 1370              	.LVL142:
 565:Core/Src/printf.c **** 
 1371              		.loc 1 565 9 discriminator 1 view .LVU379
 1372 0260 C4E7     		b	.L93
 1373              	.LVL143:
 1374              	.L104:
 570:Core/Src/printf.c ****     // output the exponent value
 1375              		.loc 1 570 5 view .LVU380
 1376 0262 4FF0650C 		mov	ip, #101
 1377 0266 D6E7     		b	.L95
 1378              	.LVL144:
 1379              	.L97:
 575:Core/Src/printf.c ****     }
 1380              		.loc 1 575 39 is_stmt 1 discriminator 2 view .LVU381
 1381 0268 02F10108 		add	r8, r2, #1
 1382              	.LVL145:
 575:Core/Src/printf.c ****     }
 1383              		.loc 1 575 39 is_stmt 0 discriminator 2 view .LVU382
 1384 026c 3346     		mov	r3, r6
 1385 026e 2946     		mov	r1, r5
 1386 0270 2020     		movs	r0, #32
 1387 0272 A047     		blx	r4
 1388              	.LVL146:
 1389 0274 4246     		mov	r2, r8
 1390              	.LVL147:
 1391              	.L96:
 575:Core/Src/printf.c ****     }
 1392              		.loc 1 575 13 is_stmt 1 discriminator 1 view .LVU383
 575:Core/Src/printf.c ****     }
 1393              		.loc 1 575 18 is_stmt 0 discriminator 1 view .LVU384
 1394 0276 D31B     		subs	r3, r2, r7
 575:Core/Src/printf.c ****     }
 1395              		.loc 1 575 13 discriminator 1 view .LVU385
 1396 0278 5345     		cmp	r3, r10
 1397 027a F5D3     		bcc	.L97
 575:Core/Src/printf.c ****     }
 1398              		.loc 1 575 13 discriminator 1 view .LVU386
 1399 027c 1046     		mov	r0, r2
 1400 027e 88E7     		b	.L78
 1401              	.L117:
 1402              		.align	3
 1403              	.L116:
 1404 0280 FFFFFFFF 		.word	-1
 1405 0284 FFFFEF7F 		.word	2146435071
 1406 0288 FFFFFFFF 		.word	-1
 1407 028c FFFFEFFF 		.word	-1048577
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 38


 1408 0290 FB799F50 		.word	1352628731
 1409 0294 1344D33F 		.word	1070810131
 1410 0298 B3C8608B 		.word	-1956591437
 1411 029c 288AC63F 		.word	1069976104
 1412 02a0 61436F63 		.word	1668236129
 1413 02a4 A787D23F 		.word	1070761895
 1414 02a8 71A37909 		.word	158966641
 1415 02ac 4F930A40 		.word	1074434895
 1416 02b0 EF39FAFE 		.word	-17155601
 1417 02b4 422EE63F 		.word	1072049730
 1418 02b8 1655B5BB 		.word	-1145744106
 1419 02bc B16B0240 		.word	1073900465
 1420 02c0 2D431CEB 		.word	-350469331
 1421 02c4 E2361A3F 		.word	1058682594
 1422 02c8 00000000 		.word	0
 1423 02cc 80842E41 		.word	1093567616
 1424              		.cfi_endproc
 1425              	.LFE157:
 1427              		.section	.rodata._ftoa.str1.4,"aMS",%progbits,1
 1428              		.align	2
 1429              	.LC0:
 1430 0000 666E6900 		.ascii	"fni\000"
 1431              		.align	2
 1432              	.LC1:
 1433 0004 666E692B 		.ascii	"fni+\000"
 1433      00
 1434 0009 000000   		.align	2
 1435              	.LC2:
 1436 000c 6E616E00 		.ascii	"nan\000"
 1437              		.align	2
 1438              	.LC3:
 1439 0010 666E692D 		.ascii	"fni-\000"
 1439      00
 1440              		.section	.text._ftoa,"ax",%progbits
 1441              		.align	1
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
 1446              	_ftoa:
 1447              	.LVL148:
 1448              	.LFB156:
 348:Core/Src/printf.c ****   char buf[PRINTF_FTOA_BUFFER_SIZE];
 1449              		.loc 1 348 1 is_stmt 1 view -0
 1450              		.cfi_startproc
 1451              		@ args = 12, pretend = 0, frame = 32
 1452              		@ frame_needed = 0, uses_anonymous_args = 0
 348:Core/Src/printf.c ****   char buf[PRINTF_FTOA_BUFFER_SIZE];
 1453              		.loc 1 348 1 is_stmt 0 view .LVU388
 1454 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1455              	.LCFI20:
 1456              		.cfi_def_cfa_offset 36
 1457              		.cfi_offset 4, -36
 1458              		.cfi_offset 5, -32
 1459              		.cfi_offset 6, -28
 1460              		.cfi_offset 7, -24
 1461              		.cfi_offset 8, -20
 1462              		.cfi_offset 9, -16
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 39


 1463              		.cfi_offset 10, -12
 1464              		.cfi_offset 11, -8
 1465              		.cfi_offset 14, -4
 1466 0004 8DB0     		sub	sp, sp, #52
 1467              	.LCFI21:
 1468              		.cfi_def_cfa_offset 88
 1469 0006 169D     		ldr	r5, [sp, #88]
 1470 0008 179F     		ldr	r7, [sp, #92]
 1471 000a 189E     		ldr	r6, [sp, #96]
 349:Core/Src/printf.c ****   size_t len  = 0U;
 1472              		.loc 1 349 3 is_stmt 1 view .LVU389
 350:Core/Src/printf.c ****   double diff = 0.0;
 1473              		.loc 1 350 3 view .LVU390
 1474              	.LVL149:
 351:Core/Src/printf.c **** 
 1475              		.loc 1 351 3 view .LVU391
 354:Core/Src/printf.c **** 
 1476              		.loc 1 354 3 view .LVU392
 357:Core/Src/printf.c ****     return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 1477              		.loc 1 357 3 view .LVU393
 357:Core/Src/printf.c ****     return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 1478              		.loc 1 357 6 is_stmt 0 view .LVU394
 1479 000c B4EE400B 		vcmp.f64	d0, d0
 1480 0010 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1481 0014 28D1     		bne	.L180
 359:Core/Src/printf.c ****     return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 1482              		.loc 1 359 3 is_stmt 1 view .LVU395
 359:Core/Src/printf.c ****     return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 1483              		.loc 1 359 6 is_stmt 0 view .LVU396
 1484 0016 9FEDB07B 		vldr.64	d7, .L185
 1485 001a B4EEC70B 		vcmpe.f64	d0, d7
 1486 001e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1487 0022 2AD4     		bmi	.L181
 361:Core/Src/printf.c ****     return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS
 1488              		.loc 1 361 3 is_stmt 1 view .LVU397
 361:Core/Src/printf.c ****     return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS
 1489              		.loc 1 361 6 is_stmt 0 view .LVU398
 1490 0024 9FEDAE7B 		vldr.64	d7, .L185+8
 1491 0028 B4EEC70B 		vcmpe.f64	d0, d7
 1492 002c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1493 0030 2CDC     		bgt	.L182
 366:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 1494              		.loc 1 366 3 is_stmt 1 view .LVU399
 366:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 1495              		.loc 1 366 6 is_stmt 0 view .LVU400
 1496 0032 9FEDAD7B 		vldr.64	d7, .L185+16
 1497 0036 B4EEC70B 		vcmpe.f64	d0, d7
 1498 003a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1499 003e 36DC     		bgt	.L127
 366:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 1500              		.loc 1 366 34 discriminator 1 view .LVU401
 1501 0040 9FEDAB7B 		vldr.64	d7, .L185+24
 1502 0044 B4EEC70B 		vcmpe.f64	d0, d7
 1503 0048 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1504 004c 2FD4     		bmi	.L127
 375:Core/Src/printf.c ****   if (value < 0) {
 1505              		.loc 1 375 3 is_stmt 1 view .LVU402
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 40


 1506              	.LVL150:
 376:Core/Src/printf.c ****     negative = true;
 1507              		.loc 1 376 3 view .LVU403
 376:Core/Src/printf.c ****     negative = true;
 1508              		.loc 1 376 6 is_stmt 0 view .LVU404
 1509 004e B5EEC00B 		vcmpe.f64	d0, #0
 1510 0052 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1511 0056 30D4     		bmi	.L183
 375:Core/Src/printf.c ****   if (value < 0) {
 1512              		.loc 1 375 8 view .LVU405
 1513 0058 4FF0000E 		mov	lr, #0
 1514              	.LVL151:
 1515              	.L130:
 382:Core/Src/printf.c ****     prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 1516              		.loc 1 382 3 is_stmt 1 view .LVU406
 382:Core/Src/printf.c ****     prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 1517              		.loc 1 382 6 is_stmt 0 view .LVU407
 1518 005c 16F4806F 		tst	r6, #1024
 1519 0060 00F08B80 		beq	.L165
 1520              	.L132:
 1521              	.LVL152:
 383:Core/Src/printf.c ****   }
 1522              		.loc 1 383 10 view .LVU408
 1523 0064 0024     		movs	r4, #0
 1524 0066 38E0     		b	.L134
 1525              	.LVL153:
 1526              	.L180:
 358:Core/Src/printf.c ****   if (value < -DBL_MAX)
 1527              		.loc 1 358 5 is_stmt 1 view .LVU409
 358:Core/Src/printf.c ****   if (value < -DBL_MAX)
 1528              		.loc 1 358 12 is_stmt 0 view .LVU410
 1529 0068 0396     		str	r6, [sp, #12]
 1530 006a 0297     		str	r7, [sp, #8]
 1531 006c 0324     		movs	r4, #3
 1532 006e 0194     		str	r4, [sp, #4]
 1533 0070 A34C     		ldr	r4, .L185+40
 1534 0072 0094     		str	r4, [sp]
 1535 0074 FFF7FEFF 		bl	_out_rev
 1536              	.LVL154:
 358:Core/Src/printf.c ****   if (value < -DBL_MAX)
 1537              		.loc 1 358 12 view .LVU411
 1538 0078 FBE0     		b	.L118
 1539              	.LVL155:
 1540              	.L181:
 360:Core/Src/printf.c ****   if (value > DBL_MAX)
 1541              		.loc 1 360 5 is_stmt 1 view .LVU412
 360:Core/Src/printf.c ****   if (value > DBL_MAX)
 1542              		.loc 1 360 12 is_stmt 0 view .LVU413
 1543 007a 0396     		str	r6, [sp, #12]
 1544 007c 0297     		str	r7, [sp, #8]
 1545 007e 0424     		movs	r4, #4
 1546 0080 0194     		str	r4, [sp, #4]
 1547 0082 A04C     		ldr	r4, .L185+44
 1548 0084 0094     		str	r4, [sp]
 1549 0086 FFF7FEFF 		bl	_out_rev
 1550              	.LVL156:
 360:Core/Src/printf.c ****   if (value > DBL_MAX)
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 41


 1551              		.loc 1 360 12 view .LVU414
 1552 008a F2E0     		b	.L118
 1553              	.LVL157:
 1554              	.L182:
 362:Core/Src/printf.c **** 
 1555              		.loc 1 362 5 is_stmt 1 view .LVU415
 362:Core/Src/printf.c **** 
 1556              		.loc 1 362 12 is_stmt 0 view .LVU416
 1557 008c 16F00405 		ands	r5, r6, #4
 1558 0090 09D0     		beq	.L162
 1559 0092 9D4C     		ldr	r4, .L185+48
 1560              	.L125:
 362:Core/Src/printf.c **** 
 1561              		.loc 1 362 12 discriminator 4 view .LVU417
 1562 0094 4DB1     		cbz	r5, .L163
 362:Core/Src/printf.c **** 
 1563              		.loc 1 362 12 view .LVU418
 1564 0096 0425     		movs	r5, #4
 1565              	.L126:
 362:Core/Src/printf.c **** 
 1566              		.loc 1 362 12 discriminator 8 view .LVU419
 1567 0098 0396     		str	r6, [sp, #12]
 1568 009a 0297     		str	r7, [sp, #8]
 1569 009c 0195     		str	r5, [sp, #4]
 1570 009e 0094     		str	r4, [sp]
 1571 00a0 FFF7FEFF 		bl	_out_rev
 1572              	.LVL158:
 362:Core/Src/printf.c **** 
 1573              		.loc 1 362 12 discriminator 8 view .LVU420
 1574 00a4 E5E0     		b	.L118
 1575              	.LVL159:
 1576              	.L162:
 362:Core/Src/printf.c **** 
 1577              		.loc 1 362 12 view .LVU421
 1578 00a6 994C     		ldr	r4, .L185+52
 1579 00a8 F4E7     		b	.L125
 1580              	.L163:
 1581 00aa 0325     		movs	r5, #3
 1582 00ac F4E7     		b	.L126
 1583              	.L127:
 368:Core/Src/printf.c **** #else
 1584              		.loc 1 368 5 is_stmt 1 view .LVU422
 368:Core/Src/printf.c **** #else
 1585              		.loc 1 368 12 is_stmt 0 view .LVU423
 1586 00ae 0296     		str	r6, [sp, #8]
 1587 00b0 0197     		str	r7, [sp, #4]
 1588 00b2 0095     		str	r5, [sp]
 1589 00b4 FFF7FEFF 		bl	_etoa
 1590              	.LVL160:
 368:Core/Src/printf.c **** #else
 1591              		.loc 1 368 12 view .LVU424
 1592 00b8 DBE0     		b	.L118
 1593              	.LVL161:
 1594              	.L183:
 377:Core/Src/printf.c ****     value = 0 - value;
 1595              		.loc 1 377 5 is_stmt 1 view .LVU425
 378:Core/Src/printf.c ****   }
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 42


 1596              		.loc 1 378 5 view .LVU426
 378:Core/Src/printf.c ****   }
 1597              		.loc 1 378 11 is_stmt 0 view .LVU427
 1598 00ba 9FED8F7B 		vldr.64	d7, .L185+32
 1599 00be 37EE400B 		vsub.f64	d0, d7, d0
 1600              	.LVL162:
 377:Core/Src/printf.c ****     value = 0 - value;
 1601              		.loc 1 377 14 view .LVU428
 1602 00c2 4FF0010E 		mov	lr, #1
 1603 00c6 C9E7     		b	.L130
 1604              	.LVL163:
 1605              	.L135:
 387:Core/Src/printf.c ****     prec--;
 1606              		.loc 1 387 5 is_stmt 1 view .LVU429
 387:Core/Src/printf.c ****     prec--;
 1607              		.loc 1 387 16 is_stmt 0 view .LVU430
 1608 00c8 04F1300C 		add	ip, r4, #48
 1609 00cc EC44     		add	ip, sp, ip
 1610 00ce 4FF03008 		mov	r8, #48
 1611 00d2 0CF8208C 		strb	r8, [ip, #-32]
 388:Core/Src/printf.c ****   }
 1612              		.loc 1 388 5 is_stmt 1 view .LVU431
 388:Core/Src/printf.c ****   }
 1613              		.loc 1 388 9 is_stmt 0 view .LVU432
 1614 00d6 013D     		subs	r5, r5, #1
 1615              	.LVL164:
 387:Core/Src/printf.c ****     prec--;
 1616              		.loc 1 387 12 view .LVU433
 1617 00d8 0134     		adds	r4, r4, #1
 1618              	.LVL165:
 1619              	.L134:
 386:Core/Src/printf.c ****     buf[len++] = '0';
 1620              		.loc 1 386 9 is_stmt 1 view .LVU434
 386:Core/Src/printf.c ****     buf[len++] = '0';
 1621              		.loc 1 386 42 is_stmt 0 view .LVU435
 1622 00da 1F2C     		cmp	r4, #31
 1623 00dc 8CBF     		ite	hi
 1624 00de 4FF0000C 		movhi	ip, #0
 1625 00e2 4FF0010C 		movls	ip, #1
 1626 00e6 092D     		cmp	r5, #9
 1627 00e8 98BF     		it	ls
 1628 00ea 4FF0000C 		movls	ip, #0
 386:Core/Src/printf.c ****     buf[len++] = '0';
 1629              		.loc 1 386 9 view .LVU436
 1630 00ee BCF1000F 		cmp	ip, #0
 1631 00f2 E9D1     		bne	.L135
 391:Core/Src/printf.c ****   double tmp = (value - whole) * pow10[prec];
 1632              		.loc 1 391 3 is_stmt 1 view .LVU437
 391:Core/Src/printf.c ****   double tmp = (value - whole) * pow10[prec];
 1633              		.loc 1 391 7 is_stmt 0 view .LVU438
 1634 00f4 FDEEC07B 		vcvt.s32.f64	s15, d0
 1635 00f8 17EE908A 		vmov	r8, s15	@ int
 1636              	.LVL166:
 392:Core/Src/printf.c ****   unsigned long frac = (unsigned long)tmp;
 1637              		.loc 1 392 3 is_stmt 1 view .LVU439
 392:Core/Src/printf.c ****   unsigned long frac = (unsigned long)tmp;
 1638              		.loc 1 392 23 is_stmt 0 view .LVU440
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 43


 1639 00fc B8EEE77B 		vcvt.f64.s32	d7, s15
 1640 0100 30EE477B 		vsub.f64	d7, d0, d7
 392:Core/Src/printf.c ****   unsigned long frac = (unsigned long)tmp;
 1641              		.loc 1 392 39 view .LVU441
 1642 0104 DFF80CC2 		ldr	ip, .L185+60
 1643 0108 0CEBC50C 		add	ip, ip, r5, lsl #3
 1644 010c 9CED006B 		vldr.64	d6, [ip]
 392:Core/Src/printf.c ****   unsigned long frac = (unsigned long)tmp;
 1645              		.loc 1 392 10 view .LVU442
 1646 0110 27EE067B 		vmul.f64	d7, d7, d6
 1647              	.LVL167:
 393:Core/Src/printf.c ****   diff = tmp - frac;
 1648              		.loc 1 393 3 is_stmt 1 view .LVU443
 393:Core/Src/printf.c ****   diff = tmp - frac;
 1649              		.loc 1 393 17 is_stmt 0 view .LVU444
 1650 0114 FCEEC75B 		vcvt.u32.f64	s11, d7
 1651 0118 15EE909A 		vmov	r9, s11	@ int
 1652              	.LVL168:
 394:Core/Src/printf.c **** 
 1653              		.loc 1 394 3 is_stmt 1 view .LVU445
 394:Core/Src/printf.c **** 
 1654              		.loc 1 394 14 is_stmt 0 view .LVU446
 1655 011c B8EE655B 		vcvt.f64.u32	d5, s11
 394:Core/Src/printf.c **** 
 1656              		.loc 1 394 8 view .LVU447
 1657 0120 37EE457B 		vsub.f64	d7, d7, d5
 1658              	.LVL169:
 396:Core/Src/printf.c ****     ++frac;
 1659              		.loc 1 396 3 is_stmt 1 view .LVU448
 396:Core/Src/printf.c ****     ++frac;
 1660              		.loc 1 396 6 is_stmt 0 view .LVU449
 1661 0124 B6EE005B 		vmov.f64	d5, #5.0e-1
 1662 0128 B4EEC57B 		vcmpe.f64	d7, d5
 1663 012c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1664 0130 25DD     		ble	.L178
 397:Core/Src/printf.c ****     // handle rollover, e.g. case 0.99 with prec 1 is 1.0
 1665              		.loc 1 397 5 is_stmt 1 view .LVU450
 1666 0132 09F10109 		add	r9, r9, #1
 1667              	.LVL170:
 399:Core/Src/printf.c ****       frac = 0;
 1668              		.loc 1 399 5 view .LVU451
 399:Core/Src/printf.c ****       frac = 0;
 1669              		.loc 1 399 14 is_stmt 0 view .LVU452
 1670 0136 07EE909A 		vmov	s15, r9	@ int
 1671 013a B8EE677B 		vcvt.f64.u32	d7, s15
 1672              	.LVL171:
 399:Core/Src/printf.c ****       frac = 0;
 1673              		.loc 1 399 8 view .LVU453
 1674 013e B4EEC76B 		vcmpe.f64	d6, d7
 1675 0142 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1676 0146 03D8     		bhi	.L138
 400:Core/Src/printf.c ****       ++whole;
 1677              		.loc 1 400 7 is_stmt 1 view .LVU454
 1678              	.LVL172:
 401:Core/Src/printf.c ****     }
 1679              		.loc 1 401 7 view .LVU455
 1680 0148 08F10108 		add	r8, r8, #1
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 44


 1681              	.LVL173:
 400:Core/Src/printf.c ****       ++whole;
 1682              		.loc 1 400 12 is_stmt 0 view .LVU456
 1683 014c 4FF00009 		mov	r9, #0
 1684              	.LVL174:
 1685              	.L138:
 411:Core/Src/printf.c ****     diff = value - (double)whole;
 1686              		.loc 1 411 3 is_stmt 1 view .LVU457
 411:Core/Src/printf.c ****     diff = value - (double)whole;
 1687              		.loc 1 411 6 is_stmt 0 view .LVU458
 1688 0150 2DBB     		cbnz	r5, .L141
 412:Core/Src/printf.c ****     if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 1689              		.loc 1 412 5 is_stmt 1 view .LVU459
 412:Core/Src/printf.c ****     if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 1690              		.loc 1 412 20 is_stmt 0 view .LVU460
 1691 0152 07EE908A 		vmov	s15, r8	@ int
 1692 0156 B8EEE77B 		vcvt.f64.s32	d7, s15
 412:Core/Src/printf.c ****     if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 1693              		.loc 1 412 10 view .LVU461
 1694 015a 30EE470B 		vsub.f64	d0, d0, d7
 1695              	.LVL175:
 413:Core/Src/printf.c ****       // exactly 0.5 and ODD, then round up
 1696              		.loc 1 413 5 is_stmt 1 view .LVU462
 413:Core/Src/printf.c ****       // exactly 0.5 and ODD, then round up
 1697              		.loc 1 413 8 is_stmt 0 view .LVU463
 1698 015e B6EE007B 		vmov.f64	d7, #5.0e-1
 1699 0162 B4EEC70B 		vcmpe.f64	d0, d7
 1700 0166 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1701 016a 00D5     		bpl	.L142
 413:Core/Src/printf.c ****       // exactly 0.5 and ODD, then round up
 1702              		.loc 1 413 24 discriminator 2 view .LVU464
 1703 016c 4CDD     		ble	.L152
 1704              	.L142:
 413:Core/Src/printf.c ****       // exactly 0.5 and ODD, then round up
 1705              		.loc 1 413 41 discriminator 3 view .LVU465
 1706 016e 18F0010F 		tst	r8, #1
 1707 0172 49D0     		beq	.L152
 416:Core/Src/printf.c ****     }
 1708              		.loc 1 416 7 is_stmt 1 view .LVU466
 1709 0174 08F10108 		add	r8, r8, #1
 1710              	.LVL176:
 416:Core/Src/printf.c ****     }
 1711              		.loc 1 416 7 is_stmt 0 view .LVU467
 1712 0178 46E0     		b	.L152
 1713              	.LVL177:
 1714              	.L165:
 383:Core/Src/printf.c ****   }
 1715              		.loc 1 383 10 view .LVU468
 1716 017a 0625     		movs	r5, #6
 1717 017c 72E7     		b	.L132
 1718              	.LVL178:
 1719              	.L178:
 404:Core/Src/printf.c ****   }
 1720              		.loc 1 404 8 is_stmt 1 view .LVU469
 404:Core/Src/printf.c ****   }
 1721              		.loc 1 404 11 is_stmt 0 view .LVU470
 1722 017e B6EE006B 		vmov.f64	d6, #5.0e-1
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 45


 1723              	.LVL179:
 404:Core/Src/printf.c ****   }
 1724              		.loc 1 404 11 view .LVU471
 1725 0182 B4EEC67B 		vcmpe.f64	d7, d6
 1726 0186 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1727 018a E1D4     		bmi	.L138
 406:Core/Src/printf.c ****     // if halfway, round up if odd OR if last digit is 0
 1728              		.loc 1 406 8 is_stmt 1 view .LVU472
 406:Core/Src/printf.c ****     // if halfway, round up if odd OR if last digit is 0
 1729              		.loc 1 406 11 is_stmt 0 view .LVU473
 1730 018c B9F1000F 		cmp	r9, #0
 1731 0190 02D0     		beq	.L140
 406:Core/Src/printf.c ****     // if halfway, round up if odd OR if last digit is 0
 1732              		.loc 1 406 25 discriminator 1 view .LVU474
 1733 0192 19F0010F 		tst	r9, #1
 1734 0196 DBD0     		beq	.L138
 1735              	.L140:
 408:Core/Src/printf.c ****   }
 1736              		.loc 1 408 5 is_stmt 1 view .LVU475
 1737 0198 09F10109 		add	r9, r9, #1
 1738              	.LVL180:
 408:Core/Src/printf.c ****   }
 1739              		.loc 1 408 5 is_stmt 0 view .LVU476
 1740 019c D8E7     		b	.L138
 1741              	.LVL181:
 1742              	.L141:
 1743              	.LBB30:
 422:Core/Src/printf.c ****       --count;
 1744              		.loc 1 422 11 is_stmt 1 view .LVU477
 1745 019e 1F2C     		cmp	r4, #31
 1746 01a0 22D8     		bhi	.L148
 423:Core/Src/printf.c ****       buf[len++] = (char)(48U + (frac % 10U));
 1747              		.loc 1 423 7 view .LVU478
 1748 01a2 013D     		subs	r5, r5, #1
 1749              	.LVL182:
 424:Core/Src/printf.c ****       if (!(frac /= 10U)) {
 1750              		.loc 1 424 7 view .LVU479
 424:Core/Src/printf.c ****       if (!(frac /= 10U)) {
 1751              		.loc 1 424 39 is_stmt 0 view .LVU480
 1752 01a4 DFF870C1 		ldr	ip, .L185+64
 1753 01a8 ACFB09AC 		umull	r10, ip, ip, r9
 1754 01ac 4FEADC0C 		lsr	ip, ip, #3
 1755 01b0 E346     		mov	fp, ip
 1756 01b2 0CEB8C0C 		add	ip, ip, ip, lsl #2
 1757 01b6 A9EB4C0C 		sub	ip, r9, ip, lsl #1
 424:Core/Src/printf.c ****       if (!(frac /= 10U)) {
 1758              		.loc 1 424 14 view .LVU481
 1759 01ba 04F1010A 		add	r10, r4, #1
 1760              	.LVL183:
 424:Core/Src/printf.c ****       if (!(frac /= 10U)) {
 1761              		.loc 1 424 20 view .LVU482
 1762 01be 0CF1300C 		add	ip, ip, #48
 424:Core/Src/printf.c ****       if (!(frac /= 10U)) {
 1763              		.loc 1 424 18 view .LVU483
 1764 01c2 3034     		adds	r4, r4, #48
 1765 01c4 6C44     		add	r4, sp, r4
 1766 01c6 04F820CC 		strb	ip, [r4, #-32]
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 46


 425:Core/Src/printf.c ****         break;
 1767              		.loc 1 425 7 is_stmt 1 view .LVU484
 1768              	.LVL184:
 425:Core/Src/printf.c ****         break;
 1769              		.loc 1 425 10 is_stmt 0 view .LVU485
 1770 01ca B9F1090F 		cmp	r9, #9
 1771 01ce 35D9     		bls	.L166
 425:Core/Src/printf.c ****         break;
 1772              		.loc 1 425 18 view .LVU486
 1773 01d0 D946     		mov	r9, fp
 424:Core/Src/printf.c ****       if (!(frac /= 10U)) {
 1774              		.loc 1 424 14 view .LVU487
 1775 01d2 5446     		mov	r4, r10
 1776 01d4 E3E7     		b	.L141
 1777              	.LVL185:
 1778              	.L150:
 431:Core/Src/printf.c ****     }
 1779              		.loc 1 431 7 is_stmt 1 view .LVU488
 431:Core/Src/printf.c ****     }
 1780              		.loc 1 431 18 is_stmt 0 view .LVU489
 1781 01d6 04F13005 		add	r5, r4, #48
 1782 01da 6D44     		add	r5, sp, r5
 1783 01dc 4FF03009 		mov	r9, #48
 1784 01e0 05F8209C 		strb	r9, [r5, #-32]
 430:Core/Src/printf.c ****       buf[len++] = '0';
 1785              		.loc 1 430 53 view .LVU490
 1786 01e4 6546     		mov	r5, ip
 431:Core/Src/printf.c ****     }
 1787              		.loc 1 431 14 view .LVU491
 1788 01e6 0134     		adds	r4, r4, #1
 1789              	.LVL186:
 1790              	.L148:
 430:Core/Src/printf.c ****       buf[len++] = '0';
 1791              		.loc 1 430 11 is_stmt 1 view .LVU492
 1792 01e8 1F2C     		cmp	r4, #31
 1793 01ea 03D8     		bhi	.L149
 430:Core/Src/printf.c ****       buf[len++] = '0';
 1794              		.loc 1 430 53 is_stmt 0 discriminator 1 view .LVU493
 1795 01ec 05F1FF3C 		add	ip, r5, #-1
 1796              	.LVL187:
 430:Core/Src/printf.c ****       buf[len++] = '0';
 1797              		.loc 1 430 44 discriminator 1 view .LVU494
 1798 01f0 002D     		cmp	r5, #0
 1799 01f2 F0D1     		bne	.L150
 1800              	.LVL188:
 1801              	.L149:
 433:Core/Src/printf.c ****       // add decimal
 1802              		.loc 1 433 5 is_stmt 1 view .LVU495
 433:Core/Src/printf.c ****       // add decimal
 1803              		.loc 1 433 8 is_stmt 0 view .LVU496
 1804 01f4 1F2C     		cmp	r4, #31
 1805 01f6 07D8     		bhi	.L152
 435:Core/Src/printf.c ****     }
 1806              		.loc 1 435 7 is_stmt 1 view .LVU497
 1807              	.LVL189:
 435:Core/Src/printf.c ****     }
 1808              		.loc 1 435 18 is_stmt 0 view .LVU498
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 47


 1809 01f8 04F13005 		add	r5, r4, #48
 1810 01fc 6D44     		add	r5, sp, r5
 1811 01fe 4FF02E0C 		mov	ip, #46
 1812 0202 05F820CC 		strb	ip, [r5, #-32]
 435:Core/Src/printf.c ****     }
 1813              		.loc 1 435 14 view .LVU499
 1814 0206 0134     		adds	r4, r4, #1
 1815              	.LVL190:
 1816              	.L152:
 435:Core/Src/printf.c ****     }
 1817              		.loc 1 435 14 view .LVU500
 1818              	.LBE30:
 440:Core/Src/printf.c ****     buf[len++] = (char)(48 + (whole % 10));
 1819              		.loc 1 440 9 is_stmt 1 view .LVU501
 1820 0208 1F2C     		cmp	r4, #31
 1821 020a 1AD8     		bhi	.L151
 441:Core/Src/printf.c ****     if (!(whole /= 10)) {
 1822              		.loc 1 441 5 view .LVU502
 441:Core/Src/printf.c ****     if (!(whole /= 10)) {
 1823              		.loc 1 441 37 is_stmt 0 view .LVU503
 1824 020c 404D     		ldr	r5, .L185+56
 1825 020e 85FB08C5 		smull	ip, r5, r5, r8
 1826 0212 4FEAE87C 		asr	ip, r8, #31
 1827 0216 CCEBA50C 		rsb	ip, ip, r5, asr #2
 1828 021a 6546     		mov	r5, ip
 1829 021c 0CEB8C0C 		add	ip, ip, ip, lsl #2
 1830 0220 A8EB4C0C 		sub	ip, r8, ip, lsl #1
 441:Core/Src/printf.c ****     if (!(whole /= 10)) {
 1831              		.loc 1 441 12 view .LVU504
 1832 0224 04F10109 		add	r9, r4, #1
 1833              	.LVL191:
 441:Core/Src/printf.c ****     if (!(whole /= 10)) {
 1834              		.loc 1 441 18 view .LVU505
 1835 0228 0CF1300C 		add	ip, ip, #48
 441:Core/Src/printf.c ****     if (!(whole /= 10)) {
 1836              		.loc 1 441 16 view .LVU506
 1837 022c 3034     		adds	r4, r4, #48
 1838 022e 6C44     		add	r4, sp, r4
 1839 0230 04F820CC 		strb	ip, [r4, #-32]
 442:Core/Src/printf.c ****       break;
 1840              		.loc 1 442 5 is_stmt 1 view .LVU507
 442:Core/Src/printf.c ****       break;
 1841              		.loc 1 442 17 is_stmt 0 view .LVU508
 1842 0234 A846     		mov	r8, r5
 1843              	.LVL192:
 442:Core/Src/printf.c ****       break;
 1844              		.loc 1 442 8 view .LVU509
 1845 0236 1DB1     		cbz	r5, .L167
 441:Core/Src/printf.c ****     if (!(whole /= 10)) {
 1846              		.loc 1 441 12 view .LVU510
 1847 0238 4C46     		mov	r4, r9
 1848 023a E5E7     		b	.L152
 1849              	.LVL193:
 1850              	.L166:
 1851              	.LBB31:
 424:Core/Src/printf.c ****       if (!(frac /= 10U)) {
 1852              		.loc 1 424 14 view .LVU511
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 48


 1853 023c 5446     		mov	r4, r10
 1854 023e D3E7     		b	.L148
 1855              	.LVL194:
 1856              	.L167:
 424:Core/Src/printf.c ****       if (!(frac /= 10U)) {
 1857              		.loc 1 424 14 view .LVU512
 1858              	.LBE31:
 441:Core/Src/printf.c ****     if (!(whole /= 10)) {
 1859              		.loc 1 441 12 view .LVU513
 1860 0240 4C46     		mov	r4, r9
 1861              	.LVL195:
 1862              	.L151:
 448:Core/Src/printf.c ****     if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 1863              		.loc 1 448 3 is_stmt 1 view .LVU514
 448:Core/Src/printf.c ****     if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 1864              		.loc 1 448 29 is_stmt 0 view .LVU515
 1865 0242 06F00305 		and	r5, r6, #3
 448:Core/Src/printf.c ****     if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 1866              		.loc 1 448 6 view .LVU516
 1867 0246 012D     		cmp	r5, #1
 1868 0248 16D0     		beq	.L184
 1869              	.LVL196:
 1870              	.L154:
 457:Core/Src/printf.c ****     if (negative) {
 1871              		.loc 1 457 3 is_stmt 1 view .LVU517
 457:Core/Src/printf.c ****     if (negative) {
 1872              		.loc 1 457 6 is_stmt 0 view .LVU518
 1873 024a 1F2C     		cmp	r4, #31
 1874 024c 0AD8     		bhi	.L159
 458:Core/Src/printf.c ****       buf[len++] = '-';
 1875              		.loc 1 458 5 is_stmt 1 view .LVU519
 458:Core/Src/printf.c ****       buf[len++] = '-';
 1876              		.loc 1 458 8 is_stmt 0 view .LVU520
 1877 024e BEF1000F 		cmp	lr, #0
 1878 0252 27D0     		beq	.L160
 459:Core/Src/printf.c ****     }
 1879              		.loc 1 459 7 is_stmt 1 view .LVU521
 1880              	.LVL197:
 459:Core/Src/printf.c ****     }
 1881              		.loc 1 459 18 is_stmt 0 view .LVU522
 1882 0254 04F13005 		add	r5, r4, #48
 1883 0258 6D44     		add	r5, sp, r5
 1884 025a 4FF02D0C 		mov	ip, #45
 1885 025e 05F820CC 		strb	ip, [r5, #-32]
 459:Core/Src/printf.c ****     }
 1886              		.loc 1 459 14 view .LVU523
 1887 0262 0134     		adds	r4, r4, #1
 1888              	.LVL198:
 1889              	.L159:
 469:Core/Src/printf.c **** }
 1890              		.loc 1 469 3 is_stmt 1 view .LVU524
 469:Core/Src/printf.c **** }
 1891              		.loc 1 469 10 is_stmt 0 view .LVU525
 1892 0264 0396     		str	r6, [sp, #12]
 1893 0266 0297     		str	r7, [sp, #8]
 1894 0268 0194     		str	r4, [sp, #4]
 1895 026a 04AC     		add	r4, sp, #16
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 49


 1896              	.LVL199:
 469:Core/Src/printf.c **** }
 1897              		.loc 1 469 10 view .LVU526
 1898 026c 0094     		str	r4, [sp]
 1899 026e FFF7FEFF 		bl	_out_rev
 1900              	.LVL200:
 1901              	.L118:
 470:Core/Src/printf.c **** 
 1902              		.loc 1 470 1 view .LVU527
 1903 0272 0DB0     		add	sp, sp, #52
 1904              	.LCFI22:
 1905              		.cfi_remember_state
 1906              		.cfi_def_cfa_offset 36
 1907              		@ sp needed
 1908 0274 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1909              	.LVL201:
 1910              	.L184:
 1911              	.LCFI23:
 1912              		.cfi_restore_state
 449:Core/Src/printf.c ****       width--;
 1913              		.loc 1 449 5 is_stmt 1 view .LVU528
 449:Core/Src/printf.c ****       width--;
 1914              		.loc 1 449 8 is_stmt 0 view .LVU529
 1915 0278 7FB1     		cbz	r7, .L157
 449:Core/Src/printf.c ****       width--;
 1916              		.loc 1 449 15 discriminator 1 view .LVU530
 1917 027a BEF1000F 		cmp	lr, #0
 1918 027e 02D1     		bne	.L156
 449:Core/Src/printf.c ****       width--;
 1919              		.loc 1 449 28 discriminator 2 view .LVU531
 1920 0280 16F00C0F 		tst	r6, #12
 1921 0284 09D0     		beq	.L157
 1922              	.L156:
 450:Core/Src/printf.c ****     }
 1923              		.loc 1 450 7 is_stmt 1 view .LVU532
 450:Core/Src/printf.c ****     }
 1924              		.loc 1 450 12 is_stmt 0 view .LVU533
 1925 0286 013F     		subs	r7, r7, #1
 1926              	.LVL202:
 450:Core/Src/printf.c ****     }
 1927              		.loc 1 450 12 view .LVU534
 1928 0288 07E0     		b	.L157
 1929              	.L158:
 453:Core/Src/printf.c ****     }
 1930              		.loc 1 453 7 is_stmt 1 view .LVU535
 1931              	.LVL203:
 453:Core/Src/printf.c ****     }
 1932              		.loc 1 453 18 is_stmt 0 view .LVU536
 1933 028a 04F13005 		add	r5, r4, #48
 1934 028e 6D44     		add	r5, sp, r5
 1935 0290 4FF0300C 		mov	ip, #48
 1936 0294 05F820CC 		strb	ip, [r5, #-32]
 453:Core/Src/printf.c ****     }
 1937              		.loc 1 453 14 view .LVU537
 1938 0298 0134     		adds	r4, r4, #1
 1939              	.LVL204:
 1940              	.L157:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 50


 452:Core/Src/printf.c ****       buf[len++] = '0';
 1941              		.loc 1 452 11 is_stmt 1 view .LVU538
 1942 029a 1F2C     		cmp	r4, #31
 1943 029c 98BF     		it	ls
 1944 029e BC42     		cmpls	r4, r7
 1945 02a0 F3D3     		bcc	.L158
 452:Core/Src/printf.c ****       buf[len++] = '0';
 1946              		.loc 1 452 11 is_stmt 0 view .LVU539
 1947 02a2 D2E7     		b	.L154
 1948              	.L160:
 461:Core/Src/printf.c ****       buf[len++] = '+';  // ignore the space if the '+' exists
 1949              		.loc 1 461 10 is_stmt 1 view .LVU540
 461:Core/Src/printf.c ****       buf[len++] = '+';  // ignore the space if the '+' exists
 1950              		.loc 1 461 13 is_stmt 0 view .LVU541
 1951 02a4 16F0040F 		tst	r6, #4
 1952 02a8 08D0     		beq	.L161
 462:Core/Src/printf.c ****     }
 1953              		.loc 1 462 7 is_stmt 1 view .LVU542
 1954              	.LVL205:
 462:Core/Src/printf.c ****     }
 1955              		.loc 1 462 18 is_stmt 0 view .LVU543
 1956 02aa 04F13005 		add	r5, r4, #48
 1957 02ae 6D44     		add	r5, sp, r5
 1958 02b0 4FF02B0C 		mov	ip, #43
 1959 02b4 05F820CC 		strb	ip, [r5, #-32]
 462:Core/Src/printf.c ****     }
 1960              		.loc 1 462 14 view .LVU544
 1961 02b8 0134     		adds	r4, r4, #1
 1962              	.LVL206:
 462:Core/Src/printf.c ****     }
 1963              		.loc 1 462 14 view .LVU545
 1964 02ba D3E7     		b	.L159
 1965              	.L161:
 464:Core/Src/printf.c ****       buf[len++] = ' ';
 1966              		.loc 1 464 10 is_stmt 1 view .LVU546
 464:Core/Src/printf.c ****       buf[len++] = ' ';
 1967              		.loc 1 464 13 is_stmt 0 view .LVU547
 1968 02bc 16F0080F 		tst	r6, #8
 1969 02c0 D0D0     		beq	.L159
 465:Core/Src/printf.c ****     }
 1970              		.loc 1 465 7 is_stmt 1 view .LVU548
 1971              	.LVL207:
 465:Core/Src/printf.c ****     }
 1972              		.loc 1 465 18 is_stmt 0 view .LVU549
 1973 02c2 04F13005 		add	r5, r4, #48
 1974 02c6 6D44     		add	r5, sp, r5
 1975 02c8 4FF0200C 		mov	ip, #32
 1976 02cc 05F820CC 		strb	ip, [r5, #-32]
 465:Core/Src/printf.c ****     }
 1977              		.loc 1 465 14 view .LVU550
 1978 02d0 0134     		adds	r4, r4, #1
 1979              	.LVL208:
 465:Core/Src/printf.c ****     }
 1980              		.loc 1 465 14 view .LVU551
 1981 02d2 C7E7     		b	.L159
 1982              	.L186:
 1983 02d4 AFF30080 		.align	3
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 51


 1984              	.L185:
 1985 02d8 FFFFFFFF 		.word	-1
 1986 02dc FFFFEFFF 		.word	-1048577
 1987 02e0 FFFFFFFF 		.word	-1
 1988 02e4 FFFFEF7F 		.word	2146435071
 1989 02e8 00000000 		.word	0
 1990 02ec 65CDCD41 		.word	1104006501
 1991 02f0 00000000 		.word	0
 1992 02f4 65CDCDC1 		.word	-1043477147
 1993 02f8 00000000 		.word	0
 1994 02fc 00000000 		.word	0
 1995 0300 0C000000 		.word	.LC2
 1996 0304 10000000 		.word	.LC3
 1997 0308 04000000 		.word	.LC1
 1998 030c 00000000 		.word	.LC0
 1999 0310 67666666 		.word	1717986919
 2000 0314 00000000 		.word	.LANCHOR0
 2001 0318 CDCCCCCC 		.word	-858993459
 2002              		.cfi_endproc
 2003              	.LFE156:
 2005              		.section	.text._vsnprintf,"ax",%progbits
 2006              		.align	1
 2007              		.syntax unified
 2008              		.thumb
 2009              		.thumb_func
 2011              	_vsnprintf:
 2012              	.LVL209:
 2013              	.LFB158:
 580:Core/Src/printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 581:Core/Src/printf.c **** #endif  // PRINTF_SUPPORT_FLOAT
 582:Core/Src/printf.c **** 
 583:Core/Src/printf.c **** 
 584:Core/Src/printf.c **** // internal vsnprintf
 585:Core/Src/printf.c **** static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_l
 586:Core/Src/printf.c **** {
 2014              		.loc 1 586 1 is_stmt 1 view -0
 2015              		.cfi_startproc
 2016              		@ args = 4, pretend = 0, frame = 16
 2017              		@ frame_needed = 0, uses_anonymous_args = 0
 2018              		.loc 1 586 1 is_stmt 0 view .LVU553
 2019 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2020              	.LCFI24:
 2021              		.cfi_def_cfa_offset 36
 2022              		.cfi_offset 4, -36
 2023              		.cfi_offset 5, -32
 2024              		.cfi_offset 6, -28
 2025              		.cfi_offset 7, -24
 2026              		.cfi_offset 8, -20
 2027              		.cfi_offset 9, -16
 2028              		.cfi_offset 10, -12
 2029              		.cfi_offset 11, -8
 2030              		.cfi_offset 14, -4
 2031 0004 8FB0     		sub	sp, sp, #60
 2032              	.LCFI25:
 2033              		.cfi_def_cfa_offset 96
 2034 0006 0746     		mov	r7, r0
 2035 0008 1646     		mov	r6, r2
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 52


 2036 000a 0D93     		str	r3, [sp, #52]
 587:Core/Src/printf.c ****   unsigned int flags, width, precision, n;
 2037              		.loc 1 587 3 is_stmt 1 view .LVU554
 588:Core/Src/printf.c ****   size_t idx = 0U;
 2038              		.loc 1 588 3 view .LVU555
 2039              	.LVL210:
 589:Core/Src/printf.c **** 
 590:Core/Src/printf.c ****   if (!buffer) {
 2040              		.loc 1 590 3 view .LVU556
 2041              		.loc 1 590 6 is_stmt 0 view .LVU557
 2042 000c 8846     		mov	r8, r1
 2043 000e 0029     		cmp	r1, #0
 2044 0010 00F02283 		beq	.L283
 2045              	.L188:
 2046              	.LVL211:
 2047              	.LBB32:
 591:Core/Src/printf.c ****     // use null output function
 592:Core/Src/printf.c ****     out = _out_null;
 593:Core/Src/printf.c ****   }
 594:Core/Src/printf.c **** 
 595:Core/Src/printf.c ****   while (*format)
 596:Core/Src/printf.c ****   {
 597:Core/Src/printf.c ****     // format specifier?  %[flags][width][.precision][length]
 598:Core/Src/printf.c ****     if (*format != '%') {
 599:Core/Src/printf.c ****       // no
 600:Core/Src/printf.c ****       out(*format, buffer, idx++, maxlen);
 601:Core/Src/printf.c ****       format++;
 602:Core/Src/printf.c ****       continue;
 603:Core/Src/printf.c ****     }
 604:Core/Src/printf.c ****     else {
 605:Core/Src/printf.c ****       // yes, evaluate it
 606:Core/Src/printf.c ****       format++;
 607:Core/Src/printf.c ****     }
 608:Core/Src/printf.c **** 
 609:Core/Src/printf.c ****     // evaluate flags
 610:Core/Src/printf.c ****     flags = 0U;
 611:Core/Src/printf.c ****     do {
 612:Core/Src/printf.c ****       switch (*format) {
 613:Core/Src/printf.c ****         case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 614:Core/Src/printf.c ****         case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 615:Core/Src/printf.c ****         case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 616:Core/Src/printf.c ****         case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 617:Core/Src/printf.c ****         case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 618:Core/Src/printf.c ****         default :                                   n = 0U; break;
 619:Core/Src/printf.c ****       }
 620:Core/Src/printf.c ****     } while (n);
 621:Core/Src/printf.c **** 
 622:Core/Src/printf.c ****     // evaluate width field
 623:Core/Src/printf.c ****     width = 0U;
 624:Core/Src/printf.c ****     if (_is_digit(*format)) {
 625:Core/Src/printf.c ****       width = _atoi(&format);
 626:Core/Src/printf.c ****     }
 627:Core/Src/printf.c ****     else if (*format == '*') {
 628:Core/Src/printf.c ****       const int w = va_arg(va, int);
 629:Core/Src/printf.c ****       if (w < 0) {
 630:Core/Src/printf.c ****         flags |= FLAGS_LEFT;    // reverse padding
 631:Core/Src/printf.c ****         width = (unsigned int)-w;
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 53


 632:Core/Src/printf.c ****       }
 633:Core/Src/printf.c ****       else {
 634:Core/Src/printf.c ****         width = (unsigned int)w;
 635:Core/Src/printf.c ****       }
 636:Core/Src/printf.c ****       format++;
 637:Core/Src/printf.c ****     }
 638:Core/Src/printf.c **** 
 639:Core/Src/printf.c ****     // evaluate precision field
 640:Core/Src/printf.c ****     precision = 0U;
 641:Core/Src/printf.c ****     if (*format == '.') {
 642:Core/Src/printf.c ****       flags |= FLAGS_PRECISION;
 643:Core/Src/printf.c ****       format++;
 644:Core/Src/printf.c ****       if (_is_digit(*format)) {
 645:Core/Src/printf.c ****         precision = _atoi(&format);
 646:Core/Src/printf.c ****       }
 647:Core/Src/printf.c ****       else if (*format == '*') {
 648:Core/Src/printf.c ****         const int prec = (int)va_arg(va, int);
 649:Core/Src/printf.c ****         precision = prec > 0 ? (unsigned int)prec : 0U;
 650:Core/Src/printf.c ****         format++;
 651:Core/Src/printf.c ****       }
 652:Core/Src/printf.c ****     }
 653:Core/Src/printf.c **** 
 654:Core/Src/printf.c ****     // evaluate length field
 655:Core/Src/printf.c ****     switch (*format) {
 656:Core/Src/printf.c ****       case 'l' :
 657:Core/Src/printf.c ****         flags |= FLAGS_LONG;
 658:Core/Src/printf.c ****         format++;
 659:Core/Src/printf.c ****         if (*format == 'l') {
 660:Core/Src/printf.c ****           flags |= FLAGS_LONG_LONG;
 661:Core/Src/printf.c ****           format++;
 662:Core/Src/printf.c ****         }
 663:Core/Src/printf.c ****         break;
 664:Core/Src/printf.c ****       case 'h' :
 665:Core/Src/printf.c ****         flags |= FLAGS_SHORT;
 666:Core/Src/printf.c ****         format++;
 667:Core/Src/printf.c ****         if (*format == 'h') {
 668:Core/Src/printf.c ****           flags |= FLAGS_CHAR;
 669:Core/Src/printf.c ****           format++;
 670:Core/Src/printf.c ****         }
 671:Core/Src/printf.c ****         break;
 672:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_PTRDIFF_T)
 673:Core/Src/printf.c ****       case 't' :
 674:Core/Src/printf.c ****         flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 675:Core/Src/printf.c ****         format++;
 676:Core/Src/printf.c ****         break;
 677:Core/Src/printf.c **** #endif
 678:Core/Src/printf.c ****       case 'j' :
 679:Core/Src/printf.c ****         flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 680:Core/Src/printf.c ****         format++;
 681:Core/Src/printf.c ****         break;
 682:Core/Src/printf.c ****       case 'z' :
 683:Core/Src/printf.c ****         flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 684:Core/Src/printf.c ****         format++;
 685:Core/Src/printf.c ****         break;
 686:Core/Src/printf.c ****       default :
 687:Core/Src/printf.c ****         break;
 688:Core/Src/printf.c ****     }
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 54


 689:Core/Src/printf.c **** 
 690:Core/Src/printf.c ****     // evaluate specifier
 691:Core/Src/printf.c ****     switch (*format) {
 692:Core/Src/printf.c ****       case 'd' :
 693:Core/Src/printf.c ****       case 'i' :
 694:Core/Src/printf.c ****       case 'u' :
 695:Core/Src/printf.c ****       case 'x' :
 696:Core/Src/printf.c ****       case 'X' :
 697:Core/Src/printf.c ****       case 'o' :
 698:Core/Src/printf.c ****       case 'b' : {
 699:Core/Src/printf.c ****         // set the base
 700:Core/Src/printf.c ****         unsigned int base;
 701:Core/Src/printf.c ****         if (*format == 'x' || *format == 'X') {
 702:Core/Src/printf.c ****           base = 16U;
 703:Core/Src/printf.c ****         }
 704:Core/Src/printf.c ****         else if (*format == 'o') {
 705:Core/Src/printf.c ****           base =  8U;
 706:Core/Src/printf.c ****         }
 707:Core/Src/printf.c ****         else if (*format == 'b') {
 708:Core/Src/printf.c ****           base =  2U;
 709:Core/Src/printf.c ****         }
 710:Core/Src/printf.c ****         else {
 711:Core/Src/printf.c ****           base = 10U;
 712:Core/Src/printf.c ****           flags &= ~FLAGS_HASH;   // no hash for dec format
 713:Core/Src/printf.c ****         }
 714:Core/Src/printf.c ****         // uppercase
 715:Core/Src/printf.c ****         if (*format == 'X') {
 716:Core/Src/printf.c ****           flags |= FLAGS_UPPERCASE;
 717:Core/Src/printf.c ****         }
 718:Core/Src/printf.c **** 
 719:Core/Src/printf.c ****         // no plus or space flag for u, x, X, o, b
 720:Core/Src/printf.c ****         if ((*format != 'i') && (*format != 'd')) {
 721:Core/Src/printf.c ****           flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 722:Core/Src/printf.c ****         }
 723:Core/Src/printf.c **** 
 724:Core/Src/printf.c ****         // ignore '0' flag when precision is given
 725:Core/Src/printf.c ****         if (flags & FLAGS_PRECISION) {
 726:Core/Src/printf.c ****           flags &= ~FLAGS_ZEROPAD;
 727:Core/Src/printf.c ****         }
 728:Core/Src/printf.c **** 
 729:Core/Src/printf.c ****         // convert the integer
 730:Core/Src/printf.c ****         if ((*format == 'i') || (*format == 'd')) {
 731:Core/Src/printf.c ****           // signed
 732:Core/Src/printf.c ****           if (flags & FLAGS_LONG_LONG) {
 733:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 734:Core/Src/printf.c ****             const long long value = va_arg(va, long long);
 735:Core/Src/printf.c ****             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value 
 736:Core/Src/printf.c **** #endif
 737:Core/Src/printf.c ****           }
 738:Core/Src/printf.c ****           else if (flags & FLAGS_LONG) {
 739:Core/Src/printf.c ****             const long value = va_arg(va, long);
 740:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - valu
 741:Core/Src/printf.c ****           }
 742:Core/Src/printf.c ****           else {
 743:Core/Src/printf.c ****             const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) 
 744:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value
 745:Core/Src/printf.c ****           }
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 55


 746:Core/Src/printf.c ****         }
 747:Core/Src/printf.c ****         else {
 748:Core/Src/printf.c ****           // unsigned
 749:Core/Src/printf.c ****           if (flags & FLAGS_LONG_LONG) {
 750:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 751:Core/Src/printf.c ****             idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, 
 752:Core/Src/printf.c **** #endif
 753:Core/Src/printf.c ****           }
 754:Core/Src/printf.c ****           else if (flags & FLAGS_LONG) {
 755:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, prec
 756:Core/Src/printf.c ****           }
 757:Core/Src/printf.c ****           else {
 758:Core/Src/printf.c ****             const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned in
 759:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags)
 760:Core/Src/printf.c ****           }
 761:Core/Src/printf.c ****         }
 762:Core/Src/printf.c ****         format++;
 763:Core/Src/printf.c ****         break;
 764:Core/Src/printf.c ****       }
 765:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_FLOAT)
 766:Core/Src/printf.c ****       case 'f' :
 767:Core/Src/printf.c ****       case 'F' :
 768:Core/Src/printf.c ****         if (*format == 'F') flags |= FLAGS_UPPERCASE;
 769:Core/Src/printf.c ****         idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 770:Core/Src/printf.c ****         format++;
 771:Core/Src/printf.c ****         break;
 772:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 773:Core/Src/printf.c ****       case 'e':
 774:Core/Src/printf.c ****       case 'E':
 775:Core/Src/printf.c ****       case 'g':
 776:Core/Src/printf.c ****       case 'G':
 777:Core/Src/printf.c ****         if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 778:Core/Src/printf.c ****         if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 779:Core/Src/printf.c ****         idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 780:Core/Src/printf.c ****         format++;
 781:Core/Src/printf.c ****         break;
 782:Core/Src/printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 783:Core/Src/printf.c **** #endif  // PRINTF_SUPPORT_FLOAT
 784:Core/Src/printf.c ****       case 'c' : {
 785:Core/Src/printf.c ****         unsigned int l = 1U;
 786:Core/Src/printf.c ****         // pre padding
 787:Core/Src/printf.c ****         if (!(flags & FLAGS_LEFT)) {
 788:Core/Src/printf.c ****           while (l++ < width) {
 789:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 790:Core/Src/printf.c ****           }
 791:Core/Src/printf.c ****         }
 792:Core/Src/printf.c ****         // char output
 793:Core/Src/printf.c ****         out((char)va_arg(va, int), buffer, idx++, maxlen);
 794:Core/Src/printf.c ****         // post padding
 795:Core/Src/printf.c ****         if (flags & FLAGS_LEFT) {
 796:Core/Src/printf.c ****           while (l++ < width) {
 797:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 798:Core/Src/printf.c ****           }
 799:Core/Src/printf.c ****         }
 800:Core/Src/printf.c ****         format++;
 801:Core/Src/printf.c ****         break;
 2048              		.loc 1 801 9 view .LVU558
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 56


 2049 0014 0024     		movs	r4, #0
 2050              	.LVL212:
 2051              	.L265:
 2052              		.loc 1 801 9 view .LVU559
 2053              	.LBE32:
 595:Core/Src/printf.c ****   {
 2054              		.loc 1 595 9 is_stmt 1 view .LVU560
 595:Core/Src/printf.c ****   {
 2055              		.loc 1 595 10 is_stmt 0 view .LVU561
 2056 0016 0D9B     		ldr	r3, [sp, #52]
 2057 0018 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 595:Core/Src/printf.c ****   {
 2058              		.loc 1 595 9 view .LVU562
 2059 001a 0028     		cmp	r0, #0
 2060 001c 00F01E83 		beq	.L284
 598:Core/Src/printf.c ****       // no
 2061              		.loc 1 598 5 is_stmt 1 view .LVU563
 598:Core/Src/printf.c ****       // no
 2062              		.loc 1 598 8 is_stmt 0 view .LVU564
 2063 0020 2528     		cmp	r0, #37
 2064 0022 09D0     		beq	.L190
 600:Core/Src/printf.c ****       format++;
 2065              		.loc 1 600 7 is_stmt 1 view .LVU565
 2066 0024 651C     		adds	r5, r4, #1
 2067              	.LVL213:
 600:Core/Src/printf.c ****       format++;
 2068              		.loc 1 600 7 is_stmt 0 view .LVU566
 2069 0026 3346     		mov	r3, r6
 2070 0028 2246     		mov	r2, r4
 2071 002a 4146     		mov	r1, r8
 2072 002c B847     		blx	r7
 2073              	.LVL214:
 601:Core/Src/printf.c ****       continue;
 2074              		.loc 1 601 7 is_stmt 1 view .LVU567
 601:Core/Src/printf.c ****       continue;
 2075              		.loc 1 601 13 is_stmt 0 view .LVU568
 2076 002e 0D9B     		ldr	r3, [sp, #52]
 2077 0030 0133     		adds	r3, r3, #1
 2078 0032 0D93     		str	r3, [sp, #52]
 602:Core/Src/printf.c ****     }
 2079              		.loc 1 602 7 is_stmt 1 view .LVU569
 600:Core/Src/printf.c ****       format++;
 2080              		.loc 1 600 7 is_stmt 0 view .LVU570
 2081 0034 2C46     		mov	r4, r5
 602:Core/Src/printf.c ****     }
 2082              		.loc 1 602 7 view .LVU571
 2083 0036 EEE7     		b	.L265
 2084              	.LVL215:
 2085              	.L190:
 606:Core/Src/printf.c ****     }
 2086              		.loc 1 606 7 is_stmt 1 view .LVU572
 606:Core/Src/printf.c ****     }
 2087              		.loc 1 606 13 is_stmt 0 view .LVU573
 2088 0038 0133     		adds	r3, r3, #1
 2089 003a 0D93     		str	r3, [sp, #52]
 610:Core/Src/printf.c ****     do {
 2090              		.loc 1 610 5 is_stmt 1 view .LVU574
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 57


 2091              	.LVL216:
 610:Core/Src/printf.c ****     do {
 2092              		.loc 1 610 11 is_stmt 0 view .LVU575
 2093 003c 0025     		movs	r5, #0
 2094              	.LVL217:
 2095              	.L192:
 611:Core/Src/printf.c ****       switch (*format) {
 2096              		.loc 1 611 5 is_stmt 1 view .LVU576
 612:Core/Src/printf.c ****         case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 2097              		.loc 1 612 7 view .LVU577
 612:Core/Src/printf.c ****         case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 2098              		.loc 1 612 15 is_stmt 0 view .LVU578
 2099 003e 0D9B     		ldr	r3, [sp, #52]
 2100 0040 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 612:Core/Src/printf.c ****         case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 2101              		.loc 1 612 7 view .LVU579
 2102 0042 A1F12002 		sub	r2, r1, #32
 2103 0046 102A     		cmp	r2, #16
 2104 0048 0AD8     		bhi	.L193
 2105 004a DFE802F0 		tbb	[pc, r2]
 2106              	.L195:
 2107 004e 38       		.byte	(.L199-.L195)/2
 2108 004f 09       		.byte	(.L193-.L195)/2
 2109 0050 09       		.byte	(.L193-.L195)/2
 2110 0051 3D       		.byte	(.L198-.L195)/2
 2111 0052 09       		.byte	(.L193-.L195)/2
 2112 0053 09       		.byte	(.L193-.L195)/2
 2113 0054 09       		.byte	(.L193-.L195)/2
 2114 0055 09       		.byte	(.L193-.L195)/2
 2115 0056 09       		.byte	(.L193-.L195)/2
 2116 0057 09       		.byte	(.L193-.L195)/2
 2117 0058 09       		.byte	(.L193-.L195)/2
 2118 0059 33       		.byte	(.L197-.L195)/2
 2119 005a 09       		.byte	(.L193-.L195)/2
 2120 005b 2E       		.byte	(.L196-.L195)/2
 2121 005c 09       		.byte	(.L193-.L195)/2
 2122 005d 09       		.byte	(.L193-.L195)/2
 2123 005e 29       		.byte	(.L194-.L195)/2
 2124 005f 00       		.p2align 1
 2125              	.L193:
 2126              	.LVL218:
 620:Core/Src/printf.c **** 
 2127              		.loc 1 620 13 is_stmt 1 view .LVU580
 623:Core/Src/printf.c ****     if (_is_digit(*format)) {
 2128              		.loc 1 623 5 view .LVU581
 624:Core/Src/printf.c ****       width = _atoi(&format);
 2129              		.loc 1 624 5 view .LVU582
 2130              	.LBB33:
 2131              	.LBI33:
 189:Core/Src/printf.c **** {
 2132              		.loc 1 189 20 view .LVU583
 2133              	.LBB34:
 191:Core/Src/printf.c **** }
 2134              		.loc 1 191 3 view .LVU584
 191:Core/Src/printf.c **** }
 2135              		.loc 1 191 22 is_stmt 0 view .LVU585
 2136 0060 A1F13003 		sub	r3, r1, #48
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 58


 2137 0064 DBB2     		uxtb	r3, r3
 2138              	.LVL219:
 191:Core/Src/printf.c **** }
 2139              		.loc 1 191 22 view .LVU586
 2140              	.LBE34:
 2141              	.LBE33:
 624:Core/Src/printf.c ****       width = _atoi(&format);
 2142              		.loc 1 624 8 view .LVU587
 2143 0066 092B     		cmp	r3, #9
 2144 0068 33D9     		bls	.L285
 627:Core/Src/printf.c ****       const int w = va_arg(va, int);
 2145              		.loc 1 627 10 is_stmt 1 view .LVU588
 627:Core/Src/printf.c ****       const int w = va_arg(va, int);
 2146              		.loc 1 627 13 is_stmt 0 view .LVU589
 2147 006a 2A29     		cmp	r1, #42
 2148 006c 36D0     		beq	.L286
 623:Core/Src/printf.c ****     if (_is_digit(*format)) {
 2149              		.loc 1 623 11 view .LVU590
 2150 006e 0023     		movs	r3, #0
 2151 0070 0A93     		str	r3, [sp, #40]
 2152              	.LVL220:
 2153              	.L203:
 640:Core/Src/printf.c ****     if (*format == '.') {
 2154              		.loc 1 640 5 is_stmt 1 view .LVU591
 641:Core/Src/printf.c ****       flags |= FLAGS_PRECISION;
 2155              		.loc 1 641 5 view .LVU592
 641:Core/Src/printf.c ****       flags |= FLAGS_PRECISION;
 2156              		.loc 1 641 9 is_stmt 0 view .LVU593
 2157 0072 0D9B     		ldr	r3, [sp, #52]
 2158 0074 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 641:Core/Src/printf.c ****       flags |= FLAGS_PRECISION;
 2159              		.loc 1 641 8 view .LVU594
 2160 0076 2E2A     		cmp	r2, #46
 2161 0078 40D0     		beq	.L287
 640:Core/Src/printf.c ****     if (*format == '.') {
 2162              		.loc 1 640 15 view .LVU595
 2163 007a 4FF0000B 		mov	fp, #0
 2164              	.LVL221:
 2165              	.L206:
 655:Core/Src/printf.c ****       case 'l' :
 2166              		.loc 1 655 5 is_stmt 1 view .LVU596
 655:Core/Src/printf.c ****       case 'l' :
 2167              		.loc 1 655 13 is_stmt 0 view .LVU597
 2168 007e 0D9A     		ldr	r2, [sp, #52]
 2169 0080 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 655:Core/Src/printf.c ****       case 'l' :
 2170              		.loc 1 655 5 view .LVU598
 2171 0082 683B     		subs	r3, r3, #104
 2172 0084 122B     		cmp	r3, #18
 2173 0086 77D8     		bhi	.L208
 2174 0088 DFE803F0 		tbb	[pc, r3]
 2175              	.L210:
 2176 008c 64       		.byte	(.L214-.L210)/2
 2177 008d 76       		.byte	(.L208-.L210)/2
 2178 008e D3       		.byte	(.L213-.L210)/2
 2179 008f 76       		.byte	(.L208-.L210)/2
 2180 0090 56       		.byte	(.L212-.L210)/2
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 59


 2181 0091 76       		.byte	(.L208-.L210)/2
 2182 0092 76       		.byte	(.L208-.L210)/2
 2183 0093 76       		.byte	(.L208-.L210)/2
 2184 0094 76       		.byte	(.L208-.L210)/2
 2185 0095 76       		.byte	(.L208-.L210)/2
 2186 0096 76       		.byte	(.L208-.L210)/2
 2187 0097 76       		.byte	(.L208-.L210)/2
 2188 0098 72       		.byte	(.L211-.L210)/2
 2189 0099 76       		.byte	(.L208-.L210)/2
 2190 009a 76       		.byte	(.L208-.L210)/2
 2191 009b 76       		.byte	(.L208-.L210)/2
 2192 009c 76       		.byte	(.L208-.L210)/2
 2193 009d 76       		.byte	(.L208-.L210)/2
 2194 009e D8       		.byte	(.L209-.L210)/2
 2195              	.LVL222:
 2196 009f 00       		.p2align 1
 2197              	.L194:
 613:Core/Src/printf.c ****         case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 2198              		.loc 1 613 19 is_stmt 1 view .LVU599
 613:Core/Src/printf.c ****         case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 2199              		.loc 1 613 25 is_stmt 0 view .LVU600
 2200 00a0 45F00105 		orr	r5, r5, #1
 2201              	.LVL223:
 613:Core/Src/printf.c ****         case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 2202              		.loc 1 613 43 is_stmt 1 view .LVU601
 613:Core/Src/printf.c ****         case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 2203              		.loc 1 613 49 is_stmt 0 view .LVU602
 2204 00a4 0133     		adds	r3, r3, #1
 2205 00a6 0D93     		str	r3, [sp, #52]
 613:Core/Src/printf.c ****         case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 2206              		.loc 1 613 53 is_stmt 1 view .LVU603
 2207              	.LVL224:
 613:Core/Src/printf.c ****         case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 2208              		.loc 1 613 61 view .LVU604
 620:Core/Src/printf.c **** 
 2209              		.loc 1 620 13 view .LVU605
 2210 00a8 C9E7     		b	.L192
 2211              	.LVL225:
 2212              	.L196:
 614:Core/Src/printf.c ****         case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 2213              		.loc 1 614 19 view .LVU606
 614:Core/Src/printf.c ****         case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 2214              		.loc 1 614 25 is_stmt 0 view .LVU607
 2215 00aa 45F00205 		orr	r5, r5, #2
 2216              	.LVL226:
 614:Core/Src/printf.c ****         case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 2217              		.loc 1 614 43 is_stmt 1 view .LVU608
 614:Core/Src/printf.c ****         case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 2218              		.loc 1 614 49 is_stmt 0 view .LVU609
 2219 00ae 0133     		adds	r3, r3, #1
 2220 00b0 0D93     		str	r3, [sp, #52]
 614:Core/Src/printf.c ****         case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 2221              		.loc 1 614 53 is_stmt 1 view .LVU610
 2222              	.LVL227:
 614:Core/Src/printf.c ****         case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 2223              		.loc 1 614 61 view .LVU611
 620:Core/Src/printf.c **** 
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 60


 2224              		.loc 1 620 13 view .LVU612
 2225 00b2 C4E7     		b	.L192
 2226              	.LVL228:
 2227              	.L197:
 615:Core/Src/printf.c ****         case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 2228              		.loc 1 615 19 view .LVU613
 615:Core/Src/printf.c ****         case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 2229              		.loc 1 615 25 is_stmt 0 view .LVU614
 2230 00b4 45F00405 		orr	r5, r5, #4
 2231              	.LVL229:
 615:Core/Src/printf.c ****         case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 2232              		.loc 1 615 43 is_stmt 1 view .LVU615
 615:Core/Src/printf.c ****         case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 2233              		.loc 1 615 49 is_stmt 0 view .LVU616
 2234 00b8 0133     		adds	r3, r3, #1
 2235 00ba 0D93     		str	r3, [sp, #52]
 615:Core/Src/printf.c ****         case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 2236              		.loc 1 615 53 is_stmt 1 view .LVU617
 2237              	.LVL230:
 615:Core/Src/printf.c ****         case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 2238              		.loc 1 615 61 view .LVU618
 620:Core/Src/printf.c **** 
 2239              		.loc 1 620 13 view .LVU619
 2240 00bc BFE7     		b	.L192
 2241              	.LVL231:
 2242              	.L199:
 616:Core/Src/printf.c ****         case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 2243              		.loc 1 616 19 view .LVU620
 616:Core/Src/printf.c ****         case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 2244              		.loc 1 616 25 is_stmt 0 view .LVU621
 2245 00be 45F00805 		orr	r5, r5, #8
 2246              	.LVL232:
 616:Core/Src/printf.c ****         case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 2247              		.loc 1 616 43 is_stmt 1 view .LVU622
 616:Core/Src/printf.c ****         case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 2248              		.loc 1 616 49 is_stmt 0 view .LVU623
 2249 00c2 0133     		adds	r3, r3, #1
 2250 00c4 0D93     		str	r3, [sp, #52]
 616:Core/Src/printf.c ****         case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 2251              		.loc 1 616 53 is_stmt 1 view .LVU624
 2252              	.LVL233:
 616:Core/Src/printf.c ****         case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 2253              		.loc 1 616 61 view .LVU625
 620:Core/Src/printf.c **** 
 2254              		.loc 1 620 13 view .LVU626
 2255 00c6 BAE7     		b	.L192
 2256              	.LVL234:
 2257              	.L198:
 617:Core/Src/printf.c ****         default :                                   n = 0U; break;
 2258              		.loc 1 617 19 view .LVU627
 617:Core/Src/printf.c ****         default :                                   n = 0U; break;
 2259              		.loc 1 617 25 is_stmt 0 view .LVU628
 2260 00c8 45F01005 		orr	r5, r5, #16
 2261              	.LVL235:
 617:Core/Src/printf.c ****         default :                                   n = 0U; break;
 2262              		.loc 1 617 43 is_stmt 1 view .LVU629
 617:Core/Src/printf.c ****         default :                                   n = 0U; break;
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 61


 2263              		.loc 1 617 49 is_stmt 0 view .LVU630
 2264 00cc 0133     		adds	r3, r3, #1
 2265 00ce 0D93     		str	r3, [sp, #52]
 617:Core/Src/printf.c ****         default :                                   n = 0U; break;
 2266              		.loc 1 617 53 is_stmt 1 view .LVU631
 2267              	.LVL236:
 617:Core/Src/printf.c ****         default :                                   n = 0U; break;
 2268              		.loc 1 617 61 view .LVU632
 620:Core/Src/printf.c **** 
 2269              		.loc 1 620 13 view .LVU633
 2270 00d0 B5E7     		b	.L192
 2271              	.LVL237:
 2272              	.L285:
 625:Core/Src/printf.c ****     }
 2273              		.loc 1 625 7 view .LVU634
 625:Core/Src/printf.c ****     }
 2274              		.loc 1 625 15 is_stmt 0 view .LVU635
 2275 00d2 0DA8     		add	r0, sp, #52
 2276 00d4 FFF7FEFF 		bl	_atoi
 2277              	.LVL238:
 2278 00d8 0A90     		str	r0, [sp, #40]
 2279              	.LVL239:
 625:Core/Src/printf.c ****     }
 2280              		.loc 1 625 15 view .LVU636
 2281 00da CAE7     		b	.L203
 2282              	.LVL240:
 2283              	.L286:
 2284              	.LBB35:
 628:Core/Src/printf.c ****       if (w < 0) {
 2285              		.loc 1 628 7 is_stmt 1 view .LVU637
 628:Core/Src/printf.c ****       if (w < 0) {
 2286              		.loc 1 628 17 is_stmt 0 view .LVU638
 2287 00dc 189B     		ldr	r3, [sp, #96]
 2288 00de 1A1D     		adds	r2, r3, #4
 2289 00e0 1892     		str	r2, [sp, #96]
 2290 00e2 1868     		ldr	r0, [r3]
 629:Core/Src/printf.c ****         flags |= FLAGS_LEFT;    // reverse padding
 2291              		.loc 1 629 7 is_stmt 1 view .LVU639
 629:Core/Src/printf.c ****         flags |= FLAGS_LEFT;    // reverse padding
 2292              		.loc 1 629 10 is_stmt 0 view .LVU640
 2293 00e4 0028     		cmp	r0, #0
 2294 00e6 04DB     		blt	.L288
 634:Core/Src/printf.c ****       }
 2295              		.loc 1 634 9 is_stmt 1 view .LVU641
 634:Core/Src/printf.c ****       }
 2296              		.loc 1 634 15 is_stmt 0 view .LVU642
 2297 00e8 0A90     		str	r0, [sp, #40]
 2298              	.LVL241:
 2299              	.L205:
 636:Core/Src/printf.c ****     }
 2300              		.loc 1 636 7 is_stmt 1 view .LVU643
 636:Core/Src/printf.c ****     }
 2301              		.loc 1 636 13 is_stmt 0 view .LVU644
 2302 00ea 0D9B     		ldr	r3, [sp, #52]
 2303 00ec 0133     		adds	r3, r3, #1
 2304 00ee 0D93     		str	r3, [sp, #52]
 2305 00f0 BFE7     		b	.L203
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 62


 2306              	.LVL242:
 2307              	.L288:
 630:Core/Src/printf.c ****         width = (unsigned int)-w;
 2308              		.loc 1 630 9 is_stmt 1 view .LVU645
 630:Core/Src/printf.c ****         width = (unsigned int)-w;
 2309              		.loc 1 630 15 is_stmt 0 view .LVU646
 2310 00f2 45F00205 		orr	r5, r5, #2
 2311              	.LVL243:
 631:Core/Src/printf.c ****       }
 2312              		.loc 1 631 9 is_stmt 1 view .LVU647
 631:Core/Src/printf.c ****       }
 2313              		.loc 1 631 31 is_stmt 0 view .LVU648
 2314 00f6 4342     		rsbs	r3, r0, #0
 2315 00f8 0A93     		str	r3, [sp, #40]
 2316              	.LVL244:
 631:Core/Src/printf.c ****       }
 2317              		.loc 1 631 31 view .LVU649
 2318 00fa F6E7     		b	.L205
 2319              	.LVL245:
 2320              	.L287:
 631:Core/Src/printf.c ****       }
 2321              		.loc 1 631 31 view .LVU650
 2322              	.LBE35:
 642:Core/Src/printf.c ****       format++;
 2323              		.loc 1 642 7 is_stmt 1 view .LVU651
 642:Core/Src/printf.c ****       format++;
 2324              		.loc 1 642 13 is_stmt 0 view .LVU652
 2325 00fc 45F48065 		orr	r5, r5, #1024
 2326              	.LVL246:
 643:Core/Src/printf.c ****       if (_is_digit(*format)) {
 2327              		.loc 1 643 7 is_stmt 1 view .LVU653
 643:Core/Src/printf.c ****       if (_is_digit(*format)) {
 2328              		.loc 1 643 13 is_stmt 0 view .LVU654
 2329 0100 5A1C     		adds	r2, r3, #1
 2330 0102 0D92     		str	r2, [sp, #52]
 644:Core/Src/printf.c ****         precision = _atoi(&format);
 2331              		.loc 1 644 7 is_stmt 1 view .LVU655
 644:Core/Src/printf.c ****         precision = _atoi(&format);
 2332              		.loc 1 644 11 is_stmt 0 view .LVU656
 2333 0104 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 2334              	.LVL247:
 2335              	.LBB36:
 2336              	.LBI36:
 189:Core/Src/printf.c **** {
 2337              		.loc 1 189 20 is_stmt 1 view .LVU657
 2338              	.LBB37:
 191:Core/Src/printf.c **** }
 2339              		.loc 1 191 3 view .LVU658
 191:Core/Src/printf.c **** }
 2340              		.loc 1 191 22 is_stmt 0 view .LVU659
 2341 0106 A2F13003 		sub	r3, r2, #48
 2342 010a DBB2     		uxtb	r3, r3
 2343              	.LVL248:
 191:Core/Src/printf.c **** }
 2344              		.loc 1 191 22 view .LVU660
 2345              	.LBE37:
 2346              	.LBE36:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 63


 644:Core/Src/printf.c ****         precision = _atoi(&format);
 2347              		.loc 1 644 10 view .LVU661
 2348 010c 092B     		cmp	r3, #9
 2349 010e 04D9     		bls	.L289
 647:Core/Src/printf.c ****         const int prec = (int)va_arg(va, int);
 2350              		.loc 1 647 12 is_stmt 1 view .LVU662
 647:Core/Src/printf.c ****         const int prec = (int)va_arg(va, int);
 2351              		.loc 1 647 15 is_stmt 0 view .LVU663
 2352 0110 2A2A     		cmp	r2, #42
 2353 0112 07D0     		beq	.L290
 640:Core/Src/printf.c ****     if (*format == '.') {
 2354              		.loc 1 640 15 view .LVU664
 2355 0114 4FF0000B 		mov	fp, #0
 2356 0118 B1E7     		b	.L206
 2357              	.L289:
 645:Core/Src/printf.c ****       }
 2358              		.loc 1 645 9 is_stmt 1 view .LVU665
 645:Core/Src/printf.c ****       }
 2359              		.loc 1 645 21 is_stmt 0 view .LVU666
 2360 011a 0DA8     		add	r0, sp, #52
 2361 011c FFF7FEFF 		bl	_atoi
 2362              	.LVL249:
 2363 0120 8346     		mov	fp, r0
 2364              	.LVL250:
 645:Core/Src/printf.c ****       }
 2365              		.loc 1 645 21 view .LVU667
 2366 0122 ACE7     		b	.L206
 2367              	.LVL251:
 2368              	.L290:
 2369              	.LBB38:
 648:Core/Src/printf.c ****         precision = prec > 0 ? (unsigned int)prec : 0U;
 2370              		.loc 1 648 9 is_stmt 1 view .LVU668
 648:Core/Src/printf.c ****         precision = prec > 0 ? (unsigned int)prec : 0U;
 2371              		.loc 1 648 19 is_stmt 0 view .LVU669
 2372 0124 189B     		ldr	r3, [sp, #96]
 2373 0126 1A1D     		adds	r2, r3, #4
 2374 0128 1892     		str	r2, [sp, #96]
 2375 012a 1B68     		ldr	r3, [r3]
 649:Core/Src/printf.c ****         format++;
 2376              		.loc 1 649 9 is_stmt 1 view .LVU670
 649:Core/Src/printf.c ****         format++;
 2377              		.loc 1 649 51 is_stmt 0 view .LVU671
 2378 012c 23EAE37B 		bic	fp, r3, r3, asr #31
 2379              	.LVL252:
 650:Core/Src/printf.c ****       }
 2380              		.loc 1 650 9 is_stmt 1 view .LVU672
 650:Core/Src/printf.c ****       }
 2381              		.loc 1 650 15 is_stmt 0 view .LVU673
 2382 0130 0D9B     		ldr	r3, [sp, #52]
 2383 0132 0133     		adds	r3, r3, #1
 2384 0134 0D93     		str	r3, [sp, #52]
 2385 0136 A2E7     		b	.L206
 2386              	.L212:
 650:Core/Src/printf.c ****       }
 2387              		.loc 1 650 15 view .LVU674
 2388              	.LBE38:
 657:Core/Src/printf.c ****         format++;
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 64


 2389              		.loc 1 657 9 is_stmt 1 view .LVU675
 657:Core/Src/printf.c ****         format++;
 2390              		.loc 1 657 15 is_stmt 0 view .LVU676
 2391 0138 45F48071 		orr	r1, r5, #256
 2392              	.LVL253:
 658:Core/Src/printf.c ****         if (*format == 'l') {
 2393              		.loc 1 658 9 is_stmt 1 view .LVU677
 658:Core/Src/printf.c ****         if (*format == 'l') {
 2394              		.loc 1 658 15 is_stmt 0 view .LVU678
 2395 013c 531C     		adds	r3, r2, #1
 2396 013e 0D93     		str	r3, [sp, #52]
 659:Core/Src/printf.c ****           flags |= FLAGS_LONG_LONG;
 2397              		.loc 1 659 9 is_stmt 1 view .LVU679
 659:Core/Src/printf.c ****           flags |= FLAGS_LONG_LONG;
 2398              		.loc 1 659 13 is_stmt 0 view .LVU680
 2399 0140 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 659:Core/Src/printf.c ****           flags |= FLAGS_LONG_LONG;
 2400              		.loc 1 659 12 view .LVU681
 2401 0142 6C2A     		cmp	r2, #108
 2402 0144 01D0     		beq	.L291
 657:Core/Src/printf.c ****         format++;
 2403              		.loc 1 657 15 view .LVU682
 2404 0146 0D46     		mov	r5, r1
 2405 0148 16E0     		b	.L208
 2406              	.L291:
 660:Core/Src/printf.c ****           format++;
 2407              		.loc 1 660 11 is_stmt 1 view .LVU683
 660:Core/Src/printf.c ****           format++;
 2408              		.loc 1 660 17 is_stmt 0 view .LVU684
 2409 014a 45F44075 		orr	r5, r5, #768
 2410              	.LVL254:
 661:Core/Src/printf.c ****         }
 2411              		.loc 1 661 11 is_stmt 1 view .LVU685
 661:Core/Src/printf.c ****         }
 2412              		.loc 1 661 17 is_stmt 0 view .LVU686
 2413 014e 0133     		adds	r3, r3, #1
 2414 0150 0D93     		str	r3, [sp, #52]
 2415 0152 11E0     		b	.L208
 2416              	.L214:
 665:Core/Src/printf.c ****         format++;
 2417              		.loc 1 665 9 is_stmt 1 view .LVU687
 665:Core/Src/printf.c ****         format++;
 2418              		.loc 1 665 15 is_stmt 0 view .LVU688
 2419 0154 45F08001 		orr	r1, r5, #128
 2420              	.LVL255:
 666:Core/Src/printf.c ****         if (*format == 'h') {
 2421              		.loc 1 666 9 is_stmt 1 view .LVU689
 666:Core/Src/printf.c ****         if (*format == 'h') {
 2422              		.loc 1 666 15 is_stmt 0 view .LVU690
 2423 0158 531C     		adds	r3, r2, #1
 2424 015a 0D93     		str	r3, [sp, #52]
 667:Core/Src/printf.c ****           flags |= FLAGS_CHAR;
 2425              		.loc 1 667 9 is_stmt 1 view .LVU691
 667:Core/Src/printf.c ****           flags |= FLAGS_CHAR;
 2426              		.loc 1 667 13 is_stmt 0 view .LVU692
 2427 015c 5278     		ldrb	r2, [r2, #1]	@ zero_extendqisi2
 667:Core/Src/printf.c ****           flags |= FLAGS_CHAR;
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 65


 2428              		.loc 1 667 12 view .LVU693
 2429 015e 682A     		cmp	r2, #104
 2430 0160 01D0     		beq	.L292
 665:Core/Src/printf.c ****         format++;
 2431              		.loc 1 665 15 view .LVU694
 2432 0162 0D46     		mov	r5, r1
 2433 0164 08E0     		b	.L208
 2434              	.L292:
 668:Core/Src/printf.c ****           format++;
 2435              		.loc 1 668 11 is_stmt 1 view .LVU695
 668:Core/Src/printf.c ****           format++;
 2436              		.loc 1 668 17 is_stmt 0 view .LVU696
 2437 0166 45F0C005 		orr	r5, r5, #192
 2438              	.LVL256:
 669:Core/Src/printf.c ****         }
 2439              		.loc 1 669 11 is_stmt 1 view .LVU697
 669:Core/Src/printf.c ****         }
 2440              		.loc 1 669 17 is_stmt 0 view .LVU698
 2441 016a 0133     		adds	r3, r3, #1
 2442 016c 0D93     		str	r3, [sp, #52]
 2443 016e 03E0     		b	.L208
 2444              	.L211:
 674:Core/Src/printf.c ****         format++;
 2445              		.loc 1 674 9 is_stmt 1 view .LVU699
 674:Core/Src/printf.c ****         format++;
 2446              		.loc 1 674 15 is_stmt 0 view .LVU700
 2447 0170 45F48075 		orr	r5, r5, #256
 2448              	.LVL257:
 675:Core/Src/printf.c ****         break;
 2449              		.loc 1 675 9 is_stmt 1 view .LVU701
 675:Core/Src/printf.c ****         break;
 2450              		.loc 1 675 15 is_stmt 0 view .LVU702
 2451 0174 0132     		adds	r2, r2, #1
 2452 0176 0D92     		str	r2, [sp, #52]
 676:Core/Src/printf.c **** #endif
 2453              		.loc 1 676 9 is_stmt 1 view .LVU703
 2454              	.L208:
 691:Core/Src/printf.c ****       case 'd' :
 2455              		.loc 1 691 5 view .LVU704
 691:Core/Src/printf.c ****       case 'd' :
 2456              		.loc 1 691 13 is_stmt 0 view .LVU705
 2457 0178 0D9B     		ldr	r3, [sp, #52]
 2458 017a 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 691:Core/Src/printf.c ****       case 'd' :
 2459              		.loc 1 691 5 view .LVU706
 2460 017c A0F12503 		sub	r3, r0, #37
 2461 0180 532B     		cmp	r3, #83
 2462 0182 00F25F82 		bhi	.L215
 2463 0186 DFE813F0 		tbh	[pc, r3, lsl #1]
 2464              	.L217:
 2465 018a 5202     		.2byte	(.L223-.L217)/2
 2466 018c 5D02     		.2byte	(.L215-.L217)/2
 2467 018e 5D02     		.2byte	(.L215-.L217)/2
 2468 0190 5D02     		.2byte	(.L215-.L217)/2
 2469 0192 5D02     		.2byte	(.L215-.L217)/2
 2470 0194 5D02     		.2byte	(.L215-.L217)/2
 2471 0196 5D02     		.2byte	(.L215-.L217)/2
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 66


 2472 0198 5D02     		.2byte	(.L215-.L217)/2
 2473 019a 5D02     		.2byte	(.L215-.L217)/2
 2474 019c 5D02     		.2byte	(.L215-.L217)/2
 2475 019e 5D02     		.2byte	(.L215-.L217)/2
 2476 01a0 5D02     		.2byte	(.L215-.L217)/2
 2477 01a2 5D02     		.2byte	(.L215-.L217)/2
 2478 01a4 5D02     		.2byte	(.L215-.L217)/2
 2479 01a6 5D02     		.2byte	(.L215-.L217)/2
 2480 01a8 5D02     		.2byte	(.L215-.L217)/2
 2481 01aa 5D02     		.2byte	(.L215-.L217)/2
 2482 01ac 5D02     		.2byte	(.L215-.L217)/2
 2483 01ae 5D02     		.2byte	(.L215-.L217)/2
 2484 01b0 5D02     		.2byte	(.L215-.L217)/2
 2485 01b2 5D02     		.2byte	(.L215-.L217)/2
 2486 01b4 5D02     		.2byte	(.L215-.L217)/2
 2487 01b6 5D02     		.2byte	(.L215-.L217)/2
 2488 01b8 5D02     		.2byte	(.L215-.L217)/2
 2489 01ba 5D02     		.2byte	(.L215-.L217)/2
 2490 01bc 5D02     		.2byte	(.L215-.L217)/2
 2491 01be 5D02     		.2byte	(.L215-.L217)/2
 2492 01c0 5D02     		.2byte	(.L215-.L217)/2
 2493 01c2 5D02     		.2byte	(.L215-.L217)/2
 2494 01c4 5D02     		.2byte	(.L215-.L217)/2
 2495 01c6 5D02     		.2byte	(.L215-.L217)/2
 2496 01c8 5D02     		.2byte	(.L215-.L217)/2
 2497 01ca 6D01     		.2byte	(.L220-.L217)/2
 2498 01cc 4F01     		.2byte	(.L221-.L217)/2
 2499 01ce 6D01     		.2byte	(.L220-.L217)/2
 2500 01d0 5D02     		.2byte	(.L215-.L217)/2
 2501 01d2 5D02     		.2byte	(.L215-.L217)/2
 2502 01d4 5D02     		.2byte	(.L215-.L217)/2
 2503 01d6 5D02     		.2byte	(.L215-.L217)/2
 2504 01d8 5D02     		.2byte	(.L215-.L217)/2
 2505 01da 5D02     		.2byte	(.L215-.L217)/2
 2506 01dc 5D02     		.2byte	(.L215-.L217)/2
 2507 01de 5D02     		.2byte	(.L215-.L217)/2
 2508 01e0 5D02     		.2byte	(.L215-.L217)/2
 2509 01e2 5D02     		.2byte	(.L215-.L217)/2
 2510 01e4 5D02     		.2byte	(.L215-.L217)/2
 2511 01e6 5D02     		.2byte	(.L215-.L217)/2
 2512 01e8 5D02     		.2byte	(.L215-.L217)/2
 2513 01ea 5D02     		.2byte	(.L215-.L217)/2
 2514 01ec 5D02     		.2byte	(.L215-.L217)/2
 2515 01ee 5D02     		.2byte	(.L215-.L217)/2
 2516 01f0 5E00     		.2byte	(.L216-.L217)/2
 2517 01f2 5D02     		.2byte	(.L215-.L217)/2
 2518 01f4 5D02     		.2byte	(.L215-.L217)/2
 2519 01f6 5D02     		.2byte	(.L215-.L217)/2
 2520 01f8 5D02     		.2byte	(.L215-.L217)/2
 2521 01fa 5D02     		.2byte	(.L215-.L217)/2
 2522 01fc 5D02     		.2byte	(.L215-.L217)/2
 2523 01fe 5D02     		.2byte	(.L215-.L217)/2
 2524 0200 5D02     		.2byte	(.L215-.L217)/2
 2525 0202 5D02     		.2byte	(.L215-.L217)/2
 2526 0204 5E00     		.2byte	(.L216-.L217)/2
 2527 0206 9901     		.2byte	(.L222-.L217)/2
 2528 0208 5E00     		.2byte	(.L216-.L217)/2
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 67


 2529 020a 6D01     		.2byte	(.L220-.L217)/2
 2530 020c 4F01     		.2byte	(.L221-.L217)/2
 2531 020e 6D01     		.2byte	(.L220-.L217)/2
 2532 0210 5D02     		.2byte	(.L215-.L217)/2
 2533 0212 5E00     		.2byte	(.L216-.L217)/2
 2534 0214 5D02     		.2byte	(.L215-.L217)/2
 2535 0216 5D02     		.2byte	(.L215-.L217)/2
 2536 0218 5D02     		.2byte	(.L215-.L217)/2
 2537 021a 5D02     		.2byte	(.L215-.L217)/2
 2538 021c 5D02     		.2byte	(.L215-.L217)/2
 2539 021e 5E00     		.2byte	(.L216-.L217)/2
 2540 0220 3702     		.2byte	(.L219-.L217)/2
 2541 0222 5D02     		.2byte	(.L215-.L217)/2
 2542 0224 5D02     		.2byte	(.L215-.L217)/2
 2543 0226 D201     		.2byte	(.L218-.L217)/2
 2544 0228 5D02     		.2byte	(.L215-.L217)/2
 2545 022a 5E00     		.2byte	(.L216-.L217)/2
 2546 022c 5D02     		.2byte	(.L215-.L217)/2
 2547 022e 5D02     		.2byte	(.L215-.L217)/2
 2548 0230 5E00     		.2byte	(.L216-.L217)/2
 2549              		.p2align 1
 2550              	.L213:
 679:Core/Src/printf.c ****         format++;
 2551              		.loc 1 679 9 is_stmt 1 view .LVU707
 679:Core/Src/printf.c ****         format++;
 2552              		.loc 1 679 15 is_stmt 0 view .LVU708
 2553 0232 45F40075 		orr	r5, r5, #512
 2554              	.LVL258:
 680:Core/Src/printf.c ****         break;
 2555              		.loc 1 680 9 is_stmt 1 view .LVU709
 680:Core/Src/printf.c ****         break;
 2556              		.loc 1 680 15 is_stmt 0 view .LVU710
 2557 0236 0132     		adds	r2, r2, #1
 2558 0238 0D92     		str	r2, [sp, #52]
 681:Core/Src/printf.c ****       case 'z' :
 2559              		.loc 1 681 9 is_stmt 1 view .LVU711
 2560 023a 9DE7     		b	.L208
 2561              	.L209:
 683:Core/Src/printf.c ****         format++;
 2562              		.loc 1 683 9 view .LVU712
 683:Core/Src/printf.c ****         format++;
 2563              		.loc 1 683 15 is_stmt 0 view .LVU713
 2564 023c 45F48075 		orr	r5, r5, #256
 2565              	.LVL259:
 684:Core/Src/printf.c ****         break;
 2566              		.loc 1 684 9 is_stmt 1 view .LVU714
 684:Core/Src/printf.c ****         break;
 2567              		.loc 1 684 15 is_stmt 0 view .LVU715
 2568 0240 0132     		adds	r2, r2, #1
 2569 0242 0D92     		str	r2, [sp, #52]
 685:Core/Src/printf.c ****       default :
 2570              		.loc 1 685 9 is_stmt 1 view .LVU716
 2571 0244 98E7     		b	.L208
 2572              	.L216:
 2573              	.LBB39:
 700:Core/Src/printf.c ****         if (*format == 'x' || *format == 'X') {
 2574              		.loc 1 700 9 view .LVU717
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 68


 701:Core/Src/printf.c ****           base = 16U;
 2575              		.loc 1 701 9 view .LVU718
 701:Core/Src/printf.c ****           base = 16U;
 2576              		.loc 1 701 12 is_stmt 0 view .LVU719
 2577 0246 5828     		cmp	r0, #88
 2578 0248 18BF     		it	ne
 2579 024a 7828     		cmpne	r0, #120
 2580 024c 07D0     		beq	.L274
 704:Core/Src/printf.c ****           base =  8U;
 2581              		.loc 1 704 14 is_stmt 1 view .LVU720
 704:Core/Src/printf.c ****           base =  8U;
 2582              		.loc 1 704 17 is_stmt 0 view .LVU721
 2583 024e 6F28     		cmp	r0, #111
 2584 0250 3CD0     		beq	.L275
 707:Core/Src/printf.c ****           base =  2U;
 2585              		.loc 1 707 14 is_stmt 1 view .LVU722
 707:Core/Src/printf.c ****           base =  2U;
 2586              		.loc 1 707 17 is_stmt 0 view .LVU723
 2587 0252 6228     		cmp	r0, #98
 2588 0254 3CD0     		beq	.L276
 711:Core/Src/printf.c ****           flags &= ~FLAGS_HASH;   // no hash for dec format
 2589              		.loc 1 711 11 is_stmt 1 view .LVU724
 2590              	.LVL260:
 712:Core/Src/printf.c ****         }
 2591              		.loc 1 712 11 view .LVU725
 712:Core/Src/printf.c ****         }
 2592              		.loc 1 712 17 is_stmt 0 view .LVU726
 2593 0256 25F01005 		bic	r5, r5, #16
 2594              	.LVL261:
 711:Core/Src/printf.c ****           flags &= ~FLAGS_HASH;   // no hash for dec format
 2595              		.loc 1 711 16 view .LVU727
 2596 025a 0A23     		movs	r3, #10
 2597 025c 00E0     		b	.L224
 2598              	.LVL262:
 2599              	.L274:
 702:Core/Src/printf.c ****         }
 2600              		.loc 1 702 16 view .LVU728
 2601 025e 1023     		movs	r3, #16
 2602              	.L224:
 2603              	.LVL263:
 715:Core/Src/printf.c ****           flags |= FLAGS_UPPERCASE;
 2604              		.loc 1 715 9 is_stmt 1 view .LVU729
 715:Core/Src/printf.c ****           flags |= FLAGS_UPPERCASE;
 2605              		.loc 1 715 12 is_stmt 0 view .LVU730
 2606 0260 5828     		cmp	r0, #88
 2607 0262 37D0     		beq	.L293
 2608              	.L225:
 720:Core/Src/printf.c ****           flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 2609              		.loc 1 720 9 is_stmt 1 view .LVU731
 720:Core/Src/printf.c ****           flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 2610              		.loc 1 720 12 is_stmt 0 view .LVU732
 2611 0264 6928     		cmp	r0, #105
 2612 0266 18BF     		it	ne
 2613 0268 6428     		cmpne	r0, #100
 2614 026a 01D0     		beq	.L226
 721:Core/Src/printf.c ****         }
 2615              		.loc 1 721 11 is_stmt 1 view .LVU733
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 69


 721:Core/Src/printf.c ****         }
 2616              		.loc 1 721 17 is_stmt 0 view .LVU734
 2617 026c 25F00C05 		bic	r5, r5, #12
 2618              	.LVL264:
 2619              	.L226:
 725:Core/Src/printf.c ****           flags &= ~FLAGS_ZEROPAD;
 2620              		.loc 1 725 9 is_stmt 1 view .LVU735
 725:Core/Src/printf.c ****           flags &= ~FLAGS_ZEROPAD;
 2621              		.loc 1 725 12 is_stmt 0 view .LVU736
 2622 0270 15F4806F 		tst	r5, #1024
 2623 0274 01D0     		beq	.L227
 726:Core/Src/printf.c ****         }
 2624              		.loc 1 726 11 is_stmt 1 view .LVU737
 726:Core/Src/printf.c ****         }
 2625              		.loc 1 726 17 is_stmt 0 view .LVU738
 2626 0276 25F00105 		bic	r5, r5, #1
 2627              	.LVL265:
 2628              	.L227:
 730:Core/Src/printf.c ****           // signed
 2629              		.loc 1 730 9 is_stmt 1 view .LVU739
 730:Core/Src/printf.c ****           // signed
 2630              		.loc 1 730 12 is_stmt 0 view .LVU740
 2631 027a 6428     		cmp	r0, #100
 2632 027c 18BF     		it	ne
 2633 027e 6928     		cmpne	r0, #105
 2634 0280 76D1     		bne	.L228
 732:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 2635              		.loc 1 732 11 is_stmt 1 view .LVU741
 732:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 2636              		.loc 1 732 14 is_stmt 0 view .LVU742
 2637 0282 15F4007F 		tst	r5, #512
 2638 0286 28D1     		bne	.L294
 738:Core/Src/printf.c ****             const long value = va_arg(va, long);
 2639              		.loc 1 738 16 is_stmt 1 view .LVU743
 738:Core/Src/printf.c ****             const long value = va_arg(va, long);
 2640              		.loc 1 738 19 is_stmt 0 view .LVU744
 2641 0288 15F4807F 		tst	r5, #256
 2642 028c 49D1     		bne	.L295
 2643              	.LBB40:
 743:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value
 2644              		.loc 1 743 13 is_stmt 1 view .LVU745
 743:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value
 2645              		.loc 1 743 76 is_stmt 0 view .LVU746
 2646 028e 15F0400F 		tst	r5, #64
 2647 0292 5FD0     		beq	.L233
 743:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value
 2648              		.loc 1 743 60 view .LVU747
 2649 0294 189A     		ldr	r2, [sp, #96]
 2650 0296 111D     		adds	r1, r2, #4
 2651 0298 1891     		str	r1, [sp, #96]
 2652 029a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2653              	.L234:
 2654              	.LVL266:
 744:Core/Src/printf.c ****           }
 2655              		.loc 1 744 13 is_stmt 1 discriminator 8 view .LVU748
 744:Core/Src/printf.c ****           }
 2656              		.loc 1 744 56 is_stmt 0 discriminator 8 view .LVU749
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 70


 2657 029c 82EAE271 		eor	r1, r2, r2, asr #31
 2658 02a0 A1EBE271 		sub	r1, r1, r2, asr #31
 744:Core/Src/printf.c ****           }
 2659              		.loc 1 744 19 discriminator 8 view .LVU750
 2660 02a4 0595     		str	r5, [sp, #20]
 2661 02a6 0A98     		ldr	r0, [sp, #40]
 2662 02a8 0490     		str	r0, [sp, #16]
 2663 02aa CDF80CB0 		str	fp, [sp, #12]
 2664 02ae 0293     		str	r3, [sp, #8]
 2665 02b0 D20F     		lsrs	r2, r2, #31
 2666              	.LVL267:
 744:Core/Src/printf.c ****           }
 2667              		.loc 1 744 19 discriminator 8 view .LVU751
 2668 02b2 0192     		str	r2, [sp, #4]
 2669 02b4 0091     		str	r1, [sp]
 2670 02b6 3346     		mov	r3, r6
 2671              	.LVL268:
 744:Core/Src/printf.c ****           }
 2672              		.loc 1 744 19 discriminator 8 view .LVU752
 2673 02b8 2246     		mov	r2, r4
 2674 02ba 4146     		mov	r1, r8
 2675 02bc 3846     		mov	r0, r7
 2676 02be FFF7FEFF 		bl	_ntoa_long
 2677              	.LVL269:
 744:Core/Src/printf.c ****           }
 2678              		.loc 1 744 19 discriminator 8 view .LVU753
 2679 02c2 0446     		mov	r4, r0
 2680              	.LVL270:
 2681              	.L231:
 744:Core/Src/printf.c ****           }
 2682              		.loc 1 744 19 discriminator 8 view .LVU754
 2683              	.LBE40:
 762:Core/Src/printf.c ****         break;
 2684              		.loc 1 762 9 is_stmt 1 view .LVU755
 762:Core/Src/printf.c ****         break;
 2685              		.loc 1 762 15 is_stmt 0 view .LVU756
 2686 02c4 0D9B     		ldr	r3, [sp, #52]
 2687 02c6 0133     		adds	r3, r3, #1
 2688 02c8 0D93     		str	r3, [sp, #52]
 763:Core/Src/printf.c ****       }
 2689              		.loc 1 763 9 is_stmt 1 view .LVU757
 2690 02ca A4E6     		b	.L265
 2691              	.LVL271:
 2692              	.L275:
 705:Core/Src/printf.c ****         }
 2693              		.loc 1 705 16 is_stmt 0 view .LVU758
 2694 02cc 0823     		movs	r3, #8
 2695 02ce C7E7     		b	.L224
 2696              	.L276:
 708:Core/Src/printf.c ****         }
 2697              		.loc 1 708 16 view .LVU759
 2698 02d0 0223     		movs	r3, #2
 2699 02d2 C5E7     		b	.L224
 2700              	.LVL272:
 2701              	.L293:
 716:Core/Src/printf.c ****         }
 2702              		.loc 1 716 11 is_stmt 1 view .LVU760
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 71


 716:Core/Src/printf.c ****         }
 2703              		.loc 1 716 17 is_stmt 0 view .LVU761
 2704 02d4 45F02005 		orr	r5, r5, #32
 2705              	.LVL273:
 716:Core/Src/printf.c ****         }
 2706              		.loc 1 716 17 view .LVU762
 2707 02d8 C4E7     		b	.L225
 2708              	.L294:
 2709              	.LBB41:
 734:Core/Src/printf.c ****             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value 
 2710              		.loc 1 734 13 is_stmt 1 view .LVU763
 734:Core/Src/printf.c ****             idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value 
 2711              		.loc 1 734 29 is_stmt 0 view .LVU764
 2712 02da 189A     		ldr	r2, [sp, #96]
 2713 02dc 0732     		adds	r2, r2, #7
 2714 02de 22F00702 		bic	r2, r2, #7
 2715 02e2 02F10801 		add	r1, r2, #8
 2716 02e6 1891     		str	r1, [sp, #96]
 2717 02e8 5168     		ldr	r1, [r2, #4]
 735:Core/Src/printf.c **** #endif
 2718              		.loc 1 735 13 is_stmt 1 view .LVU765
 735:Core/Src/printf.c **** #endif
 2719              		.loc 1 735 61 is_stmt 0 view .LVU766
 2720 02ea 1268     		ldr	r2, [r2]
 2721 02ec 0846     		mov	r0, r1
 2722 02ee 0029     		cmp	r1, #0
 2723 02f0 13DB     		blt	.L296
 2724              	.L230:
 735:Core/Src/printf.c **** #endif
 2725              		.loc 1 735 19 view .LVU767
 2726 02f2 0895     		str	r5, [sp, #32]
 2727 02f4 0A9D     		ldr	r5, [sp, #40]
 2728              	.LVL274:
 735:Core/Src/printf.c **** #endif
 2729              		.loc 1 735 19 view .LVU768
 2730 02f6 0795     		str	r5, [sp, #28]
 2731 02f8 CDF818B0 		str	fp, [sp, #24]
 2732 02fc 0493     		str	r3, [sp, #16]
 2733 02fe 0023     		movs	r3, #0
 2734              	.LVL275:
 735:Core/Src/printf.c **** #endif
 2735              		.loc 1 735 19 view .LVU769
 2736 0300 0593     		str	r3, [sp, #20]
 2737 0302 C90F     		lsrs	r1, r1, #31
 2738 0304 0291     		str	r1, [sp, #8]
 2739 0306 0092     		str	r2, [sp]
 2740 0308 0190     		str	r0, [sp, #4]
 2741 030a 3346     		mov	r3, r6
 2742 030c 2246     		mov	r2, r4
 2743 030e 4146     		mov	r1, r8
 2744 0310 3846     		mov	r0, r7
 2745 0312 FFF7FEFF 		bl	_ntoa_long_long
 2746              	.LVL276:
 735:Core/Src/printf.c **** #endif
 2747              		.loc 1 735 19 view .LVU770
 2748 0316 0446     		mov	r4, r0
 2749              	.LVL277:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 72


 735:Core/Src/printf.c **** #endif
 2750              		.loc 1 735 19 view .LVU771
 2751              	.LBE41:
 2752 0318 D4E7     		b	.L231
 2753              	.LVL278:
 2754              	.L296:
 2755              	.LBB42:
 735:Core/Src/printf.c **** #endif
 2756              		.loc 1 735 61 view .LVU772
 2757 031a 5242     		negs	r2, r2
 2758 031c 61EB4100 		sbc	r0, r1, r1, lsl #1
 2759 0320 E7E7     		b	.L230
 2760              	.L295:
 2761              	.LBE42:
 2762              	.LBB43:
 739:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - valu
 2763              		.loc 1 739 13 is_stmt 1 view .LVU773
 739:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - valu
 2764              		.loc 1 739 24 is_stmt 0 view .LVU774
 2765 0322 189A     		ldr	r2, [sp, #96]
 2766 0324 111D     		adds	r1, r2, #4
 2767 0326 1891     		str	r1, [sp, #96]
 2768 0328 1268     		ldr	r2, [r2]
 740:Core/Src/printf.c ****           }
 2769              		.loc 1 740 13 is_stmt 1 view .LVU775
 740:Core/Src/printf.c ****           }
 2770              		.loc 1 740 56 is_stmt 0 view .LVU776
 2771 032a 82EAE271 		eor	r1, r2, r2, asr #31
 2772 032e A1EBE271 		sub	r1, r1, r2, asr #31
 740:Core/Src/printf.c ****           }
 2773              		.loc 1 740 19 view .LVU777
 2774 0332 0595     		str	r5, [sp, #20]
 2775 0334 0A98     		ldr	r0, [sp, #40]
 2776 0336 0490     		str	r0, [sp, #16]
 2777 0338 CDF80CB0 		str	fp, [sp, #12]
 2778 033c 0293     		str	r3, [sp, #8]
 2779 033e D20F     		lsrs	r2, r2, #31
 2780 0340 0192     		str	r2, [sp, #4]
 2781 0342 0091     		str	r1, [sp]
 2782 0344 3346     		mov	r3, r6
 2783              	.LVL279:
 740:Core/Src/printf.c ****           }
 2784              		.loc 1 740 19 view .LVU778
 2785 0346 2246     		mov	r2, r4
 2786 0348 4146     		mov	r1, r8
 2787 034a 3846     		mov	r0, r7
 2788 034c FFF7FEFF 		bl	_ntoa_long
 2789              	.LVL280:
 740:Core/Src/printf.c ****           }
 2790              		.loc 1 740 19 view .LVU779
 2791 0350 0446     		mov	r4, r0
 2792              	.LVL281:
 740:Core/Src/printf.c ****           }
 2793              		.loc 1 740 19 view .LVU780
 2794              	.LBE43:
 2795 0352 B7E7     		b	.L231
 2796              	.LVL282:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 73


 2797              	.L233:
 2798              	.LBB44:
 743:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value
 2799              		.loc 1 743 129 discriminator 2 view .LVU781
 2800 0354 15F0800F 		tst	r5, #128
 2801 0358 05D0     		beq	.L235
 743:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value
 2802              		.loc 1 743 113 view .LVU782
 2803 035a 189A     		ldr	r2, [sp, #96]
 2804 035c 111D     		adds	r1, r2, #4
 2805 035e 1891     		str	r1, [sp, #96]
 743:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value
 2806              		.loc 1 743 102 view .LVU783
 2807 0360 B2F90020 		ldrsh	r2, [r2]
 2808 0364 9AE7     		b	.L234
 2809              	.L235:
 743:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value
 2810              		.loc 1 743 129 view .LVU784
 2811 0366 189A     		ldr	r2, [sp, #96]
 2812 0368 111D     		adds	r1, r2, #4
 2813 036a 1891     		str	r1, [sp, #96]
 2814 036c 1268     		ldr	r2, [r2]
 2815 036e 95E7     		b	.L234
 2816              	.L228:
 743:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value
 2817              		.loc 1 743 129 view .LVU785
 2818              	.LBE44:
 749:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 2819              		.loc 1 749 11 is_stmt 1 view .LVU786
 749:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 2820              		.loc 1 749 14 is_stmt 0 view .LVU787
 2821 0370 15F4007F 		tst	r5, #512
 2822 0374 1AD1     		bne	.L297
 754:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, prec
 2823              		.loc 1 754 16 is_stmt 1 view .LVU788
 754:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, prec
 2824              		.loc 1 754 19 is_stmt 0 view .LVU789
 2825 0376 15F4807F 		tst	r5, #256
 2826 037a 33D1     		bne	.L298
 2827              	.LBB45:
 758:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags)
 2828              		.loc 1 758 13 is_stmt 1 view .LVU790
 758:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags)
 2829              		.loc 1 758 103 is_stmt 0 view .LVU791
 2830 037c 15F0400F 		tst	r5, #64
 2831 0380 45D0     		beq	.L238
 758:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags)
 2832              		.loc 1 758 78 view .LVU792
 2833 0382 189A     		ldr	r2, [sp, #96]
 2834 0384 111D     		adds	r1, r2, #4
 2835 0386 1891     		str	r1, [sp, #96]
 2836 0388 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2837              	.L239:
 2838              	.LVL283:
 759:Core/Src/printf.c ****           }
 2839              		.loc 1 759 13 is_stmt 1 discriminator 8 view .LVU793
 759:Core/Src/printf.c ****           }
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 74


 2840              		.loc 1 759 19 is_stmt 0 discriminator 8 view .LVU794
 2841 038a 0595     		str	r5, [sp, #20]
 2842 038c 0A99     		ldr	r1, [sp, #40]
 2843 038e 0491     		str	r1, [sp, #16]
 2844 0390 CDF80CB0 		str	fp, [sp, #12]
 2845 0394 0293     		str	r3, [sp, #8]
 2846 0396 0023     		movs	r3, #0
 2847              	.LVL284:
 759:Core/Src/printf.c ****           }
 2848              		.loc 1 759 19 discriminator 8 view .LVU795
 2849 0398 0193     		str	r3, [sp, #4]
 2850 039a 0092     		str	r2, [sp]
 2851 039c 3346     		mov	r3, r6
 2852 039e 2246     		mov	r2, r4
 2853              	.LVL285:
 759:Core/Src/printf.c ****           }
 2854              		.loc 1 759 19 discriminator 8 view .LVU796
 2855 03a0 4146     		mov	r1, r8
 2856 03a2 3846     		mov	r0, r7
 2857 03a4 FFF7FEFF 		bl	_ntoa_long
 2858              	.LVL286:
 759:Core/Src/printf.c ****           }
 2859              		.loc 1 759 19 discriminator 8 view .LVU797
 2860 03a8 0446     		mov	r4, r0
 2861              	.LVL287:
 759:Core/Src/printf.c ****           }
 2862              		.loc 1 759 19 discriminator 8 view .LVU798
 2863 03aa 8BE7     		b	.L231
 2864              	.LVL288:
 2865              	.L297:
 759:Core/Src/printf.c ****           }
 2866              		.loc 1 759 19 discriminator 8 view .LVU799
 2867              	.LBE45:
 751:Core/Src/printf.c **** #endif
 2868              		.loc 1 751 13 is_stmt 1 view .LVU800
 751:Core/Src/printf.c **** #endif
 2869              		.loc 1 751 19 is_stmt 0 view .LVU801
 2870 03ac 189A     		ldr	r2, [sp, #96]
 2871 03ae 0732     		adds	r2, r2, #7
 2872 03b0 22F00702 		bic	r2, r2, #7
 2873 03b4 02F10801 		add	r1, r2, #8
 2874 03b8 1891     		str	r1, [sp, #96]
 2875 03ba 0895     		str	r5, [sp, #32]
 2876 03bc 0A99     		ldr	r1, [sp, #40]
 2877 03be 0791     		str	r1, [sp, #28]
 2878 03c0 CDF818B0 		str	fp, [sp, #24]
 2879 03c4 0021     		movs	r1, #0
 2880 03c6 0493     		str	r3, [sp, #16]
 2881 03c8 0591     		str	r1, [sp, #20]
 2882 03ca 0291     		str	r1, [sp, #8]
 2883 03cc D2E90023 		ldrd	r2, [r2]
 2884 03d0 CDE90023 		strd	r2, [sp]
 2885 03d4 3346     		mov	r3, r6
 2886              	.LVL289:
 751:Core/Src/printf.c **** #endif
 2887              		.loc 1 751 19 view .LVU802
 2888 03d6 2246     		mov	r2, r4
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 75


 2889 03d8 4146     		mov	r1, r8
 2890 03da 3846     		mov	r0, r7
 2891 03dc FFF7FEFF 		bl	_ntoa_long_long
 2892              	.LVL290:
 751:Core/Src/printf.c **** #endif
 2893              		.loc 1 751 19 view .LVU803
 2894 03e0 0446     		mov	r4, r0
 2895              	.LVL291:
 751:Core/Src/printf.c **** #endif
 2896              		.loc 1 751 19 view .LVU804
 2897 03e2 6FE7     		b	.L231
 2898              	.LVL292:
 2899              	.L298:
 755:Core/Src/printf.c ****           }
 2900              		.loc 1 755 13 is_stmt 1 view .LVU805
 755:Core/Src/printf.c ****           }
 2901              		.loc 1 755 19 is_stmt 0 view .LVU806
 2902 03e4 189A     		ldr	r2, [sp, #96]
 2903 03e6 111D     		adds	r1, r2, #4
 2904 03e8 1891     		str	r1, [sp, #96]
 2905 03ea 0595     		str	r5, [sp, #20]
 2906 03ec 0A99     		ldr	r1, [sp, #40]
 2907 03ee 0491     		str	r1, [sp, #16]
 2908 03f0 CDF80CB0 		str	fp, [sp, #12]
 2909 03f4 0293     		str	r3, [sp, #8]
 2910 03f6 0023     		movs	r3, #0
 2911              	.LVL293:
 755:Core/Src/printf.c ****           }
 2912              		.loc 1 755 19 view .LVU807
 2913 03f8 0193     		str	r3, [sp, #4]
 2914 03fa 1368     		ldr	r3, [r2]
 2915 03fc 0093     		str	r3, [sp]
 2916 03fe 3346     		mov	r3, r6
 2917 0400 2246     		mov	r2, r4
 2918 0402 4146     		mov	r1, r8
 2919 0404 3846     		mov	r0, r7
 2920 0406 FFF7FEFF 		bl	_ntoa_long
 2921              	.LVL294:
 755:Core/Src/printf.c ****           }
 2922              		.loc 1 755 19 view .LVU808
 2923 040a 0446     		mov	r4, r0
 2924              	.LVL295:
 755:Core/Src/printf.c ****           }
 2925              		.loc 1 755 19 view .LVU809
 2926 040c 5AE7     		b	.L231
 2927              	.LVL296:
 2928              	.L238:
 2929              	.LBB46:
 758:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags)
 2930              		.loc 1 758 174 discriminator 2 view .LVU810
 2931 040e 15F0800F 		tst	r5, #128
 2932 0412 04D0     		beq	.L240
 758:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags)
 2933              		.loc 1 758 149 view .LVU811
 2934 0414 189A     		ldr	r2, [sp, #96]
 2935 0416 111D     		adds	r1, r2, #4
 2936 0418 1891     		str	r1, [sp, #96]
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 76


 2937 041a 1288     		ldrh	r2, [r2]
 2938 041c B5E7     		b	.L239
 2939              	.L240:
 758:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags)
 2940              		.loc 1 758 174 view .LVU812
 2941 041e 189A     		ldr	r2, [sp, #96]
 2942 0420 111D     		adds	r1, r2, #4
 2943 0422 1891     		str	r1, [sp, #96]
 2944 0424 1268     		ldr	r2, [r2]
 2945 0426 B0E7     		b	.L239
 2946              	.LVL297:
 2947              	.L221:
 758:Core/Src/printf.c ****             idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags)
 2948              		.loc 1 758 174 view .LVU813
 2949              	.LBE46:
 2950              	.LBE39:
 768:Core/Src/printf.c ****         idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 2951              		.loc 1 768 9 is_stmt 1 view .LVU814
 768:Core/Src/printf.c ****         idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 2952              		.loc 1 768 12 is_stmt 0 view .LVU815
 2953 0428 4628     		cmp	r0, #70
 2954 042a 18D0     		beq	.L299
 2955              	.L241:
 769:Core/Src/printf.c ****         format++;
 2956              		.loc 1 769 9 is_stmt 1 view .LVU816
 769:Core/Src/printf.c ****         format++;
 2957              		.loc 1 769 15 is_stmt 0 view .LVU817
 2958 042c 189B     		ldr	r3, [sp, #96]
 2959 042e 0733     		adds	r3, r3, #7
 2960 0430 23F00703 		bic	r3, r3, #7
 2961 0434 03F10802 		add	r2, r3, #8
 2962 0438 1892     		str	r2, [sp, #96]
 2963 043a 93ED000B 		vldr.64	d0, [r3]
 2964 043e 0295     		str	r5, [sp, #8]
 2965 0440 0A9B     		ldr	r3, [sp, #40]
 2966 0442 0193     		str	r3, [sp, #4]
 2967 0444 CDF800B0 		str	fp, [sp]
 2968 0448 3346     		mov	r3, r6
 2969 044a 2246     		mov	r2, r4
 2970 044c 4146     		mov	r1, r8
 2971 044e 3846     		mov	r0, r7
 2972 0450 FFF7FEFF 		bl	_ftoa
 2973              	.LVL298:
 2974 0454 0446     		mov	r4, r0
 2975              	.LVL299:
 770:Core/Src/printf.c ****         break;
 2976              		.loc 1 770 9 is_stmt 1 view .LVU818
 770:Core/Src/printf.c ****         break;
 2977              		.loc 1 770 15 is_stmt 0 view .LVU819
 2978 0456 0D9B     		ldr	r3, [sp, #52]
 2979 0458 0133     		adds	r3, r3, #1
 2980 045a 0D93     		str	r3, [sp, #52]
 771:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_EXPONENTIAL)
 2981              		.loc 1 771 9 is_stmt 1 view .LVU820
 2982 045c DBE5     		b	.L265
 2983              	.LVL300:
 2984              	.L299:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 77


 768:Core/Src/printf.c ****         idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 2985              		.loc 1 768 29 discriminator 1 view .LVU821
 768:Core/Src/printf.c ****         idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 2986              		.loc 1 768 35 is_stmt 0 discriminator 1 view .LVU822
 2987 045e 45F02005 		orr	r5, r5, #32
 2988              	.LVL301:
 768:Core/Src/printf.c ****         idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 2989              		.loc 1 768 35 discriminator 1 view .LVU823
 2990 0462 E3E7     		b	.L241
 2991              	.L220:
 777:Core/Src/printf.c ****         if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 2992              		.loc 1 777 9 is_stmt 1 view .LVU824
 777:Core/Src/printf.c ****         if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 2993              		.loc 1 777 29 is_stmt 0 view .LVU825
 2994 0464 4728     		cmp	r0, #71
 2995 0466 14BF     		ite	ne
 2996 0468 0023     		movne	r3, #0
 2997 046a 0123     		moveq	r3, #1
 2998 046c 6728     		cmp	r0, #103
 2999 046e 14BF     		ite	ne
 3000 0470 1A46     		movne	r2, r3
 3001 0472 43F00102 		orreq	r2, r3, #1
 777:Core/Src/printf.c ****         if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 3002              		.loc 1 777 12 view .LVU826
 3003 0476 0AB1     		cbz	r2, .L242
 777:Core/Src/printf.c ****         if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 3004              		.loc 1 777 49 is_stmt 1 discriminator 1 view .LVU827
 777:Core/Src/printf.c ****         if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 3005              		.loc 1 777 55 is_stmt 0 discriminator 1 view .LVU828
 3006 0478 45F40065 		orr	r5, r5, #2048
 3007              	.LVL302:
 3008              	.L242:
 778:Core/Src/printf.c ****         idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 3009              		.loc 1 778 9 is_stmt 1 view .LVU829
 778:Core/Src/printf.c ****         idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 3010              		.loc 1 778 29 is_stmt 0 view .LVU830
 3011 047c 4528     		cmp	r0, #69
 3012 047e 08BF     		it	eq
 3013 0480 43F00103 		orreq	r3, r3, #1
 778:Core/Src/printf.c ****         idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 3014              		.loc 1 778 12 view .LVU831
 3015 0484 0BB1     		cbz	r3, .L243
 778:Core/Src/printf.c ****         idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 3016              		.loc 1 778 49 is_stmt 1 discriminator 1 view .LVU832
 778:Core/Src/printf.c ****         idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 3017              		.loc 1 778 55 is_stmt 0 discriminator 1 view .LVU833
 3018 0486 45F02005 		orr	r5, r5, #32
 3019              	.LVL303:
 3020              	.L243:
 779:Core/Src/printf.c ****         format++;
 3021              		.loc 1 779 9 is_stmt 1 view .LVU834
 779:Core/Src/printf.c ****         format++;
 3022              		.loc 1 779 15 is_stmt 0 view .LVU835
 3023 048a 189B     		ldr	r3, [sp, #96]
 3024 048c 0733     		adds	r3, r3, #7
 3025 048e 23F00703 		bic	r3, r3, #7
 3026 0492 03F10802 		add	r2, r3, #8
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 78


 3027 0496 1892     		str	r2, [sp, #96]
 3028 0498 93ED000B 		vldr.64	d0, [r3]
 3029 049c 0295     		str	r5, [sp, #8]
 3030 049e 0A9B     		ldr	r3, [sp, #40]
 3031 04a0 0193     		str	r3, [sp, #4]
 3032 04a2 CDF800B0 		str	fp, [sp]
 3033 04a6 3346     		mov	r3, r6
 3034 04a8 2246     		mov	r2, r4
 3035 04aa 4146     		mov	r1, r8
 3036 04ac 3846     		mov	r0, r7
 3037 04ae FFF7FEFF 		bl	_etoa
 3038              	.LVL304:
 3039 04b2 0446     		mov	r4, r0
 3040              	.LVL305:
 780:Core/Src/printf.c ****         break;
 3041              		.loc 1 780 9 is_stmt 1 view .LVU836
 780:Core/Src/printf.c ****         break;
 3042              		.loc 1 780 15 is_stmt 0 view .LVU837
 3043 04b4 0D9B     		ldr	r3, [sp, #52]
 3044 04b6 0133     		adds	r3, r3, #1
 3045 04b8 0D93     		str	r3, [sp, #52]
 781:Core/Src/printf.c **** #endif  // PRINTF_SUPPORT_EXPONENTIAL
 3046              		.loc 1 781 9 is_stmt 1 view .LVU838
 3047 04ba ACE5     		b	.L265
 3048              	.LVL306:
 3049              	.L222:
 3050              	.LBB47:
 785:Core/Src/printf.c ****         // pre padding
 3051              		.loc 1 785 9 view .LVU839
 787:Core/Src/printf.c ****           while (l++ < width) {
 3052              		.loc 1 787 9 view .LVU840
 787:Core/Src/printf.c ****           while (l++ < width) {
 3053              		.loc 1 787 12 is_stmt 0 view .LVU841
 3054 04bc 15F00205 		ands	r5, r5, #2
 3055              	.LVL307:
 787:Core/Src/printf.c ****           while (l++ < width) {
 3056              		.loc 1 787 12 view .LVU842
 3057 04c0 1FD0     		beq	.L277
 785:Core/Src/printf.c ****         // pre padding
 3058              		.loc 1 785 22 view .LVU843
 3059 04c2 4FF00109 		mov	r9, #1
 3060              	.LVL308:
 3061              	.L245:
 793:Core/Src/printf.c ****         // post padding
 3062              		.loc 1 793 9 is_stmt 1 view .LVU844
 793:Core/Src/printf.c ****         // post padding
 3063              		.loc 1 793 19 is_stmt 0 view .LVU845
 3064 04c6 1898     		ldr	r0, [sp, #96]
 3065 04c8 031D     		adds	r3, r0, #4
 3066 04ca 1893     		str	r3, [sp, #96]
 793:Core/Src/printf.c ****         // post padding
 3067              		.loc 1 793 9 view .LVU846
 3068 04cc 04F1010A 		add	r10, r4, #1
 3069              	.LVL309:
 793:Core/Src/printf.c ****         // post padding
 3070              		.loc 1 793 9 view .LVU847
 3071 04d0 3346     		mov	r3, r6
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 79


 3072 04d2 2246     		mov	r2, r4
 3073 04d4 4146     		mov	r1, r8
 3074 04d6 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 3075 04d8 B847     		blx	r7
 3076              	.LVL310:
 795:Core/Src/printf.c ****           while (l++ < width) {
 3077              		.loc 1 795 9 is_stmt 1 view .LVU848
 795:Core/Src/printf.c ****           while (l++ < width) {
 3078              		.loc 1 795 12 is_stmt 0 view .LVU849
 3079 04da BDB9     		cbnz	r5, .L300
 3080              	.LVL311:
 3081              	.L248:
 800:Core/Src/printf.c ****         break;
 3082              		.loc 1 800 9 is_stmt 1 view .LVU850
 800:Core/Src/printf.c ****         break;
 3083              		.loc 1 800 15 is_stmt 0 view .LVU851
 3084 04dc 0D9B     		ldr	r3, [sp, #52]
 3085 04de 0133     		adds	r3, r3, #1
 3086 04e0 0D93     		str	r3, [sp, #52]
 3087              		.loc 1 801 9 is_stmt 1 view .LVU852
 3088 04e2 5446     		mov	r4, r10
 3089 04e4 97E5     		b	.L265
 3090              	.LVL312:
 3091              	.L246:
 789:Core/Src/printf.c ****           }
 3092              		.loc 1 789 13 view .LVU853
 3093 04e6 02F1010A 		add	r10, r2, #1
 3094              	.LVL313:
 789:Core/Src/printf.c ****           }
 3095              		.loc 1 789 13 is_stmt 0 view .LVU854
 3096 04ea 3346     		mov	r3, r6
 3097 04ec 4146     		mov	r1, r8
 3098 04ee 2020     		movs	r0, #32
 3099 04f0 B847     		blx	r7
 3100              	.LVL314:
 788:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 3101              		.loc 1 788 19 view .LVU855
 3102 04f2 4B46     		mov	r3, r9
 789:Core/Src/printf.c ****           }
 3103              		.loc 1 789 13 view .LVU856
 3104 04f4 5246     		mov	r2, r10
 3105              	.LVL315:
 3106              	.L244:
 788:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 3107              		.loc 1 788 17 is_stmt 1 view .LVU857
 788:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 3108              		.loc 1 788 19 is_stmt 0 view .LVU858
 3109 04f6 03F10109 		add	r9, r3, #1
 3110              	.LVL316:
 788:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 3111              		.loc 1 788 17 view .LVU859
 3112 04fa 9B45     		cmp	fp, r3
 3113 04fc F3D8     		bhi	.L246
 788:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 3114              		.loc 1 788 17 view .LVU860
 3115 04fe 1446     		mov	r4, r2
 3116 0500 E1E7     		b	.L245
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 80


 3117              	.LVL317:
 3118              	.L277:
 785:Core/Src/printf.c ****         // pre padding
 3119              		.loc 1 785 22 view .LVU861
 3120 0502 0123     		movs	r3, #1
 3121 0504 DDF828B0 		ldr	fp, [sp, #40]
 3122              	.LVL318:
 785:Core/Src/printf.c ****         // pre padding
 3123              		.loc 1 785 22 view .LVU862
 3124 0508 2246     		mov	r2, r4
 3125 050a F4E7     		b	.L244
 3126              	.LVL319:
 3127              	.L300:
 785:Core/Src/printf.c ****         // pre padding
 3128              		.loc 1 785 22 view .LVU863
 3129 050c 5246     		mov	r2, r10
 3130 050e DDF828A0 		ldr	r10, [sp, #40]
 3131              	.LVL320:
 785:Core/Src/printf.c ****         // pre padding
 3132              		.loc 1 785 22 view .LVU864
 3133 0512 06E0     		b	.L247
 3134              	.LVL321:
 3135              	.L249:
 797:Core/Src/printf.c ****           }
 3136              		.loc 1 797 13 is_stmt 1 view .LVU865
 3137 0514 551C     		adds	r5, r2, #1
 3138              	.LVL322:
 797:Core/Src/printf.c ****           }
 3139              		.loc 1 797 13 is_stmt 0 view .LVU866
 3140 0516 3346     		mov	r3, r6
 3141 0518 4146     		mov	r1, r8
 3142 051a 2020     		movs	r0, #32
 3143 051c B847     		blx	r7
 3144              	.LVL323:
 796:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 3145              		.loc 1 796 19 view .LVU867
 3146 051e A146     		mov	r9, r4
 797:Core/Src/printf.c ****           }
 3147              		.loc 1 797 13 view .LVU868
 3148 0520 2A46     		mov	r2, r5
 3149              	.LVL324:
 3150              	.L247:
 796:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 3151              		.loc 1 796 17 is_stmt 1 view .LVU869
 796:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 3152              		.loc 1 796 19 is_stmt 0 view .LVU870
 3153 0522 09F10104 		add	r4, r9, #1
 3154              	.LVL325:
 796:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 3155              		.loc 1 796 17 view .LVU871
 3156 0526 CA45     		cmp	r10, r9
 3157 0528 F4D8     		bhi	.L249
 796:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 3158              		.loc 1 796 17 view .LVU872
 3159 052a 9246     		mov	r10, r2
 3160 052c D6E7     		b	.L248
 3161              	.LVL326:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 81


 3162              	.L218:
 796:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 3163              		.loc 1 796 17 view .LVU873
 3164              	.LBE47:
 3165              	.LBB48:
 802:Core/Src/printf.c ****       }
 803:Core/Src/printf.c **** 
 804:Core/Src/printf.c ****       case 's' : {
 805:Core/Src/printf.c ****         const char* p = va_arg(va, char*);
 3166              		.loc 1 805 9 is_stmt 1 view .LVU874
 3167              		.loc 1 805 21 is_stmt 0 view .LVU875
 3168 052e 189B     		ldr	r3, [sp, #96]
 3169 0530 1A1D     		adds	r2, r3, #4
 3170 0532 1892     		str	r2, [sp, #96]
 3171 0534 D3F800A0 		ldr	r10, [r3]
 806:Core/Src/printf.c ****         unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 3172              		.loc 1 806 9 is_stmt 1 view .LVU876
 3173              		.loc 1 806 26 is_stmt 0 view .LVU877
 3174 0538 BBF1000F 		cmp	fp, #0
 3175 053c 1ED1     		bne	.L250
 3176 053e 4FF0FF33 		mov	r3, #-1
 3177              	.L251:
 3178 0542 D146     		mov	r9, r10
 3179 0544 02E0     		b	.L252
 3180              	.LVL327:
 3181              	.L254:
 3182              	.LBB49:
 3183              	.LBB50:
 182:Core/Src/printf.c ****   return (unsigned int)(s - str);
 3184              		.loc 1 182 38 is_stmt 1 view .LVU878
 182:Core/Src/printf.c ****   return (unsigned int)(s - str);
 3185              		.loc 1 182 34 view .LVU879
 3186 0546 09F10109 		add	r9, r9, #1
 3187              	.LVL328:
 182:Core/Src/printf.c ****   return (unsigned int)(s - str);
 3188              		.loc 1 182 30 is_stmt 0 view .LVU880
 3189 054a 1346     		mov	r3, r2
 3190              	.LVL329:
 3191              	.L252:
 182:Core/Src/printf.c ****   return (unsigned int)(s - str);
 3192              		.loc 1 182 17 is_stmt 1 view .LVU881
 3193 054c 99F80020 		ldrb	r2, [r9]	@ zero_extendqisi2
 182:Core/Src/printf.c ****   return (unsigned int)(s - str);
 3194              		.loc 1 182 3 is_stmt 0 view .LVU882
 3195 0550 12B1     		cbz	r2, .L253
 182:Core/Src/printf.c ****   return (unsigned int)(s - str);
 3196              		.loc 1 182 30 view .LVU883
 3197 0552 5A1E     		subs	r2, r3, #1
 3198              	.LVL330:
 182:Core/Src/printf.c ****   return (unsigned int)(s - str);
 3199              		.loc 1 182 20 view .LVU884
 3200 0554 002B     		cmp	r3, #0
 3201 0556 F6D1     		bne	.L254
 3202              	.LVL331:
 3203              	.L253:
 183:Core/Src/printf.c **** }
 3204              		.loc 1 183 3 is_stmt 1 view .LVU885
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 82


 183:Core/Src/printf.c **** }
 3205              		.loc 1 183 27 is_stmt 0 view .LVU886
 3206 0558 A9EB0A09 		sub	r9, r9, r10
 3207              	.LVL332:
 183:Core/Src/printf.c **** }
 3208              		.loc 1 183 27 view .LVU887
 3209              	.LBE50:
 3210              	.LBE49:
 807:Core/Src/printf.c ****         // pre padding
 808:Core/Src/printf.c ****         if (flags & FLAGS_PRECISION) {
 3211              		.loc 1 808 9 is_stmt 1 view .LVU888
 3212              		.loc 1 808 12 is_stmt 0 view .LVU889
 3213 055c 15F48063 		ands	r3, r5, #1024
 3214 0560 0B93     		str	r3, [sp, #44]
 3215 0562 02D0     		beq	.L255
 809:Core/Src/printf.c ****           l = (l < precision ? l : precision);
 3216              		.loc 1 809 11 is_stmt 1 view .LVU890
 3217              		.loc 1 809 13 is_stmt 0 view .LVU891
 3218 0564 D945     		cmp	r9, fp
 3219 0566 28BF     		it	cs
 3220 0568 D946     		movcs	r9, fp
 3221              	.LVL333:
 3222              	.L255:
 810:Core/Src/printf.c ****         }
 811:Core/Src/printf.c ****         if (!(flags & FLAGS_LEFT)) {
 3223              		.loc 1 811 9 is_stmt 1 view .LVU892
 3224              		.loc 1 811 12 is_stmt 0 view .LVU893
 3225 056a 15F00203 		ands	r3, r5, #2
 3226 056e 0C93     		str	r3, [sp, #48]
 3227 0570 06D0     		beq	.L301
 3228              		.loc 1 811 12 view .LVU894
 3229 0572 2246     		mov	r2, r4
 3230 0574 5C46     		mov	r4, fp
 3231              	.LVL334:
 3232              		.loc 1 811 12 view .LVU895
 3233 0576 B346     		mov	fp, r6
 3234              	.LVL335:
 3235              		.loc 1 811 12 view .LVU896
 3236 0578 0B9E     		ldr	r6, [sp, #44]
 3237              	.LVL336:
 3238              		.loc 1 811 12 view .LVU897
 3239 057a 1DE0     		b	.L259
 3240              	.LVL337:
 3241              	.L250:
 806:Core/Src/printf.c ****         // pre padding
 3242              		.loc 1 806 26 view .LVU898
 3243 057c 5B46     		mov	r3, fp
 3244 057e E0E7     		b	.L251
 3245              	.LVL338:
 3246              	.L301:
 806:Core/Src/printf.c ****         // pre padding
 3247              		.loc 1 806 26 view .LVU899
 3248 0580 2246     		mov	r2, r4
 3249 0582 0A9C     		ldr	r4, [sp, #40]
 3250              	.LVL339:
 806:Core/Src/printf.c ****         // pre padding
 3251              		.loc 1 806 26 view .LVU900
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 83


 3252 0584 4B46     		mov	r3, r9
 3253 0586 07E0     		b	.L256
 3254              	.LVL340:
 3255              	.L258:
 812:Core/Src/printf.c ****           while (l++ < width) {
 813:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 3256              		.loc 1 813 13 is_stmt 1 view .LVU901
 3257 0588 02F10109 		add	r9, r2, #1
 3258              	.LVL341:
 3259              		.loc 1 813 13 is_stmt 0 view .LVU902
 3260 058c 3346     		mov	r3, r6
 3261 058e 4146     		mov	r1, r8
 3262 0590 2020     		movs	r0, #32
 3263 0592 B847     		blx	r7
 3264              	.LVL342:
 812:Core/Src/printf.c ****           while (l++ < width) {
 3265              		.loc 1 812 19 view .LVU903
 3266 0594 2B46     		mov	r3, r5
 3267              		.loc 1 813 13 view .LVU904
 3268 0596 4A46     		mov	r2, r9
 3269              	.LVL343:
 3270              	.L256:
 812:Core/Src/printf.c ****           while (l++ < width) {
 3271              		.loc 1 812 17 is_stmt 1 view .LVU905
 812:Core/Src/printf.c ****           while (l++ < width) {
 3272              		.loc 1 812 19 is_stmt 0 view .LVU906
 3273 0598 5D1C     		adds	r5, r3, #1
 3274              	.LVL344:
 812:Core/Src/printf.c ****           while (l++ < width) {
 3275              		.loc 1 812 17 view .LVU907
 3276 059a 9C42     		cmp	r4, r3
 3277 059c F4D8     		bhi	.L258
 812:Core/Src/printf.c ****           while (l++ < width) {
 3278              		.loc 1 812 19 view .LVU908
 3279 059e A946     		mov	r9, r5
 3280 05a0 5C46     		mov	r4, fp
 3281 05a2 B346     		mov	fp, r6
 3282              	.LVL345:
 812:Core/Src/printf.c ****           while (l++ < width) {
 3283              		.loc 1 812 19 view .LVU909
 3284 05a4 0B9E     		ldr	r6, [sp, #44]
 3285              	.LVL346:
 812:Core/Src/printf.c ****           while (l++ < width) {
 3286              		.loc 1 812 19 view .LVU910
 3287 05a6 07E0     		b	.L259
 3288              	.LVL347:
 3289              	.L278:
 814:Core/Src/printf.c ****           }
 815:Core/Src/printf.c ****         }
 816:Core/Src/printf.c ****         // string output
 817:Core/Src/printf.c ****         while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 3290              		.loc 1 817 69 view .LVU911
 3291 05a8 1C46     		mov	r4, r3
 3292              	.LVL348:
 3293              	.L261:
 818:Core/Src/printf.c ****           out(*(p++), buffer, idx++, maxlen);
 3294              		.loc 1 818 11 is_stmt 1 view .LVU912
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 84


 3295              		.loc 1 818 18 is_stmt 0 view .LVU913
 3296 05aa 0AF1010A 		add	r10, r10, #1
 3297              	.LVL349:
 3298              		.loc 1 818 11 view .LVU914
 3299 05ae 551C     		adds	r5, r2, #1
 3300              	.LVL350:
 3301              		.loc 1 818 11 view .LVU915
 3302 05b0 5B46     		mov	r3, fp
 3303 05b2 4146     		mov	r1, r8
 3304 05b4 B847     		blx	r7
 3305              	.LVL351:
 3306 05b6 2A46     		mov	r2, r5
 3307              	.LVL352:
 3308              	.L259:
 817:Core/Src/printf.c ****           out(*(p++), buffer, idx++, maxlen);
 3309              		.loc 1 817 15 is_stmt 1 view .LVU916
 817:Core/Src/printf.c ****           out(*(p++), buffer, idx++, maxlen);
 3310              		.loc 1 817 17 is_stmt 0 view .LVU917
 3311 05b8 9AF80000 		ldrb	r0, [r10]	@ zero_extendqisi2
 817:Core/Src/printf.c ****           out(*(p++), buffer, idx++, maxlen);
 3312              		.loc 1 817 15 view .LVU918
 3313 05bc 20B1     		cbz	r0, .L260
 817:Core/Src/printf.c ****           out(*(p++), buffer, idx++, maxlen);
 3314              		.loc 1 817 26 discriminator 1 view .LVU919
 3315 05be 002E     		cmp	r6, #0
 3316 05c0 F3D0     		beq	.L261
 817:Core/Src/printf.c ****           out(*(p++), buffer, idx++, maxlen);
 3317              		.loc 1 817 69 discriminator 2 view .LVU920
 3318 05c2 631E     		subs	r3, r4, #1
 3319              	.LVL353:
 817:Core/Src/printf.c ****           out(*(p++), buffer, idx++, maxlen);
 3320              		.loc 1 817 57 discriminator 2 view .LVU921
 3321 05c4 002C     		cmp	r4, #0
 3322 05c6 EFD1     		bne	.L278
 3323              	.LVL354:
 3324              	.L260:
 819:Core/Src/printf.c ****         }
 820:Core/Src/printf.c ****         // post padding
 821:Core/Src/printf.c ****         if (flags & FLAGS_LEFT) {
 3325              		.loc 1 821 12 view .LVU922
 3326 05c8 1446     		mov	r4, r2
 3327 05ca 5E46     		mov	r6, fp
 3328              		.loc 1 821 9 is_stmt 1 view .LVU923
 3329              		.loc 1 821 12 is_stmt 0 view .LVU924
 3330 05cc 0C9B     		ldr	r3, [sp, #48]
 3331 05ce 1BB9     		cbnz	r3, .L302
 3332              	.LVL355:
 3333              	.L263:
 822:Core/Src/printf.c ****           while (l++ < width) {
 823:Core/Src/printf.c ****             out(' ', buffer, idx++, maxlen);
 824:Core/Src/printf.c ****           }
 825:Core/Src/printf.c ****         }
 826:Core/Src/printf.c ****         format++;
 3334              		.loc 1 826 9 is_stmt 1 view .LVU925
 3335              		.loc 1 826 15 is_stmt 0 view .LVU926
 3336 05d0 0D9B     		ldr	r3, [sp, #52]
 3337 05d2 0133     		adds	r3, r3, #1
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 85


 3338 05d4 0D93     		str	r3, [sp, #52]
 827:Core/Src/printf.c ****         break;
 3339              		.loc 1 827 9 is_stmt 1 view .LVU927
 3340 05d6 1EE5     		b	.L265
 3341              	.LVL356:
 3342              	.L302:
 3343              		.loc 1 827 9 is_stmt 0 view .LVU928
 3344 05d8 DDF828A0 		ldr	r10, [sp, #40]
 3345              	.LVL357:
 3346              		.loc 1 827 9 view .LVU929
 3347 05dc 06E0     		b	.L262
 3348              	.LVL358:
 3349              	.L264:
 823:Core/Src/printf.c ****           }
 3350              		.loc 1 823 13 is_stmt 1 view .LVU930
 3351 05de 551C     		adds	r5, r2, #1
 3352              	.LVL359:
 823:Core/Src/printf.c ****           }
 3353              		.loc 1 823 13 is_stmt 0 view .LVU931
 3354 05e0 3346     		mov	r3, r6
 3355 05e2 4146     		mov	r1, r8
 3356 05e4 2020     		movs	r0, #32
 3357 05e6 B847     		blx	r7
 3358              	.LVL360:
 822:Core/Src/printf.c ****           while (l++ < width) {
 3359              		.loc 1 822 19 view .LVU932
 3360 05e8 A146     		mov	r9, r4
 823:Core/Src/printf.c ****           }
 3361              		.loc 1 823 13 view .LVU933
 3362 05ea 2A46     		mov	r2, r5
 3363              	.LVL361:
 3364              	.L262:
 822:Core/Src/printf.c ****           while (l++ < width) {
 3365              		.loc 1 822 17 is_stmt 1 view .LVU934
 822:Core/Src/printf.c ****           while (l++ < width) {
 3366              		.loc 1 822 19 is_stmt 0 view .LVU935
 3367 05ec 09F10104 		add	r4, r9, #1
 3368              	.LVL362:
 822:Core/Src/printf.c ****           while (l++ < width) {
 3369              		.loc 1 822 17 view .LVU936
 3370 05f0 CA45     		cmp	r10, r9
 3371 05f2 F4D8     		bhi	.L264
 822:Core/Src/printf.c ****           while (l++ < width) {
 3372              		.loc 1 822 17 view .LVU937
 3373 05f4 1446     		mov	r4, r2
 3374              	.LVL363:
 822:Core/Src/printf.c ****           while (l++ < width) {
 3375              		.loc 1 822 17 view .LVU938
 3376 05f6 EBE7     		b	.L263
 3377              	.LVL364:
 3378              	.L219:
 822:Core/Src/printf.c ****           while (l++ < width) {
 3379              		.loc 1 822 17 view .LVU939
 3380              	.LBE48:
 3381              	.LBB51:
 828:Core/Src/printf.c ****       }
 829:Core/Src/printf.c **** 
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 86


 830:Core/Src/printf.c ****       case 'p' : {
 831:Core/Src/printf.c ****         width = sizeof(void*) * 2U;
 3382              		.loc 1 831 9 is_stmt 1 view .LVU940
 832:Core/Src/printf.c ****         flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 3383              		.loc 1 832 9 view .LVU941
 3384              		.loc 1 832 15 is_stmt 0 view .LVU942
 3385 05f8 45F02105 		orr	r5, r5, #33
 3386              	.LVL365:
 833:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 834:Core/Src/printf.c ****         const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 3387              		.loc 1 834 9 is_stmt 1 view .LVU943
 835:Core/Src/printf.c ****         if (is_ll) {
 3388              		.loc 1 835 9 view .LVU944
 836:Core/Src/printf.c ****           idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U,
 837:Core/Src/printf.c ****         }
 838:Core/Src/printf.c ****         else {
 839:Core/Src/printf.c **** #endif
 840:Core/Src/printf.c ****           idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)),
 3389              		.loc 1 840 11 view .LVU945
 3390              		.loc 1 840 81 is_stmt 0 view .LVU946
 3391 05fc 189B     		ldr	r3, [sp, #96]
 3392 05fe 1A1D     		adds	r2, r3, #4
 3393 0600 1892     		str	r2, [sp, #96]
 3394 0602 1B68     		ldr	r3, [r3]
 3395              		.loc 1 840 17 view .LVU947
 3396 0604 0595     		str	r5, [sp, #20]
 3397 0606 0822     		movs	r2, #8
 3398 0608 0492     		str	r2, [sp, #16]
 3399 060a CDF80CB0 		str	fp, [sp, #12]
 3400 060e 1022     		movs	r2, #16
 3401 0610 0292     		str	r2, [sp, #8]
 3402 0612 0022     		movs	r2, #0
 3403 0614 0192     		str	r2, [sp, #4]
 3404 0616 0093     		str	r3, [sp]
 3405 0618 3346     		mov	r3, r6
 3406 061a 2246     		mov	r2, r4
 3407 061c 4146     		mov	r1, r8
 3408 061e 3846     		mov	r0, r7
 3409 0620 FFF7FEFF 		bl	_ntoa_long
 3410              	.LVL366:
 3411 0624 0446     		mov	r4, r0
 3412              	.LVL367:
 841:Core/Src/printf.c **** #if defined(PRINTF_SUPPORT_LONG_LONG)
 842:Core/Src/printf.c ****         }
 843:Core/Src/printf.c **** #endif
 844:Core/Src/printf.c ****         format++;
 3413              		.loc 1 844 9 is_stmt 1 view .LVU948
 3414              		.loc 1 844 15 is_stmt 0 view .LVU949
 3415 0626 0D9B     		ldr	r3, [sp, #52]
 3416 0628 0133     		adds	r3, r3, #1
 3417 062a 0D93     		str	r3, [sp, #52]
 845:Core/Src/printf.c ****         break;
 3418              		.loc 1 845 9 is_stmt 1 view .LVU950
 3419 062c F3E4     		b	.L265
 3420              	.LVL368:
 3421              	.L223:
 3422              		.loc 1 845 9 is_stmt 0 view .LVU951
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 87


 3423              	.LBE51:
 846:Core/Src/printf.c ****       }
 847:Core/Src/printf.c **** 
 848:Core/Src/printf.c ****       case '%' :
 849:Core/Src/printf.c ****         out('%', buffer, idx++, maxlen);
 3424              		.loc 1 849 9 is_stmt 1 view .LVU952
 3425 062e 651C     		adds	r5, r4, #1
 3426              	.LVL369:
 3427              		.loc 1 849 9 is_stmt 0 view .LVU953
 3428 0630 3346     		mov	r3, r6
 3429 0632 2246     		mov	r2, r4
 3430 0634 4146     		mov	r1, r8
 3431 0636 2520     		movs	r0, #37
 3432 0638 B847     		blx	r7
 3433              	.LVL370:
 850:Core/Src/printf.c ****         format++;
 3434              		.loc 1 850 9 is_stmt 1 view .LVU954
 3435              		.loc 1 850 15 is_stmt 0 view .LVU955
 3436 063a 0D9B     		ldr	r3, [sp, #52]
 3437 063c 0133     		adds	r3, r3, #1
 3438 063e 0D93     		str	r3, [sp, #52]
 851:Core/Src/printf.c ****         break;
 3439              		.loc 1 851 9 is_stmt 1 view .LVU956
 849:Core/Src/printf.c ****         format++;
 3440              		.loc 1 849 9 is_stmt 0 view .LVU957
 3441 0640 2C46     		mov	r4, r5
 3442              		.loc 1 851 9 view .LVU958
 3443 0642 E8E4     		b	.L265
 3444              	.LVL371:
 3445              	.L215:
 852:Core/Src/printf.c **** 
 853:Core/Src/printf.c ****       default :
 854:Core/Src/printf.c ****         out(*format, buffer, idx++, maxlen);
 3446              		.loc 1 854 9 is_stmt 1 view .LVU959
 3447 0644 651C     		adds	r5, r4, #1
 3448              	.LVL372:
 3449              		.loc 1 854 9 is_stmt 0 view .LVU960
 3450 0646 3346     		mov	r3, r6
 3451 0648 2246     		mov	r2, r4
 3452 064a 4146     		mov	r1, r8
 3453 064c B847     		blx	r7
 3454              	.LVL373:
 855:Core/Src/printf.c ****         format++;
 3455              		.loc 1 855 9 is_stmt 1 view .LVU961
 3456              		.loc 1 855 15 is_stmt 0 view .LVU962
 3457 064e 0D9B     		ldr	r3, [sp, #52]
 3458 0650 0133     		adds	r3, r3, #1
 3459 0652 0D93     		str	r3, [sp, #52]
 856:Core/Src/printf.c ****         break;
 3460              		.loc 1 856 9 is_stmt 1 view .LVU963
 854:Core/Src/printf.c ****         format++;
 3461              		.loc 1 854 9 is_stmt 0 view .LVU964
 3462 0654 2C46     		mov	r4, r5
 3463              		.loc 1 856 9 view .LVU965
 3464 0656 DEE4     		b	.L265
 3465              	.LVL374:
 3466              	.L283:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 88


 592:Core/Src/printf.c ****   }
 3467              		.loc 1 592 9 view .LVU966
 3468 0658 074F     		ldr	r7, .L303
 3469 065a DBE4     		b	.L188
 3470              	.LVL375:
 3471              	.L284:
 857:Core/Src/printf.c ****     }
 858:Core/Src/printf.c ****   }
 859:Core/Src/printf.c **** 
 860:Core/Src/printf.c ****   // termination
 861:Core/Src/printf.c ****   out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 3472              		.loc 1 861 3 is_stmt 1 view .LVU967
 3473 065c B442     		cmp	r4, r6
 3474 065e 01D3     		bcc	.L279
 3475              		.loc 1 861 3 is_stmt 0 discriminator 1 view .LVU968
 3476 0660 721E     		subs	r2, r6, #1
 3477 0662 00E0     		b	.L267
 3478              	.L279:
 3479              		.loc 1 861 3 view .LVU969
 3480 0664 2246     		mov	r2, r4
 3481              	.L267:
 3482              		.loc 1 861 3 discriminator 4 view .LVU970
 3483 0666 3346     		mov	r3, r6
 3484 0668 4146     		mov	r1, r8
 3485 066a 0020     		movs	r0, #0
 3486 066c B847     		blx	r7
 3487              	.LVL376:
 862:Core/Src/printf.c **** 
 863:Core/Src/printf.c ****   // return written chars without terminating \0
 864:Core/Src/printf.c ****   return (int)idx;
 3488              		.loc 1 864 3 is_stmt 1 discriminator 4 view .LVU971
 865:Core/Src/printf.c **** }
 3489              		.loc 1 865 1 is_stmt 0 discriminator 4 view .LVU972
 3490 066e 2046     		mov	r0, r4
 3491 0670 0FB0     		add	sp, sp, #60
 3492              	.LCFI26:
 3493              		.cfi_def_cfa_offset 36
 3494              		@ sp needed
 3495 0672 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3496              	.LVL377:
 3497              	.L304:
 3498              		.loc 1 865 1 discriminator 4 view .LVU973
 3499 0676 00BF     		.align	2
 3500              	.L303:
 3501 0678 00000000 		.word	_out_null
 3502              		.cfi_endproc
 3503              	.LFE158:
 3505              		.section	.text._putchar,"ax",%progbits
 3506              		.align	1
 3507              		.global	_putchar
 3508              		.syntax unified
 3509              		.thumb
 3510              		.thumb_func
 3512              	_putchar:
 3513              	.LVL378:
 3514              	.LFB144:
 122:Core/Src/printf.c ****     ITM_SendChar(character);
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 89


 3515              		.loc 1 122 1 is_stmt 1 view -0
 3516              		.cfi_startproc
 3517              		@ args = 0, pretend = 0, frame = 0
 3518              		@ frame_needed = 0, uses_anonymous_args = 0
 3519              		@ link register save eliminated.
 123:Core/Src/printf.c ****     // HAL_UART_Transmit(&huart1 ,(uint8_t*)&character, 1, HAL_MAX_DELAY);
 3520              		.loc 1 123 5 view .LVU975
 3521              	.LBB54:
 3522              	.LBI54:
 3523              		.file 2 "Drivers/CMSIS/Include/core_cm7.h"
   1:Drivers/CMSIS/Include/core_cm7.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm7.h ****  * @file     core_cm7.h
   3:Drivers/CMSIS/Include/core_cm7.h ****  * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm7.h ****  * @version  V5.1.1
   5:Drivers/CMSIS/Include/core_cm7.h ****  * @date     28. March 2019
   6:Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm7.h **** /*
   8:Drivers/CMSIS/Include/core_cm7.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm7.h ****  *
  10:Drivers/CMSIS/Include/core_cm7.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm7.h ****  *
  12:Drivers/CMSIS/Include/core_cm7.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm7.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm7.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm7.h ****  *
  16:Drivers/CMSIS/Include/core_cm7.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm7.h ****  *
  18:Drivers/CMSIS/Include/core_cm7.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm7.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm7.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm7.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm7.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm7.h ****  */
  24:Drivers/CMSIS/Include/core_cm7.h **** 
  25:Drivers/CMSIS/Include/core_cm7.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm7.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm7.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm7.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm7.h **** #endif
  30:Drivers/CMSIS/Include/core_cm7.h **** 
  31:Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm7.h **** 
  34:Drivers/CMSIS/Include/core_cm7.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm7.h **** 
  36:Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm7.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm7.h **** #endif
  39:Drivers/CMSIS/Include/core_cm7.h **** 
  40:Drivers/CMSIS/Include/core_cm7.h **** /**
  41:Drivers/CMSIS/Include/core_cm7.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm7.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm7.h **** 
  44:Drivers/CMSIS/Include/core_cm7.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm7.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm7.h **** 
  47:Drivers/CMSIS/Include/core_cm7.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 90


  48:Drivers/CMSIS/Include/core_cm7.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm7.h **** 
  50:Drivers/CMSIS/Include/core_cm7.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm7.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm7.h ****  */
  53:Drivers/CMSIS/Include/core_cm7.h **** 
  54:Drivers/CMSIS/Include/core_cm7.h **** 
  55:Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm7.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm7.h **** /**
  59:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup Cortex_M7
  60:Drivers/CMSIS/Include/core_cm7.h ****   @{
  61:Drivers/CMSIS/Include/core_cm7.h ****  */
  62:Drivers/CMSIS/Include/core_cm7.h **** 
  63:Drivers/CMSIS/Include/core_cm7.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm7.h **** 
  65:Drivers/CMSIS/Include/core_cm7.h **** /* CMSIS CM7 definitions */
  66:Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:1
  67:Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0
  68:Drivers/CMSIS/Include/core_cm7.h **** #define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm7.h ****                                     __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS
  70:Drivers/CMSIS/Include/core_cm7.h **** 
  71:Drivers/CMSIS/Include/core_cm7.h **** #define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm7.h **** 
  73:Drivers/CMSIS/Include/core_cm7.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm7.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm7.h **** */
  76:Drivers/CMSIS/Include/core_cm7.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm7.h ****     #else
  81:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm7.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm7.h ****   #else
  85:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm7.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm7.h **** 
  88:Drivers/CMSIS/Include/core_cm7.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __ARM_FP
  90:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm7.h ****     #else
  93:Drivers/CMSIS/Include/core_cm7.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm7.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm7.h ****   #else
  97:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm7.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm7.h **** 
 100:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm7.h ****     #else
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 91


 105:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm7.h ****   #else
 109:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm7.h **** 
 112:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm7.h ****     #else
 117:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm7.h ****   #else
 121:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm7.h **** 
 124:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm7.h ****     #else
 129:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm7.h ****   #else
 133:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm7.h **** 
 136:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm7.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm7.h ****     #else
 141:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm7.h ****   #else
 145:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm7.h **** 
 148:Drivers/CMSIS/Include/core_cm7.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm7.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm7.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm7.h ****     #else
 153:Drivers/CMSIS/Include/core_cm7.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm7.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm7.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm7.h ****   #else
 157:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm7.h **** 
 160:Drivers/CMSIS/Include/core_cm7.h **** #endif
 161:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 92


 162:Drivers/CMSIS/Include/core_cm7.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm7.h **** 
 164:Drivers/CMSIS/Include/core_cm7.h **** 
 165:Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm7.h **** }
 167:Drivers/CMSIS/Include/core_cm7.h **** #endif
 168:Drivers/CMSIS/Include/core_cm7.h **** 
 169:Drivers/CMSIS/Include/core_cm7.h **** #endif /* __CORE_CM7_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm7.h **** 
 171:Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm7.h **** 
 173:Drivers/CMSIS/Include/core_cm7.h **** #ifndef __CORE_CM7_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm7.h **** #define __CORE_CM7_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm7.h **** 
 176:Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm7.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm7.h **** #endif
 179:Drivers/CMSIS/Include/core_cm7.h **** 
 180:Drivers/CMSIS/Include/core_cm7.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm7.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __CM7_REV
 183:Drivers/CMSIS/Include/core_cm7.h ****     #define __CM7_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__CM7_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm7.h **** 
 187:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm7.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm7.h **** 
 192:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm7.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm7.h **** 
 197:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __ICACHE_PRESENT
 198:Drivers/CMSIS/Include/core_cm7.h ****     #define __ICACHE_PRESENT          0U
 199:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm7.h **** 
 202:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __DCACHE_PRESENT
 203:Drivers/CMSIS/Include/core_cm7.h ****     #define __DCACHE_PRESENT          0U
 204:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm7.h **** 
 207:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __DTCM_PRESENT
 208:Drivers/CMSIS/Include/core_cm7.h ****     #define __DTCM_PRESENT            0U
 209:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__DTCM_PRESENT        not defined in device header file; using default!"
 210:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 211:Drivers/CMSIS/Include/core_cm7.h **** 
 212:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __NVIC_PRIO_BITS
 213:Drivers/CMSIS/Include/core_cm7.h ****     #define __NVIC_PRIO_BITS          3U
 214:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 215:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 216:Drivers/CMSIS/Include/core_cm7.h **** 
 217:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef __Vendor_SysTickConfig
 218:Drivers/CMSIS/Include/core_cm7.h ****     #define __Vendor_SysTickConfig    0U
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 93


 219:Drivers/CMSIS/Include/core_cm7.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 220:Drivers/CMSIS/Include/core_cm7.h ****   #endif
 221:Drivers/CMSIS/Include/core_cm7.h **** #endif
 222:Drivers/CMSIS/Include/core_cm7.h **** 
 223:Drivers/CMSIS/Include/core_cm7.h **** /* IO definitions (access restrictions to peripheral registers) */
 224:Drivers/CMSIS/Include/core_cm7.h **** /**
 225:Drivers/CMSIS/Include/core_cm7.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 226:Drivers/CMSIS/Include/core_cm7.h **** 
 227:Drivers/CMSIS/Include/core_cm7.h ****     <strong>IO Type Qualifiers</strong> are used
 228:Drivers/CMSIS/Include/core_cm7.h ****     \li to specify the access to peripheral variables.
 229:Drivers/CMSIS/Include/core_cm7.h ****     \li for automatic generation of peripheral register debug information.
 230:Drivers/CMSIS/Include/core_cm7.h **** */
 231:Drivers/CMSIS/Include/core_cm7.h **** #ifdef __cplusplus
 232:Drivers/CMSIS/Include/core_cm7.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 233:Drivers/CMSIS/Include/core_cm7.h **** #else
 234:Drivers/CMSIS/Include/core_cm7.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 235:Drivers/CMSIS/Include/core_cm7.h **** #endif
 236:Drivers/CMSIS/Include/core_cm7.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 237:Drivers/CMSIS/Include/core_cm7.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 238:Drivers/CMSIS/Include/core_cm7.h **** 
 239:Drivers/CMSIS/Include/core_cm7.h **** /* following defines should be used for structure members */
 240:Drivers/CMSIS/Include/core_cm7.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 241:Drivers/CMSIS/Include/core_cm7.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 242:Drivers/CMSIS/Include/core_cm7.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 243:Drivers/CMSIS/Include/core_cm7.h **** 
 244:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group Cortex_M7 */
 245:Drivers/CMSIS/Include/core_cm7.h **** 
 246:Drivers/CMSIS/Include/core_cm7.h **** 
 247:Drivers/CMSIS/Include/core_cm7.h **** 
 248:Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
 249:Drivers/CMSIS/Include/core_cm7.h ****  *                 Register Abstraction
 250:Drivers/CMSIS/Include/core_cm7.h ****   Core Register contain:
 251:Drivers/CMSIS/Include/core_cm7.h ****   - Core Register
 252:Drivers/CMSIS/Include/core_cm7.h ****   - Core NVIC Register
 253:Drivers/CMSIS/Include/core_cm7.h ****   - Core SCB Register
 254:Drivers/CMSIS/Include/core_cm7.h ****   - Core SysTick Register
 255:Drivers/CMSIS/Include/core_cm7.h ****   - Core Debug Register
 256:Drivers/CMSIS/Include/core_cm7.h ****   - Core MPU Register
 257:Drivers/CMSIS/Include/core_cm7.h ****   - Core FPU Register
 258:Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
 259:Drivers/CMSIS/Include/core_cm7.h **** /**
 260:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 261:Drivers/CMSIS/Include/core_cm7.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 262:Drivers/CMSIS/Include/core_cm7.h **** */
 263:Drivers/CMSIS/Include/core_cm7.h **** 
 264:Drivers/CMSIS/Include/core_cm7.h **** /**
 265:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 266:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 267:Drivers/CMSIS/Include/core_cm7.h ****   \brief      Core Register type definitions.
 268:Drivers/CMSIS/Include/core_cm7.h ****   @{
 269:Drivers/CMSIS/Include/core_cm7.h ****  */
 270:Drivers/CMSIS/Include/core_cm7.h **** 
 271:Drivers/CMSIS/Include/core_cm7.h **** /**
 272:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 273:Drivers/CMSIS/Include/core_cm7.h ****  */
 274:Drivers/CMSIS/Include/core_cm7.h **** typedef union
 275:Drivers/CMSIS/Include/core_cm7.h **** {
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 94


 276:Drivers/CMSIS/Include/core_cm7.h ****   struct
 277:Drivers/CMSIS/Include/core_cm7.h ****   {
 278:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 279:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 280:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 281:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 282:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 283:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 284:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 285:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 286:Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 287:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 288:Drivers/CMSIS/Include/core_cm7.h **** } APSR_Type;
 289:Drivers/CMSIS/Include/core_cm7.h **** 
 290:Drivers/CMSIS/Include/core_cm7.h **** /* APSR Register Definitions */
 291:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 293:Drivers/CMSIS/Include/core_cm7.h **** 
 294:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 295:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 296:Drivers/CMSIS/Include/core_cm7.h **** 
 297:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 298:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 299:Drivers/CMSIS/Include/core_cm7.h **** 
 300:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 301:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 302:Drivers/CMSIS/Include/core_cm7.h **** 
 303:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 304:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 305:Drivers/CMSIS/Include/core_cm7.h **** 
 306:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 307:Drivers/CMSIS/Include/core_cm7.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 308:Drivers/CMSIS/Include/core_cm7.h **** 
 309:Drivers/CMSIS/Include/core_cm7.h **** 
 310:Drivers/CMSIS/Include/core_cm7.h **** /**
 311:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 312:Drivers/CMSIS/Include/core_cm7.h ****  */
 313:Drivers/CMSIS/Include/core_cm7.h **** typedef union
 314:Drivers/CMSIS/Include/core_cm7.h **** {
 315:Drivers/CMSIS/Include/core_cm7.h ****   struct
 316:Drivers/CMSIS/Include/core_cm7.h ****   {
 317:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 318:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 319:Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 320:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 321:Drivers/CMSIS/Include/core_cm7.h **** } IPSR_Type;
 322:Drivers/CMSIS/Include/core_cm7.h **** 
 323:Drivers/CMSIS/Include/core_cm7.h **** /* IPSR Register Definitions */
 324:Drivers/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 325:Drivers/CMSIS/Include/core_cm7.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 326:Drivers/CMSIS/Include/core_cm7.h **** 
 327:Drivers/CMSIS/Include/core_cm7.h **** 
 328:Drivers/CMSIS/Include/core_cm7.h **** /**
 329:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 330:Drivers/CMSIS/Include/core_cm7.h ****  */
 331:Drivers/CMSIS/Include/core_cm7.h **** typedef union
 332:Drivers/CMSIS/Include/core_cm7.h **** {
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 95


 333:Drivers/CMSIS/Include/core_cm7.h ****   struct
 334:Drivers/CMSIS/Include/core_cm7.h ****   {
 335:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 336:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 337:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 338:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 339:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 340:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 341:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 342:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 343:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 344:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 345:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 346:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 347:Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 348:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 349:Drivers/CMSIS/Include/core_cm7.h **** } xPSR_Type;
 350:Drivers/CMSIS/Include/core_cm7.h **** 
 351:Drivers/CMSIS/Include/core_cm7.h **** /* xPSR Register Definitions */
 352:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm7.h **** 
 355:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm7.h **** 
 358:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm7.h **** 
 361:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm7.h **** 
 364:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm7.h **** 
 367:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 368:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 369:Drivers/CMSIS/Include/core_cm7.h **** 
 370:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 371:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 372:Drivers/CMSIS/Include/core_cm7.h **** 
 373:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 374:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 375:Drivers/CMSIS/Include/core_cm7.h **** 
 376:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 377:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 378:Drivers/CMSIS/Include/core_cm7.h **** 
 379:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 380:Drivers/CMSIS/Include/core_cm7.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 381:Drivers/CMSIS/Include/core_cm7.h **** 
 382:Drivers/CMSIS/Include/core_cm7.h **** 
 383:Drivers/CMSIS/Include/core_cm7.h **** /**
 384:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Union type to access the Control Registers (CONTROL).
 385:Drivers/CMSIS/Include/core_cm7.h ****  */
 386:Drivers/CMSIS/Include/core_cm7.h **** typedef union
 387:Drivers/CMSIS/Include/core_cm7.h **** {
 388:Drivers/CMSIS/Include/core_cm7.h ****   struct
 389:Drivers/CMSIS/Include/core_cm7.h ****   {
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 96


 390:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 391:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 392:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 393:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 394:Drivers/CMSIS/Include/core_cm7.h ****   } b;                                   /*!< Structure used for bit  access */
 395:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t w;                            /*!< Type      used for word access */
 396:Drivers/CMSIS/Include/core_cm7.h **** } CONTROL_Type;
 397:Drivers/CMSIS/Include/core_cm7.h **** 
 398:Drivers/CMSIS/Include/core_cm7.h **** /* CONTROL Register Definitions */
 399:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 400:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 401:Drivers/CMSIS/Include/core_cm7.h **** 
 402:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 403:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 404:Drivers/CMSIS/Include/core_cm7.h **** 
 405:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 406:Drivers/CMSIS/Include/core_cm7.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 407:Drivers/CMSIS/Include/core_cm7.h **** 
 408:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CORE */
 409:Drivers/CMSIS/Include/core_cm7.h **** 
 410:Drivers/CMSIS/Include/core_cm7.h **** 
 411:Drivers/CMSIS/Include/core_cm7.h **** /**
 412:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
 413:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 414:Drivers/CMSIS/Include/core_cm7.h ****   \brief      Type definitions for the NVIC Registers
 415:Drivers/CMSIS/Include/core_cm7.h ****   @{
 416:Drivers/CMSIS/Include/core_cm7.h ****  */
 417:Drivers/CMSIS/Include/core_cm7.h **** 
 418:Drivers/CMSIS/Include/core_cm7.h **** /**
 419:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 420:Drivers/CMSIS/Include/core_cm7.h ****  */
 421:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 422:Drivers/CMSIS/Include/core_cm7.h **** {
 423:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 424:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[24U];
 425:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 426:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[24U];
 427:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 428:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[24U];
 429:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 430:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[24U];
 431:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 432:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[56U];
 433:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 434:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[644U];
 435:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 436:Drivers/CMSIS/Include/core_cm7.h **** }  NVIC_Type;
 437:Drivers/CMSIS/Include/core_cm7.h **** 
 438:Drivers/CMSIS/Include/core_cm7.h **** /* Software Triggered Interrupt Register Definitions */
 439:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 440:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 441:Drivers/CMSIS/Include/core_cm7.h **** 
 442:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_NVIC */
 443:Drivers/CMSIS/Include/core_cm7.h **** 
 444:Drivers/CMSIS/Include/core_cm7.h **** 
 445:Drivers/CMSIS/Include/core_cm7.h **** /**
 446:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 97


 447:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 448:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control Block Registers
 449:Drivers/CMSIS/Include/core_cm7.h ****   @{
 450:Drivers/CMSIS/Include/core_cm7.h ****  */
 451:Drivers/CMSIS/Include/core_cm7.h **** 
 452:Drivers/CMSIS/Include/core_cm7.h **** /**
 453:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control Block (SCB).
 454:Drivers/CMSIS/Include/core_cm7.h ****  */
 455:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 456:Drivers/CMSIS/Include/core_cm7.h **** {
 457:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 458:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 459:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 460:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 461:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 462:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 463:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 464:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 465:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 466:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 467:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 468:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 469:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 470:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 471:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 472:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 473:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 474:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 475:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 476:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 477:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 478:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 479:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 480:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 481:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 482:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[93U];
 483:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 484:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[15U];
 485:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 486:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 487:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 488:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[1U];
 489:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 490:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED6[1U];
 491:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 492:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 493:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 494:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 495:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 496:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 497:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 498:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 499:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[6U];
 500:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memo
 501:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Cont
 502:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
 503:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 98


 504:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
 505:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED8[1U];
 506:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Regis
 507:Drivers/CMSIS/Include/core_cm7.h **** } SCB_Type;
 508:Drivers/CMSIS/Include/core_cm7.h **** 
 509:Drivers/CMSIS/Include/core_cm7.h **** /* SCB CPUID Register Definitions */
 510:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm7.h **** 
 513:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm7.h **** 
 516:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 517:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm7.h **** 
 519:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm7.h **** 
 522:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm7.h **** 
 525:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Interrupt Control State Register Definitions */
 526:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm7.h **** 
 529:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm7.h **** 
 532:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm7.h **** 
 535:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm7.h **** 
 538:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm7.h **** 
 541:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm7.h **** 
 544:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm7.h **** 
 547:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm7.h **** 
 550:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm7.h **** 
 553:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm7.h **** 
 556:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Vector Table Offset Register Definitions */
 557:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm7.h **** 
 560:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 99


 561:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm7.h **** 
 564:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm7.h **** 
 567:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm7.h **** 
 570:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm7.h **** 
 573:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm7.h **** 
 576:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm7.h **** 
 579:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm7.h **** 
 582:Drivers/CMSIS/Include/core_cm7.h **** /* SCB System Control Register Definitions */
 583:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm7.h **** 
 586:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm7.h **** 
 589:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm7.h **** 
 592:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Configuration Control Register Definitions */
 593:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Pos                      18U                                           /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm7.h **** 
 596:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Pos                      17U                                           /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm7.h **** 
 599:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Pos                      16U                                           /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm7.h **** 
 602:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm7.h **** 
 605:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm7.h **** 
 608:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm7.h **** 
 611:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm7.h **** 
 614:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm7.h **** 
 617:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 100


 618:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm7.h **** 
 620:Drivers/CMSIS/Include/core_cm7.h **** /* SCB System Handler Control and State Register Definitions */
 621:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm7.h **** 
 624:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm7.h **** 
 627:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm7.h **** 
 630:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm7.h **** 
 633:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm7.h **** 
 636:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm7.h **** 
 639:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm7.h **** 
 642:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 643:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm7.h **** 
 645:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 646:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm7.h **** 
 648:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 649:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm7.h **** 
 651:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 652:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm7.h **** 
 654:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 655:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm7.h **** 
 657:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 658:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm7.h **** 
 660:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 661:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 662:Drivers/CMSIS/Include/core_cm7.h **** 
 663:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Configurable Fault Status Register Definitions */
 664:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 665:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm7.h **** 
 667:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 668:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm7.h **** 
 670:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 671:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm7.h **** 
 673:Drivers/CMSIS/Include/core_cm7.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 674:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 101


 675:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm7.h **** 
 677:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm7.h **** 
 680:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 681:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm7.h **** 
 683:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 684:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm7.h **** 
 686:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 687:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm7.h **** 
 689:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 690:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 691:Drivers/CMSIS/Include/core_cm7.h **** 
 692:Drivers/CMSIS/Include/core_cm7.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 693:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 694:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm7.h **** 
 696:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 697:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm7.h **** 
 699:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 700:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm7.h **** 
 702:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 703:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm7.h **** 
 705:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 706:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 707:Drivers/CMSIS/Include/core_cm7.h **** 
 708:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 709:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 710:Drivers/CMSIS/Include/core_cm7.h **** 
 711:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 712:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 713:Drivers/CMSIS/Include/core_cm7.h **** 
 714:Drivers/CMSIS/Include/core_cm7.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 715:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 716:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 717:Drivers/CMSIS/Include/core_cm7.h **** 
 718:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 719:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 720:Drivers/CMSIS/Include/core_cm7.h **** 
 721:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 722:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 723:Drivers/CMSIS/Include/core_cm7.h **** 
 724:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 725:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 726:Drivers/CMSIS/Include/core_cm7.h **** 
 727:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 728:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 729:Drivers/CMSIS/Include/core_cm7.h **** 
 730:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 731:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 102


 732:Drivers/CMSIS/Include/core_cm7.h **** 
 733:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Hard Fault Status Register Definitions */
 734:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 735:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 736:Drivers/CMSIS/Include/core_cm7.h **** 
 737:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 738:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 739:Drivers/CMSIS/Include/core_cm7.h **** 
 740:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 741:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 742:Drivers/CMSIS/Include/core_cm7.h **** 
 743:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Debug Fault Status Register Definitions */
 744:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 745:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 746:Drivers/CMSIS/Include/core_cm7.h **** 
 747:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 748:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 749:Drivers/CMSIS/Include/core_cm7.h **** 
 750:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 751:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 752:Drivers/CMSIS/Include/core_cm7.h **** 
 753:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 754:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 755:Drivers/CMSIS/Include/core_cm7.h **** 
 756:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 757:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 758:Drivers/CMSIS/Include/core_cm7.h **** 
 759:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Level ID Register Definitions */
 760:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 761:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 762:Drivers/CMSIS/Include/core_cm7.h **** 
 763:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 764:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 765:Drivers/CMSIS/Include/core_cm7.h **** 
 766:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Type Register Definitions */
 767:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 768:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 769:Drivers/CMSIS/Include/core_cm7.h **** 
 770:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 771:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 772:Drivers/CMSIS/Include/core_cm7.h **** 
 773:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 774:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 775:Drivers/CMSIS/Include/core_cm7.h **** 
 776:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 777:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
 778:Drivers/CMSIS/Include/core_cm7.h **** 
 779:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 780:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 781:Drivers/CMSIS/Include/core_cm7.h **** 
 782:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Size ID Register Definitions */
 783:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 784:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 785:Drivers/CMSIS/Include/core_cm7.h **** 
 786:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 787:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 788:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 103


 789:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 790:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 791:Drivers/CMSIS/Include/core_cm7.h **** 
 792:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 793:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 794:Drivers/CMSIS/Include/core_cm7.h **** 
 795:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 796:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 797:Drivers/CMSIS/Include/core_cm7.h **** 
 798:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 799:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 800:Drivers/CMSIS/Include/core_cm7.h **** 
 801:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 802:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 803:Drivers/CMSIS/Include/core_cm7.h **** 
 804:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Cache Size Selection Register Definitions */
 805:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 806:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 807:Drivers/CMSIS/Include/core_cm7.h **** 
 808:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 809:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 810:Drivers/CMSIS/Include/core_cm7.h **** 
 811:Drivers/CMSIS/Include/core_cm7.h **** /* SCB Software Triggered Interrupt Register Definitions */
 812:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 813:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 814:Drivers/CMSIS/Include/core_cm7.h **** 
 815:Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Invalidate by Set-way Register Definitions */
 816:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 817:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 818:Drivers/CMSIS/Include/core_cm7.h **** 
 819:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 820:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 821:Drivers/CMSIS/Include/core_cm7.h **** 
 822:Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean by Set-way Register Definitions */
 823:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 824:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
 825:Drivers/CMSIS/Include/core_cm7.h **** 
 826:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 827:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 828:Drivers/CMSIS/Include/core_cm7.h **** 
 829:Drivers/CMSIS/Include/core_cm7.h **** /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 830:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
 831:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
 832:Drivers/CMSIS/Include/core_cm7.h **** 
 833:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
 834:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
 835:Drivers/CMSIS/Include/core_cm7.h **** 
 836:Drivers/CMSIS/Include/core_cm7.h **** /* Instruction Tightly-Coupled Memory Control Register Definitions */
 837:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB 
 838:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB 
 839:Drivers/CMSIS/Include/core_cm7.h **** 
 840:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB 
 841:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB 
 842:Drivers/CMSIS/Include/core_cm7.h **** 
 843:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB 
 844:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB 
 845:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 104


 846:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB 
 847:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB 
 848:Drivers/CMSIS/Include/core_cm7.h **** 
 849:Drivers/CMSIS/Include/core_cm7.h **** /* Data Tightly-Coupled Memory Control Register Definitions */
 850:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB 
 851:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB 
 852:Drivers/CMSIS/Include/core_cm7.h **** 
 853:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB 
 854:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB
 855:Drivers/CMSIS/Include/core_cm7.h **** 
 856:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB 
 857:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB 
 858:Drivers/CMSIS/Include/core_cm7.h **** 
 859:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB 
 860:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB 
 861:Drivers/CMSIS/Include/core_cm7.h **** 
 862:Drivers/CMSIS/Include/core_cm7.h **** /* AHBP Control Register Definitions */
 863:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB 
 864:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB 
 865:Drivers/CMSIS/Include/core_cm7.h **** 
 866:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB 
 867:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB 
 868:Drivers/CMSIS/Include/core_cm7.h **** 
 869:Drivers/CMSIS/Include/core_cm7.h **** /* L1 Cache Control Register Definitions */
 870:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB 
 871:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB 
 872:Drivers/CMSIS/Include/core_cm7.h **** 
 873:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Pos                  1U                                            /*!< SCB 
 874:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< SCB 
 875:Drivers/CMSIS/Include/core_cm7.h **** 
 876:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB 
 877:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB 
 878:Drivers/CMSIS/Include/core_cm7.h **** 
 879:Drivers/CMSIS/Include/core_cm7.h **** /* AHBS Control Register Definitions */
 880:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB 
 881:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)           /*!< SCB 
 882:Drivers/CMSIS/Include/core_cm7.h **** 
 883:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB 
 884:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBPCR_TPRI_Pos)               /*!< SCB 
 885:Drivers/CMSIS/Include/core_cm7.h **** 
 886:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB 
 887:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBPCR_CTL_Pos*/)                /*!< SCB 
 888:Drivers/CMSIS/Include/core_cm7.h **** 
 889:Drivers/CMSIS/Include/core_cm7.h **** /* Auxiliary Bus Fault Status Register Definitions */
 890:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB 
 891:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB 
 892:Drivers/CMSIS/Include/core_cm7.h **** 
 893:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB 
 894:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB 
 895:Drivers/CMSIS/Include/core_cm7.h **** 
 896:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB 
 897:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB 
 898:Drivers/CMSIS/Include/core_cm7.h **** 
 899:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB 
 900:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB 
 901:Drivers/CMSIS/Include/core_cm7.h **** 
 902:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB 
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 105


 903:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB 
 904:Drivers/CMSIS/Include/core_cm7.h **** 
 905:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB 
 906:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB 
 907:Drivers/CMSIS/Include/core_cm7.h **** 
 908:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCB */
 909:Drivers/CMSIS/Include/core_cm7.h **** 
 910:Drivers/CMSIS/Include/core_cm7.h **** 
 911:Drivers/CMSIS/Include/core_cm7.h **** /**
 912:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 913:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 914:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 915:Drivers/CMSIS/Include/core_cm7.h ****   @{
 916:Drivers/CMSIS/Include/core_cm7.h ****  */
 917:Drivers/CMSIS/Include/core_cm7.h **** 
 918:Drivers/CMSIS/Include/core_cm7.h **** /**
 919:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 920:Drivers/CMSIS/Include/core_cm7.h ****  */
 921:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 922:Drivers/CMSIS/Include/core_cm7.h **** {
 923:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
 924:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 925:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 926:Drivers/CMSIS/Include/core_cm7.h **** } SCnSCB_Type;
 927:Drivers/CMSIS/Include/core_cm7.h **** 
 928:Drivers/CMSIS/Include/core_cm7.h **** /* Interrupt Controller Type Register Definitions */
 929:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 930:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 931:Drivers/CMSIS/Include/core_cm7.h **** 
 932:Drivers/CMSIS/Include/core_cm7.h **** /* Auxiliary Control Register Definitions */
 933:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Pos         26U                                         /*!< ACTLR: 
 934:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDYNADD_Msk         (1UL << SCnSCB_ACTLR_DISDYNADD_Pos)         /*!< ACTLR: 
 935:Drivers/CMSIS/Include/core_cm7.h **** 
 936:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Pos         21U                                         /*!< ACTLR: 
 937:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISISSCH1_Msk         (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos)      /*!< ACTLR: 
 938:Drivers/CMSIS/Include/core_cm7.h **** 
 939:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Pos             16U                                         /*!< ACTLR: 
 940:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISDI_Msk             (0x1FUL << SCnSCB_ACTLR_DISDI_Pos)          /*!< ACTLR: 
 941:Drivers/CMSIS/Include/core_cm7.h **** 
 942:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Pos     15U                                         /*!< ACTLR: 
 943:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISCRITAXIRUR_Msk     (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos)     /*!< ACTLR: 
 944:Drivers/CMSIS/Include/core_cm7.h **** 
 945:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Pos      14U                                         /*!< ACTLR: 
 946:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACALLOC_Msk      (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos)      /*!< ACTLR: 
 947:Drivers/CMSIS/Include/core_cm7.h **** 
 948:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Pos       13U                                         /*!< ACTLR: 
 949:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISBTACREAD_Msk       (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos)       /*!< ACTLR: 
 950:Drivers/CMSIS/Include/core_cm7.h **** 
 951:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: 
 952:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: 
 953:Drivers/CMSIS/Include/core_cm7.h **** 
 954:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: 
 955:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: 
 956:Drivers/CMSIS/Include/core_cm7.h **** 
 957:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: 
 958:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: 
 959:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 106


 960:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 961:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 962:Drivers/CMSIS/Include/core_cm7.h **** 
 963:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 964:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 965:Drivers/CMSIS/Include/core_cm7.h **** 
 966:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SCnotSCB */
 967:Drivers/CMSIS/Include/core_cm7.h **** 
 968:Drivers/CMSIS/Include/core_cm7.h **** 
 969:Drivers/CMSIS/Include/core_cm7.h **** /**
 970:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
 971:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 972:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the System Timer Registers.
 973:Drivers/CMSIS/Include/core_cm7.h ****   @{
 974:Drivers/CMSIS/Include/core_cm7.h ****  */
 975:Drivers/CMSIS/Include/core_cm7.h **** 
 976:Drivers/CMSIS/Include/core_cm7.h **** /**
 977:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the System Timer (SysTick).
 978:Drivers/CMSIS/Include/core_cm7.h ****  */
 979:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
 980:Drivers/CMSIS/Include/core_cm7.h **** {
 981:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 982:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 983:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 984:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 985:Drivers/CMSIS/Include/core_cm7.h **** } SysTick_Type;
 986:Drivers/CMSIS/Include/core_cm7.h **** 
 987:Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Control / Status Register Definitions */
 988:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 989:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 990:Drivers/CMSIS/Include/core_cm7.h **** 
 991:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 992:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 993:Drivers/CMSIS/Include/core_cm7.h **** 
 994:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 995:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 996:Drivers/CMSIS/Include/core_cm7.h **** 
 997:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 998:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 999:Drivers/CMSIS/Include/core_cm7.h **** 
1000:Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Reload Register Definitions */
1001:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1002:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1003:Drivers/CMSIS/Include/core_cm7.h **** 
1004:Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Current Register Definitions */
1005:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1006:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1007:Drivers/CMSIS/Include/core_cm7.h **** 
1008:Drivers/CMSIS/Include/core_cm7.h **** /* SysTick Calibration Register Definitions */
1009:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1010:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1011:Drivers/CMSIS/Include/core_cm7.h **** 
1012:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1013:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1014:Drivers/CMSIS/Include/core_cm7.h **** 
1015:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1016:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 107


1017:Drivers/CMSIS/Include/core_cm7.h **** 
1018:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_SysTick */
1019:Drivers/CMSIS/Include/core_cm7.h **** 
1020:Drivers/CMSIS/Include/core_cm7.h **** 
1021:Drivers/CMSIS/Include/core_cm7.h **** /**
1022:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1023:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1024:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1025:Drivers/CMSIS/Include/core_cm7.h ****   @{
1026:Drivers/CMSIS/Include/core_cm7.h ****  */
1027:Drivers/CMSIS/Include/core_cm7.h **** 
1028:Drivers/CMSIS/Include/core_cm7.h **** /**
1029:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1030:Drivers/CMSIS/Include/core_cm7.h ****  */
1031:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1032:Drivers/CMSIS/Include/core_cm7.h **** {
1033:Drivers/CMSIS/Include/core_cm7.h ****   __OM  union
1034:Drivers/CMSIS/Include/core_cm7.h ****   {
1035:Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
1036:Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
1037:Drivers/CMSIS/Include/core_cm7.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
1038:Drivers/CMSIS/Include/core_cm7.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
1039:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[864U];
1040:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
1041:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[15U];
1042:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
1043:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[15U];
1044:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
1045:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[32U];
1046:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[43U];
1047:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
1048:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
1049:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[6U];
1050:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
1051:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
1052:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
1053:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
1054:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
1055:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
1056:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
1057:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
1058:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
1059:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
1060:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
1061:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
1062:Drivers/CMSIS/Include/core_cm7.h **** } ITM_Type;
1063:Drivers/CMSIS/Include/core_cm7.h **** 
1064:Drivers/CMSIS/Include/core_cm7.h **** /* ITM Trace Privilege Register Definitions */
1065:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1066:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
1067:Drivers/CMSIS/Include/core_cm7.h **** 
1068:Drivers/CMSIS/Include/core_cm7.h **** /* ITM Trace Control Register Definitions */
1069:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1070:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1071:Drivers/CMSIS/Include/core_cm7.h **** 
1072:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
1073:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 108


1074:Drivers/CMSIS/Include/core_cm7.h **** 
1075:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1076:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1077:Drivers/CMSIS/Include/core_cm7.h **** 
1078:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
1079:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
1080:Drivers/CMSIS/Include/core_cm7.h **** 
1081:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1082:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1083:Drivers/CMSIS/Include/core_cm7.h **** 
1084:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1085:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1086:Drivers/CMSIS/Include/core_cm7.h **** 
1087:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1088:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1089:Drivers/CMSIS/Include/core_cm7.h **** 
1090:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1091:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1092:Drivers/CMSIS/Include/core_cm7.h **** 
1093:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1094:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1095:Drivers/CMSIS/Include/core_cm7.h **** 
1096:Drivers/CMSIS/Include/core_cm7.h **** /* ITM Lock Status Register Definitions */
1097:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
1098:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
1099:Drivers/CMSIS/Include/core_cm7.h **** 
1100:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
1101:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
1102:Drivers/CMSIS/Include/core_cm7.h **** 
1103:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
1104:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
1105:Drivers/CMSIS/Include/core_cm7.h **** 
1106:Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_ITM */
1107:Drivers/CMSIS/Include/core_cm7.h **** 
1108:Drivers/CMSIS/Include/core_cm7.h **** 
1109:Drivers/CMSIS/Include/core_cm7.h **** /**
1110:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1111:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1112:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1113:Drivers/CMSIS/Include/core_cm7.h ****   @{
1114:Drivers/CMSIS/Include/core_cm7.h ****  */
1115:Drivers/CMSIS/Include/core_cm7.h **** 
1116:Drivers/CMSIS/Include/core_cm7.h **** /**
1117:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1118:Drivers/CMSIS/Include/core_cm7.h ****  */
1119:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1120:Drivers/CMSIS/Include/core_cm7.h **** {
1121:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1122:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1123:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1124:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1125:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1126:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1127:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1128:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1129:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1130:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 109


1131:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1132:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
1133:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1134:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
1135:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1136:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[1U];
1137:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1138:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
1139:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1140:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[1U];
1141:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1142:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
1143:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1144:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[981U];
1145:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
1146:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
1147:Drivers/CMSIS/Include/core_cm7.h **** } DWT_Type;
1148:Drivers/CMSIS/Include/core_cm7.h **** 
1149:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Control Register Definitions */
1150:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1151:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1152:Drivers/CMSIS/Include/core_cm7.h **** 
1153:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1154:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
1155:Drivers/CMSIS/Include/core_cm7.h **** 
1156:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1157:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
1158:Drivers/CMSIS/Include/core_cm7.h **** 
1159:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1160:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
1161:Drivers/CMSIS/Include/core_cm7.h **** 
1162:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1163:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
1164:Drivers/CMSIS/Include/core_cm7.h **** 
1165:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1166:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
1167:Drivers/CMSIS/Include/core_cm7.h **** 
1168:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1169:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
1170:Drivers/CMSIS/Include/core_cm7.h **** 
1171:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1172:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
1173:Drivers/CMSIS/Include/core_cm7.h **** 
1174:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1175:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
1176:Drivers/CMSIS/Include/core_cm7.h **** 
1177:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1178:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
1179:Drivers/CMSIS/Include/core_cm7.h **** 
1180:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1181:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
1182:Drivers/CMSIS/Include/core_cm7.h **** 
1183:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1184:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
1185:Drivers/CMSIS/Include/core_cm7.h **** 
1186:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1187:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 110


1188:Drivers/CMSIS/Include/core_cm7.h **** 
1189:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1190:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1191:Drivers/CMSIS/Include/core_cm7.h **** 
1192:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1193:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
1194:Drivers/CMSIS/Include/core_cm7.h **** 
1195:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1196:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1197:Drivers/CMSIS/Include/core_cm7.h **** 
1198:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1199:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1200:Drivers/CMSIS/Include/core_cm7.h **** 
1201:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1202:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
1203:Drivers/CMSIS/Include/core_cm7.h **** 
1204:Drivers/CMSIS/Include/core_cm7.h **** /* DWT CPI Count Register Definitions */
1205:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1206:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1207:Drivers/CMSIS/Include/core_cm7.h **** 
1208:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Exception Overhead Count Register Definitions */
1209:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1210:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1211:Drivers/CMSIS/Include/core_cm7.h **** 
1212:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Sleep Count Register Definitions */
1213:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1214:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1215:Drivers/CMSIS/Include/core_cm7.h **** 
1216:Drivers/CMSIS/Include/core_cm7.h **** /* DWT LSU Count Register Definitions */
1217:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1218:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1219:Drivers/CMSIS/Include/core_cm7.h **** 
1220:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Folded-instruction Count Register Definitions */
1221:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1222:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1223:Drivers/CMSIS/Include/core_cm7.h **** 
1224:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Comparator Mask Register Definitions */
1225:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1226:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1227:Drivers/CMSIS/Include/core_cm7.h **** 
1228:Drivers/CMSIS/Include/core_cm7.h **** /* DWT Comparator Function Register Definitions */
1229:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1230:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1231:Drivers/CMSIS/Include/core_cm7.h **** 
1232:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1233:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1234:Drivers/CMSIS/Include/core_cm7.h **** 
1235:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1236:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1237:Drivers/CMSIS/Include/core_cm7.h **** 
1238:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1239:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1240:Drivers/CMSIS/Include/core_cm7.h **** 
1241:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1242:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1243:Drivers/CMSIS/Include/core_cm7.h **** 
1244:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 111


1245:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1246:Drivers/CMSIS/Include/core_cm7.h **** 
1247:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1248:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1249:Drivers/CMSIS/Include/core_cm7.h **** 
1250:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1251:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1252:Drivers/CMSIS/Include/core_cm7.h **** 
1253:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1254:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1255:Drivers/CMSIS/Include/core_cm7.h **** 
1256:Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_DWT */
1257:Drivers/CMSIS/Include/core_cm7.h **** 
1258:Drivers/CMSIS/Include/core_cm7.h **** 
1259:Drivers/CMSIS/Include/core_cm7.h **** /**
1260:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1261:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1262:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1263:Drivers/CMSIS/Include/core_cm7.h ****   @{
1264:Drivers/CMSIS/Include/core_cm7.h ****  */
1265:Drivers/CMSIS/Include/core_cm7.h **** 
1266:Drivers/CMSIS/Include/core_cm7.h **** /**
1267:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1268:Drivers/CMSIS/Include/core_cm7.h ****  */
1269:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1270:Drivers/CMSIS/Include/core_cm7.h **** {
1271:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1272:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1273:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[2U];
1274:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1275:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED1[55U];
1276:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1277:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED2[131U];
1278:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1279:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1280:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1281:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED3[759U];
1282:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1283:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1284:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1285:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED4[1U];
1286:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1287:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1288:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1289:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED5[39U];
1290:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1291:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1292:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED7[8U];
1293:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1294:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1295:Drivers/CMSIS/Include/core_cm7.h **** } TPI_Type;
1296:Drivers/CMSIS/Include/core_cm7.h **** 
1297:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1298:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1299:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1300:Drivers/CMSIS/Include/core_cm7.h **** 
1301:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Selected Pin Protocol Register Definitions */
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 112


1302:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1303:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1304:Drivers/CMSIS/Include/core_cm7.h **** 
1305:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Status Register Definitions */
1306:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1307:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1308:Drivers/CMSIS/Include/core_cm7.h **** 
1309:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1310:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1311:Drivers/CMSIS/Include/core_cm7.h **** 
1312:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1313:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1314:Drivers/CMSIS/Include/core_cm7.h **** 
1315:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1316:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1317:Drivers/CMSIS/Include/core_cm7.h **** 
1318:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Formatter and Flush Control Register Definitions */
1319:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1320:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1321:Drivers/CMSIS/Include/core_cm7.h **** 
1322:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1323:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1324:Drivers/CMSIS/Include/core_cm7.h **** 
1325:Drivers/CMSIS/Include/core_cm7.h **** /* TPI TRIGGER Register Definitions */
1326:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1327:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1328:Drivers/CMSIS/Include/core_cm7.h **** 
1329:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1330:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1331:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1332:Drivers/CMSIS/Include/core_cm7.h **** 
1333:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1334:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1335:Drivers/CMSIS/Include/core_cm7.h **** 
1336:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1337:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1338:Drivers/CMSIS/Include/core_cm7.h **** 
1339:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1340:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1341:Drivers/CMSIS/Include/core_cm7.h **** 
1342:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1343:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1344:Drivers/CMSIS/Include/core_cm7.h **** 
1345:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1346:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1347:Drivers/CMSIS/Include/core_cm7.h **** 
1348:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1349:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1350:Drivers/CMSIS/Include/core_cm7.h **** 
1351:Drivers/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR2 Register Definitions */
1352:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1353:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1354:Drivers/CMSIS/Include/core_cm7.h **** 
1355:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1356:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1357:Drivers/CMSIS/Include/core_cm7.h **** 
1358:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 113


1359:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1360:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1361:Drivers/CMSIS/Include/core_cm7.h **** 
1362:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1363:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1364:Drivers/CMSIS/Include/core_cm7.h **** 
1365:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1366:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1367:Drivers/CMSIS/Include/core_cm7.h **** 
1368:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1369:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1370:Drivers/CMSIS/Include/core_cm7.h **** 
1371:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1372:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1373:Drivers/CMSIS/Include/core_cm7.h **** 
1374:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1375:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1376:Drivers/CMSIS/Include/core_cm7.h **** 
1377:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1378:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1379:Drivers/CMSIS/Include/core_cm7.h **** 
1380:Drivers/CMSIS/Include/core_cm7.h **** /* TPI ITATBCTR0 Register Definitions */
1381:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1382:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1383:Drivers/CMSIS/Include/core_cm7.h **** 
1384:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1385:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1386:Drivers/CMSIS/Include/core_cm7.h **** 
1387:Drivers/CMSIS/Include/core_cm7.h **** /* TPI Integration Mode Control Register Definitions */
1388:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1389:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1390:Drivers/CMSIS/Include/core_cm7.h **** 
1391:Drivers/CMSIS/Include/core_cm7.h **** /* TPI DEVID Register Definitions */
1392:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1393:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1394:Drivers/CMSIS/Include/core_cm7.h **** 
1395:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1396:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1397:Drivers/CMSIS/Include/core_cm7.h **** 
1398:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1399:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1400:Drivers/CMSIS/Include/core_cm7.h **** 
1401:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1402:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1403:Drivers/CMSIS/Include/core_cm7.h **** 
1404:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1405:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1406:Drivers/CMSIS/Include/core_cm7.h **** 
1407:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1408:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1409:Drivers/CMSIS/Include/core_cm7.h **** 
1410:Drivers/CMSIS/Include/core_cm7.h **** /* TPI DEVTYPE Register Definitions */
1411:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1412:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1413:Drivers/CMSIS/Include/core_cm7.h **** 
1414:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1415:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 114


1416:Drivers/CMSIS/Include/core_cm7.h **** 
1417:Drivers/CMSIS/Include/core_cm7.h **** /*@}*/ /* end of group CMSIS_TPI */
1418:Drivers/CMSIS/Include/core_cm7.h **** 
1419:Drivers/CMSIS/Include/core_cm7.h **** 
1420:Drivers/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1421:Drivers/CMSIS/Include/core_cm7.h **** /**
1422:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1423:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1424:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1425:Drivers/CMSIS/Include/core_cm7.h ****   @{
1426:Drivers/CMSIS/Include/core_cm7.h ****  */
1427:Drivers/CMSIS/Include/core_cm7.h **** 
1428:Drivers/CMSIS/Include/core_cm7.h **** /**
1429:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1430:Drivers/CMSIS/Include/core_cm7.h ****  */
1431:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1432:Drivers/CMSIS/Include/core_cm7.h **** {
1433:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1434:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1435:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1436:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1437:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1438:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1439:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1440:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1441:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1442:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1443:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1444:Drivers/CMSIS/Include/core_cm7.h **** } MPU_Type;
1445:Drivers/CMSIS/Include/core_cm7.h **** 
1446:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_RALIASES                  4U
1447:Drivers/CMSIS/Include/core_cm7.h **** 
1448:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Type Register Definitions */
1449:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1450:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1451:Drivers/CMSIS/Include/core_cm7.h **** 
1452:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1453:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1454:Drivers/CMSIS/Include/core_cm7.h **** 
1455:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1456:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1457:Drivers/CMSIS/Include/core_cm7.h **** 
1458:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Control Register Definitions */
1459:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1460:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1461:Drivers/CMSIS/Include/core_cm7.h **** 
1462:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1463:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1464:Drivers/CMSIS/Include/core_cm7.h **** 
1465:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1466:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1467:Drivers/CMSIS/Include/core_cm7.h **** 
1468:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Number Register Definitions */
1469:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1470:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1471:Drivers/CMSIS/Include/core_cm7.h **** 
1472:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Base Address Register Definitions */
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 115


1473:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1474:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1475:Drivers/CMSIS/Include/core_cm7.h **** 
1476:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1477:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1478:Drivers/CMSIS/Include/core_cm7.h **** 
1479:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1480:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1481:Drivers/CMSIS/Include/core_cm7.h **** 
1482:Drivers/CMSIS/Include/core_cm7.h **** /* MPU Region Attribute and Size Register Definitions */
1483:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1484:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1485:Drivers/CMSIS/Include/core_cm7.h **** 
1486:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1487:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1488:Drivers/CMSIS/Include/core_cm7.h **** 
1489:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1490:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1491:Drivers/CMSIS/Include/core_cm7.h **** 
1492:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1493:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1494:Drivers/CMSIS/Include/core_cm7.h **** 
1495:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1496:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1497:Drivers/CMSIS/Include/core_cm7.h **** 
1498:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1499:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1500:Drivers/CMSIS/Include/core_cm7.h **** 
1501:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1502:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1503:Drivers/CMSIS/Include/core_cm7.h **** 
1504:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1505:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1506:Drivers/CMSIS/Include/core_cm7.h **** 
1507:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1508:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1509:Drivers/CMSIS/Include/core_cm7.h **** 
1510:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1511:Drivers/CMSIS/Include/core_cm7.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1512:Drivers/CMSIS/Include/core_cm7.h **** 
1513:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_MPU */
1514:Drivers/CMSIS/Include/core_cm7.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1515:Drivers/CMSIS/Include/core_cm7.h **** 
1516:Drivers/CMSIS/Include/core_cm7.h **** 
1517:Drivers/CMSIS/Include/core_cm7.h **** /**
1518:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1519:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1520:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1521:Drivers/CMSIS/Include/core_cm7.h ****   @{
1522:Drivers/CMSIS/Include/core_cm7.h ****  */
1523:Drivers/CMSIS/Include/core_cm7.h **** 
1524:Drivers/CMSIS/Include/core_cm7.h **** /**
1525:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1526:Drivers/CMSIS/Include/core_cm7.h ****  */
1527:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1528:Drivers/CMSIS/Include/core_cm7.h **** {
1529:Drivers/CMSIS/Include/core_cm7.h ****         uint32_t RESERVED0[1U];
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 116


1530:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1531:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1532:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1533:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1534:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1535:Drivers/CMSIS/Include/core_cm7.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1536:Drivers/CMSIS/Include/core_cm7.h **** } FPU_Type;
1537:Drivers/CMSIS/Include/core_cm7.h **** 
1538:Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Control Register Definitions */
1539:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1540:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1541:Drivers/CMSIS/Include/core_cm7.h **** 
1542:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1543:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1544:Drivers/CMSIS/Include/core_cm7.h **** 
1545:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1546:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1547:Drivers/CMSIS/Include/core_cm7.h **** 
1548:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1549:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1550:Drivers/CMSIS/Include/core_cm7.h **** 
1551:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1552:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1553:Drivers/CMSIS/Include/core_cm7.h **** 
1554:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1555:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1556:Drivers/CMSIS/Include/core_cm7.h **** 
1557:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1558:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1559:Drivers/CMSIS/Include/core_cm7.h **** 
1560:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1561:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1562:Drivers/CMSIS/Include/core_cm7.h **** 
1563:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1564:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1565:Drivers/CMSIS/Include/core_cm7.h **** 
1566:Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Context Address Register Definitions */
1567:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1568:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1569:Drivers/CMSIS/Include/core_cm7.h **** 
1570:Drivers/CMSIS/Include/core_cm7.h **** /* Floating-Point Default Status Control Register Definitions */
1571:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1572:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1573:Drivers/CMSIS/Include/core_cm7.h **** 
1574:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1575:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1576:Drivers/CMSIS/Include/core_cm7.h **** 
1577:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1578:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1579:Drivers/CMSIS/Include/core_cm7.h **** 
1580:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1581:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1582:Drivers/CMSIS/Include/core_cm7.h **** 
1583:Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 0 Definitions */
1584:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1585:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1586:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 117


1587:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1588:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1589:Drivers/CMSIS/Include/core_cm7.h **** 
1590:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1591:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1592:Drivers/CMSIS/Include/core_cm7.h **** 
1593:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1594:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1595:Drivers/CMSIS/Include/core_cm7.h **** 
1596:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1597:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1598:Drivers/CMSIS/Include/core_cm7.h **** 
1599:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1600:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1601:Drivers/CMSIS/Include/core_cm7.h **** 
1602:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1603:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1604:Drivers/CMSIS/Include/core_cm7.h **** 
1605:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1606:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1607:Drivers/CMSIS/Include/core_cm7.h **** 
1608:Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 1 Definitions */
1609:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1610:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1611:Drivers/CMSIS/Include/core_cm7.h **** 
1612:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1613:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1614:Drivers/CMSIS/Include/core_cm7.h **** 
1615:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1616:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1617:Drivers/CMSIS/Include/core_cm7.h **** 
1618:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1619:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1620:Drivers/CMSIS/Include/core_cm7.h **** 
1621:Drivers/CMSIS/Include/core_cm7.h **** /* Media and FP Feature Register 2 Definitions */
1622:Drivers/CMSIS/Include/core_cm7.h **** 
1623:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1624:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1625:Drivers/CMSIS/Include/core_cm7.h **** 
1626:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_FPU */
1627:Drivers/CMSIS/Include/core_cm7.h **** 
1628:Drivers/CMSIS/Include/core_cm7.h **** 
1629:Drivers/CMSIS/Include/core_cm7.h **** /**
1630:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_core_register
1631:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1632:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Type definitions for the Core Debug Registers
1633:Drivers/CMSIS/Include/core_cm7.h ****   @{
1634:Drivers/CMSIS/Include/core_cm7.h ****  */
1635:Drivers/CMSIS/Include/core_cm7.h **** 
1636:Drivers/CMSIS/Include/core_cm7.h **** /**
1637:Drivers/CMSIS/Include/core_cm7.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1638:Drivers/CMSIS/Include/core_cm7.h ****  */
1639:Drivers/CMSIS/Include/core_cm7.h **** typedef struct
1640:Drivers/CMSIS/Include/core_cm7.h **** {
1641:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1642:Drivers/CMSIS/Include/core_cm7.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1643:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 118


1644:Drivers/CMSIS/Include/core_cm7.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1645:Drivers/CMSIS/Include/core_cm7.h **** } CoreDebug_Type;
1646:Drivers/CMSIS/Include/core_cm7.h **** 
1647:Drivers/CMSIS/Include/core_cm7.h **** /* Debug Halting Control and Status Register Definitions */
1648:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1649:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1650:Drivers/CMSIS/Include/core_cm7.h **** 
1651:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1652:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1653:Drivers/CMSIS/Include/core_cm7.h **** 
1654:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1655:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1656:Drivers/CMSIS/Include/core_cm7.h **** 
1657:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1658:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1659:Drivers/CMSIS/Include/core_cm7.h **** 
1660:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1661:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1662:Drivers/CMSIS/Include/core_cm7.h **** 
1663:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1664:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1665:Drivers/CMSIS/Include/core_cm7.h **** 
1666:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1667:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1668:Drivers/CMSIS/Include/core_cm7.h **** 
1669:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1670:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1671:Drivers/CMSIS/Include/core_cm7.h **** 
1672:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1673:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1674:Drivers/CMSIS/Include/core_cm7.h **** 
1675:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1676:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1677:Drivers/CMSIS/Include/core_cm7.h **** 
1678:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1679:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1680:Drivers/CMSIS/Include/core_cm7.h **** 
1681:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1682:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1683:Drivers/CMSIS/Include/core_cm7.h **** 
1684:Drivers/CMSIS/Include/core_cm7.h **** /* Debug Core Register Selector Register Definitions */
1685:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1686:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1687:Drivers/CMSIS/Include/core_cm7.h **** 
1688:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1689:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1690:Drivers/CMSIS/Include/core_cm7.h **** 
1691:Drivers/CMSIS/Include/core_cm7.h **** /* Debug Exception and Monitor Control Register Definitions */
1692:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1693:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1694:Drivers/CMSIS/Include/core_cm7.h **** 
1695:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1696:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1697:Drivers/CMSIS/Include/core_cm7.h **** 
1698:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1699:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1700:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 119


1701:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1702:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1703:Drivers/CMSIS/Include/core_cm7.h **** 
1704:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1705:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1706:Drivers/CMSIS/Include/core_cm7.h **** 
1707:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1708:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1709:Drivers/CMSIS/Include/core_cm7.h **** 
1710:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1711:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1712:Drivers/CMSIS/Include/core_cm7.h **** 
1713:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1714:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1715:Drivers/CMSIS/Include/core_cm7.h **** 
1716:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1717:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1718:Drivers/CMSIS/Include/core_cm7.h **** 
1719:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1720:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1721:Drivers/CMSIS/Include/core_cm7.h **** 
1722:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1723:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1724:Drivers/CMSIS/Include/core_cm7.h **** 
1725:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1726:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1727:Drivers/CMSIS/Include/core_cm7.h **** 
1728:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1729:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1730:Drivers/CMSIS/Include/core_cm7.h **** 
1731:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_CoreDebug */
1732:Drivers/CMSIS/Include/core_cm7.h **** 
1733:Drivers/CMSIS/Include/core_cm7.h **** 
1734:Drivers/CMSIS/Include/core_cm7.h **** /**
1735:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1736:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1737:Drivers/CMSIS/Include/core_cm7.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1738:Drivers/CMSIS/Include/core_cm7.h ****   @{
1739:Drivers/CMSIS/Include/core_cm7.h ****  */
1740:Drivers/CMSIS/Include/core_cm7.h **** 
1741:Drivers/CMSIS/Include/core_cm7.h **** /**
1742:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1743:Drivers/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1744:Drivers/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1745:Drivers/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted value.
1746:Drivers/CMSIS/Include/core_cm7.h **** */
1747:Drivers/CMSIS/Include/core_cm7.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1748:Drivers/CMSIS/Include/core_cm7.h **** 
1749:Drivers/CMSIS/Include/core_cm7.h **** /**
1750:Drivers/CMSIS/Include/core_cm7.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1751:Drivers/CMSIS/Include/core_cm7.h ****   \param[in] field  Name of the register bit field.
1752:Drivers/CMSIS/Include/core_cm7.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1753:Drivers/CMSIS/Include/core_cm7.h ****   \return           Masked and shifted bit field value.
1754:Drivers/CMSIS/Include/core_cm7.h **** */
1755:Drivers/CMSIS/Include/core_cm7.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1756:Drivers/CMSIS/Include/core_cm7.h **** 
1757:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of group CMSIS_core_bitfield */
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 120


1758:Drivers/CMSIS/Include/core_cm7.h **** 
1759:Drivers/CMSIS/Include/core_cm7.h **** 
1760:Drivers/CMSIS/Include/core_cm7.h **** /**
1761:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup    CMSIS_core_register
1762:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup   CMSIS_core_base     Core Definitions
1763:Drivers/CMSIS/Include/core_cm7.h ****   \brief      Definitions for base addresses, unions, and structures.
1764:Drivers/CMSIS/Include/core_cm7.h ****   @{
1765:Drivers/CMSIS/Include/core_cm7.h ****  */
1766:Drivers/CMSIS/Include/core_cm7.h **** 
1767:Drivers/CMSIS/Include/core_cm7.h **** /* Memory mapping of Core Hardware */
1768:Drivers/CMSIS/Include/core_cm7.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1769:Drivers/CMSIS/Include/core_cm7.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1770:Drivers/CMSIS/Include/core_cm7.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1771:Drivers/CMSIS/Include/core_cm7.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1772:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1773:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1774:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1775:Drivers/CMSIS/Include/core_cm7.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1776:Drivers/CMSIS/Include/core_cm7.h **** 
1777:Drivers/CMSIS/Include/core_cm7.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1778:Drivers/CMSIS/Include/core_cm7.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1779:Drivers/CMSIS/Include/core_cm7.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1780:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1781:Drivers/CMSIS/Include/core_cm7.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1782:Drivers/CMSIS/Include/core_cm7.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1783:Drivers/CMSIS/Include/core_cm7.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1784:Drivers/CMSIS/Include/core_cm7.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1785:Drivers/CMSIS/Include/core_cm7.h **** 
1786:Drivers/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1787:Drivers/CMSIS/Include/core_cm7.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1788:Drivers/CMSIS/Include/core_cm7.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1789:Drivers/CMSIS/Include/core_cm7.h **** #endif
1790:Drivers/CMSIS/Include/core_cm7.h **** 
1791:Drivers/CMSIS/Include/core_cm7.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1792:Drivers/CMSIS/Include/core_cm7.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1793:Drivers/CMSIS/Include/core_cm7.h **** 
1794:Drivers/CMSIS/Include/core_cm7.h **** /*@} */
1795:Drivers/CMSIS/Include/core_cm7.h **** 
1796:Drivers/CMSIS/Include/core_cm7.h **** 
1797:Drivers/CMSIS/Include/core_cm7.h **** 
1798:Drivers/CMSIS/Include/core_cm7.h **** /*******************************************************************************
1799:Drivers/CMSIS/Include/core_cm7.h ****  *                Hardware Abstraction Layer
1800:Drivers/CMSIS/Include/core_cm7.h ****   Core Function Interface contains:
1801:Drivers/CMSIS/Include/core_cm7.h ****   - Core NVIC Functions
1802:Drivers/CMSIS/Include/core_cm7.h ****   - Core SysTick Functions
1803:Drivers/CMSIS/Include/core_cm7.h ****   - Core Debug Functions
1804:Drivers/CMSIS/Include/core_cm7.h ****   - Core Register Access Functions
1805:Drivers/CMSIS/Include/core_cm7.h ****  ******************************************************************************/
1806:Drivers/CMSIS/Include/core_cm7.h **** /**
1807:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1808:Drivers/CMSIS/Include/core_cm7.h **** */
1809:Drivers/CMSIS/Include/core_cm7.h **** 
1810:Drivers/CMSIS/Include/core_cm7.h **** 
1811:Drivers/CMSIS/Include/core_cm7.h **** 
1812:Drivers/CMSIS/Include/core_cm7.h **** /* ##########################   NVIC functions  #################################### */
1813:Drivers/CMSIS/Include/core_cm7.h **** /**
1814:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 121


1815:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1816:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1817:Drivers/CMSIS/Include/core_cm7.h ****   @{
1818:Drivers/CMSIS/Include/core_cm7.h ****  */
1819:Drivers/CMSIS/Include/core_cm7.h **** 
1820:Drivers/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_NVIC_VIRTUAL
1821:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1822:Drivers/CMSIS/Include/core_cm7.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1823:Drivers/CMSIS/Include/core_cm7.h ****   #endif
1824:Drivers/CMSIS/Include/core_cm7.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1825:Drivers/CMSIS/Include/core_cm7.h **** #else
1826:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1827:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1828:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1829:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1830:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1831:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1832:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1833:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1834:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetActive              __NVIC_GetActive
1835:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1836:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1837:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1838:Drivers/CMSIS/Include/core_cm7.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1839:Drivers/CMSIS/Include/core_cm7.h **** 
1840:Drivers/CMSIS/Include/core_cm7.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1841:Drivers/CMSIS/Include/core_cm7.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1842:Drivers/CMSIS/Include/core_cm7.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1843:Drivers/CMSIS/Include/core_cm7.h ****   #endif
1844:Drivers/CMSIS/Include/core_cm7.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1845:Drivers/CMSIS/Include/core_cm7.h **** #else
1846:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_SetVector              __NVIC_SetVector
1847:Drivers/CMSIS/Include/core_cm7.h ****   #define NVIC_GetVector              __NVIC_GetVector
1848:Drivers/CMSIS/Include/core_cm7.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1849:Drivers/CMSIS/Include/core_cm7.h **** 
1850:Drivers/CMSIS/Include/core_cm7.h **** #define NVIC_USER_IRQ_OFFSET          16
1851:Drivers/CMSIS/Include/core_cm7.h **** 
1852:Drivers/CMSIS/Include/core_cm7.h **** 
1853:Drivers/CMSIS/Include/core_cm7.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1854:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1855:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1856:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1857:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1858:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1859:Drivers/CMSIS/Include/core_cm7.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1860:Drivers/CMSIS/Include/core_cm7.h **** 
1861:Drivers/CMSIS/Include/core_cm7.h **** 
1862:Drivers/CMSIS/Include/core_cm7.h **** /**
1863:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Priority Grouping
1864:Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the priority grouping field using the required unlock sequence.
1865:Drivers/CMSIS/Include/core_cm7.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1866:Drivers/CMSIS/Include/core_cm7.h ****            Only values from 0..7 are used.
1867:Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
1868:Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1869:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      PriorityGroup  Priority grouping field.
1870:Drivers/CMSIS/Include/core_cm7.h ****  */
1871:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 122


1872:Drivers/CMSIS/Include/core_cm7.h **** {
1873:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t reg_value;
1874:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1875:Drivers/CMSIS/Include/core_cm7.h **** 
1876:Drivers/CMSIS/Include/core_cm7.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1877:Drivers/CMSIS/Include/core_cm7.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1878:Drivers/CMSIS/Include/core_cm7.h ****   reg_value  =  (reg_value                                   |
1879:Drivers/CMSIS/Include/core_cm7.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1880:Drivers/CMSIS/Include/core_cm7.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1881:Drivers/CMSIS/Include/core_cm7.h ****   SCB->AIRCR =  reg_value;
1882:Drivers/CMSIS/Include/core_cm7.h **** }
1883:Drivers/CMSIS/Include/core_cm7.h **** 
1884:Drivers/CMSIS/Include/core_cm7.h **** 
1885:Drivers/CMSIS/Include/core_cm7.h **** /**
1886:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Priority Grouping
1887:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1888:Drivers/CMSIS/Include/core_cm7.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1889:Drivers/CMSIS/Include/core_cm7.h ****  */
1890:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1891:Drivers/CMSIS/Include/core_cm7.h **** {
1892:Drivers/CMSIS/Include/core_cm7.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1893:Drivers/CMSIS/Include/core_cm7.h **** }
1894:Drivers/CMSIS/Include/core_cm7.h **** 
1895:Drivers/CMSIS/Include/core_cm7.h **** 
1896:Drivers/CMSIS/Include/core_cm7.h **** /**
1897:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable Interrupt
1898:Drivers/CMSIS/Include/core_cm7.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1899:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1900:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1901:Drivers/CMSIS/Include/core_cm7.h ****  */
1902:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1903:Drivers/CMSIS/Include/core_cm7.h **** {
1904:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1905:Drivers/CMSIS/Include/core_cm7.h ****   {
1906:Drivers/CMSIS/Include/core_cm7.h ****     __COMPILER_BARRIER();
1907:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1908:Drivers/CMSIS/Include/core_cm7.h ****     __COMPILER_BARRIER();
1909:Drivers/CMSIS/Include/core_cm7.h ****   }
1910:Drivers/CMSIS/Include/core_cm7.h **** }
1911:Drivers/CMSIS/Include/core_cm7.h **** 
1912:Drivers/CMSIS/Include/core_cm7.h **** 
1913:Drivers/CMSIS/Include/core_cm7.h **** /**
1914:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Enable status
1915:Drivers/CMSIS/Include/core_cm7.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1916:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1917:Drivers/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt is not enabled.
1918:Drivers/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt is enabled.
1919:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1920:Drivers/CMSIS/Include/core_cm7.h ****  */
1921:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1922:Drivers/CMSIS/Include/core_cm7.h **** {
1923:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1924:Drivers/CMSIS/Include/core_cm7.h ****   {
1925:Drivers/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1926:Drivers/CMSIS/Include/core_cm7.h ****   }
1927:Drivers/CMSIS/Include/core_cm7.h ****   else
1928:Drivers/CMSIS/Include/core_cm7.h ****   {
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 123


1929:Drivers/CMSIS/Include/core_cm7.h ****     return(0U);
1930:Drivers/CMSIS/Include/core_cm7.h ****   }
1931:Drivers/CMSIS/Include/core_cm7.h **** }
1932:Drivers/CMSIS/Include/core_cm7.h **** 
1933:Drivers/CMSIS/Include/core_cm7.h **** 
1934:Drivers/CMSIS/Include/core_cm7.h **** /**
1935:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Disable Interrupt
1936:Drivers/CMSIS/Include/core_cm7.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1937:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1938:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1939:Drivers/CMSIS/Include/core_cm7.h ****  */
1940:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1941:Drivers/CMSIS/Include/core_cm7.h **** {
1942:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1943:Drivers/CMSIS/Include/core_cm7.h ****   {
1944:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1945:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
1946:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
1947:Drivers/CMSIS/Include/core_cm7.h ****   }
1948:Drivers/CMSIS/Include/core_cm7.h **** }
1949:Drivers/CMSIS/Include/core_cm7.h **** 
1950:Drivers/CMSIS/Include/core_cm7.h **** 
1951:Drivers/CMSIS/Include/core_cm7.h **** /**
1952:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Pending Interrupt
1953:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1954:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1955:Drivers/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not pending.
1956:Drivers/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is pending.
1957:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1958:Drivers/CMSIS/Include/core_cm7.h ****  */
1959:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1960:Drivers/CMSIS/Include/core_cm7.h **** {
1961:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1962:Drivers/CMSIS/Include/core_cm7.h ****   {
1963:Drivers/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1964:Drivers/CMSIS/Include/core_cm7.h ****   }
1965:Drivers/CMSIS/Include/core_cm7.h ****   else
1966:Drivers/CMSIS/Include/core_cm7.h ****   {
1967:Drivers/CMSIS/Include/core_cm7.h ****     return(0U);
1968:Drivers/CMSIS/Include/core_cm7.h ****   }
1969:Drivers/CMSIS/Include/core_cm7.h **** }
1970:Drivers/CMSIS/Include/core_cm7.h **** 
1971:Drivers/CMSIS/Include/core_cm7.h **** 
1972:Drivers/CMSIS/Include/core_cm7.h **** /**
1973:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Pending Interrupt
1974:Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1975:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1976:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1977:Drivers/CMSIS/Include/core_cm7.h ****  */
1978:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1979:Drivers/CMSIS/Include/core_cm7.h **** {
1980:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1981:Drivers/CMSIS/Include/core_cm7.h ****   {
1982:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1983:Drivers/CMSIS/Include/core_cm7.h ****   }
1984:Drivers/CMSIS/Include/core_cm7.h **** }
1985:Drivers/CMSIS/Include/core_cm7.h **** 
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 124


1986:Drivers/CMSIS/Include/core_cm7.h **** 
1987:Drivers/CMSIS/Include/core_cm7.h **** /**
1988:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Clear Pending Interrupt
1989:Drivers/CMSIS/Include/core_cm7.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1990:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
1991:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
1992:Drivers/CMSIS/Include/core_cm7.h ****  */
1993:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1994:Drivers/CMSIS/Include/core_cm7.h **** {
1995:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
1996:Drivers/CMSIS/Include/core_cm7.h ****   {
1997:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1998:Drivers/CMSIS/Include/core_cm7.h ****   }
1999:Drivers/CMSIS/Include/core_cm7.h **** }
2000:Drivers/CMSIS/Include/core_cm7.h **** 
2001:Drivers/CMSIS/Include/core_cm7.h **** 
2002:Drivers/CMSIS/Include/core_cm7.h **** /**
2003:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Active Interrupt
2004:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
2005:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Device specific interrupt number.
2006:Drivers/CMSIS/Include/core_cm7.h ****   \return             0  Interrupt status is not active.
2007:Drivers/CMSIS/Include/core_cm7.h ****   \return             1  Interrupt status is active.
2008:Drivers/CMSIS/Include/core_cm7.h ****   \note    IRQn must not be negative.
2009:Drivers/CMSIS/Include/core_cm7.h ****  */
2010:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
2011:Drivers/CMSIS/Include/core_cm7.h **** {
2012:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2013:Drivers/CMSIS/Include/core_cm7.h ****   {
2014:Drivers/CMSIS/Include/core_cm7.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
2015:Drivers/CMSIS/Include/core_cm7.h ****   }
2016:Drivers/CMSIS/Include/core_cm7.h ****   else
2017:Drivers/CMSIS/Include/core_cm7.h ****   {
2018:Drivers/CMSIS/Include/core_cm7.h ****     return(0U);
2019:Drivers/CMSIS/Include/core_cm7.h ****   }
2020:Drivers/CMSIS/Include/core_cm7.h **** }
2021:Drivers/CMSIS/Include/core_cm7.h **** 
2022:Drivers/CMSIS/Include/core_cm7.h **** 
2023:Drivers/CMSIS/Include/core_cm7.h **** /**
2024:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Priority
2025:Drivers/CMSIS/Include/core_cm7.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
2026:Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2027:Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2028:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]      IRQn  Interrupt number.
2029:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]  priority  Priority to set.
2030:Drivers/CMSIS/Include/core_cm7.h ****   \note    The priority cannot be set for every processor exception.
2031:Drivers/CMSIS/Include/core_cm7.h ****  */
2032:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
2033:Drivers/CMSIS/Include/core_cm7.h **** {
2034:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2035:Drivers/CMSIS/Include/core_cm7.h ****   {
2036:Drivers/CMSIS/Include/core_cm7.h ****     NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2037:Drivers/CMSIS/Include/core_cm7.h ****   }
2038:Drivers/CMSIS/Include/core_cm7.h ****   else
2039:Drivers/CMSIS/Include/core_cm7.h ****   {
2040:Drivers/CMSIS/Include/core_cm7.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
2041:Drivers/CMSIS/Include/core_cm7.h ****   }
2042:Drivers/CMSIS/Include/core_cm7.h **** }
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 125


2043:Drivers/CMSIS/Include/core_cm7.h **** 
2044:Drivers/CMSIS/Include/core_cm7.h **** 
2045:Drivers/CMSIS/Include/core_cm7.h **** /**
2046:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Priority
2047:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
2048:Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2049:Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2050:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn  Interrupt number.
2051:Drivers/CMSIS/Include/core_cm7.h ****   \return             Interrupt Priority.
2052:Drivers/CMSIS/Include/core_cm7.h ****                       Value is aligned automatically to the implemented priority bits of the microc
2053:Drivers/CMSIS/Include/core_cm7.h ****  */
2054:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
2055:Drivers/CMSIS/Include/core_cm7.h **** {
2056:Drivers/CMSIS/Include/core_cm7.h **** 
2057:Drivers/CMSIS/Include/core_cm7.h ****   if ((int32_t)(IRQn) >= 0)
2058:Drivers/CMSIS/Include/core_cm7.h ****   {
2059:Drivers/CMSIS/Include/core_cm7.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
2060:Drivers/CMSIS/Include/core_cm7.h ****   }
2061:Drivers/CMSIS/Include/core_cm7.h ****   else
2062:Drivers/CMSIS/Include/core_cm7.h ****   {
2063:Drivers/CMSIS/Include/core_cm7.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
2064:Drivers/CMSIS/Include/core_cm7.h ****   }
2065:Drivers/CMSIS/Include/core_cm7.h **** }
2066:Drivers/CMSIS/Include/core_cm7.h **** 
2067:Drivers/CMSIS/Include/core_cm7.h **** 
2068:Drivers/CMSIS/Include/core_cm7.h **** /**
2069:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Encode Priority
2070:Drivers/CMSIS/Include/core_cm7.h ****   \details Encodes the priority for an interrupt with the given priority group,
2071:Drivers/CMSIS/Include/core_cm7.h ****            preemptive priority value, and subpriority value.
2072:Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
2073:Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
2074:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2075:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
2076:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
2077:Drivers/CMSIS/Include/core_cm7.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
2078:Drivers/CMSIS/Include/core_cm7.h ****  */
2079:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
2080:Drivers/CMSIS/Include/core_cm7.h **** {
2081:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2082:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
2083:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
2084:Drivers/CMSIS/Include/core_cm7.h **** 
2085:Drivers/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2086:Drivers/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2087:Drivers/CMSIS/Include/core_cm7.h **** 
2088:Drivers/CMSIS/Include/core_cm7.h ****   return (
2089:Drivers/CMSIS/Include/core_cm7.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
2090:Drivers/CMSIS/Include/core_cm7.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
2091:Drivers/CMSIS/Include/core_cm7.h ****          );
2092:Drivers/CMSIS/Include/core_cm7.h **** }
2093:Drivers/CMSIS/Include/core_cm7.h **** 
2094:Drivers/CMSIS/Include/core_cm7.h **** 
2095:Drivers/CMSIS/Include/core_cm7.h **** /**
2096:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Decode Priority
2097:Drivers/CMSIS/Include/core_cm7.h ****   \details Decodes an interrupt priority value with a given priority group to
2098:Drivers/CMSIS/Include/core_cm7.h ****            preemptive priority value and subpriority value.
2099:Drivers/CMSIS/Include/core_cm7.h ****            In case of a conflict between priority grouping and available
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 126


2100:Drivers/CMSIS/Include/core_cm7.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
2101:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
2102:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]     PriorityGroup  Used priority group.
2103:Drivers/CMSIS/Include/core_cm7.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
2104:Drivers/CMSIS/Include/core_cm7.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
2105:Drivers/CMSIS/Include/core_cm7.h ****  */
2106:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
2107:Drivers/CMSIS/Include/core_cm7.h **** {
2108:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
2109:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t PreemptPriorityBits;
2110:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t SubPriorityBits;
2111:Drivers/CMSIS/Include/core_cm7.h **** 
2112:Drivers/CMSIS/Include/core_cm7.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
2113:Drivers/CMSIS/Include/core_cm7.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
2114:Drivers/CMSIS/Include/core_cm7.h **** 
2115:Drivers/CMSIS/Include/core_cm7.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
2116:Drivers/CMSIS/Include/core_cm7.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
2117:Drivers/CMSIS/Include/core_cm7.h **** }
2118:Drivers/CMSIS/Include/core_cm7.h **** 
2119:Drivers/CMSIS/Include/core_cm7.h **** 
2120:Drivers/CMSIS/Include/core_cm7.h **** /**
2121:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Set Interrupt Vector
2122:Drivers/CMSIS/Include/core_cm7.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
2123:Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2124:Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2125:Drivers/CMSIS/Include/core_cm7.h ****            VTOR must been relocated to SRAM before.
2126:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn      Interrupt number
2127:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   vector    Address of interrupt handler function
2128:Drivers/CMSIS/Include/core_cm7.h ****  */
2129:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
2130:Drivers/CMSIS/Include/core_cm7.h **** {
2131:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t vectors = (uint32_t )SCB->VTOR;
2132:Drivers/CMSIS/Include/core_cm7.h ****   (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
2133:Drivers/CMSIS/Include/core_cm7.h ****   __DSB();
2134:Drivers/CMSIS/Include/core_cm7.h **** }
2135:Drivers/CMSIS/Include/core_cm7.h **** 
2136:Drivers/CMSIS/Include/core_cm7.h **** 
2137:Drivers/CMSIS/Include/core_cm7.h **** /**
2138:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Get Interrupt Vector
2139:Drivers/CMSIS/Include/core_cm7.h ****   \details Reads an interrupt vector from interrupt vector table.
2140:Drivers/CMSIS/Include/core_cm7.h ****            The interrupt number can be positive to specify a device specific interrupt,
2141:Drivers/CMSIS/Include/core_cm7.h ****            or negative to specify a processor exception.
2142:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]   IRQn      Interrupt number.
2143:Drivers/CMSIS/Include/core_cm7.h ****   \return                 Address of interrupt handler function
2144:Drivers/CMSIS/Include/core_cm7.h ****  */
2145:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
2146:Drivers/CMSIS/Include/core_cm7.h **** {
2147:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t vectors = (uint32_t )SCB->VTOR;
2148:Drivers/CMSIS/Include/core_cm7.h ****   return (uint32_t)(* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4));
2149:Drivers/CMSIS/Include/core_cm7.h **** }
2150:Drivers/CMSIS/Include/core_cm7.h **** 
2151:Drivers/CMSIS/Include/core_cm7.h **** 
2152:Drivers/CMSIS/Include/core_cm7.h **** /**
2153:Drivers/CMSIS/Include/core_cm7.h ****   \brief   System Reset
2154:Drivers/CMSIS/Include/core_cm7.h ****   \details Initiates a system reset request to reset the MCU.
2155:Drivers/CMSIS/Include/core_cm7.h ****  */
2156:Drivers/CMSIS/Include/core_cm7.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 127


2157:Drivers/CMSIS/Include/core_cm7.h **** {
2158:Drivers/CMSIS/Include/core_cm7.h ****   __DSB();                                                          /* Ensure all outstanding memor
2159:Drivers/CMSIS/Include/core_cm7.h ****                                                                        buffered write are completed
2160:Drivers/CMSIS/Include/core_cm7.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
2161:Drivers/CMSIS/Include/core_cm7.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
2162:Drivers/CMSIS/Include/core_cm7.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
2163:Drivers/CMSIS/Include/core_cm7.h ****   __DSB();                                                          /* Ensure completion of memory 
2164:Drivers/CMSIS/Include/core_cm7.h **** 
2165:Drivers/CMSIS/Include/core_cm7.h ****   for(;;)                                                           /* wait until reset */
2166:Drivers/CMSIS/Include/core_cm7.h ****   {
2167:Drivers/CMSIS/Include/core_cm7.h ****     __NOP();
2168:Drivers/CMSIS/Include/core_cm7.h ****   }
2169:Drivers/CMSIS/Include/core_cm7.h **** }
2170:Drivers/CMSIS/Include/core_cm7.h **** 
2171:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_NVICFunctions */
2172:Drivers/CMSIS/Include/core_cm7.h **** 
2173:Drivers/CMSIS/Include/core_cm7.h **** 
2174:Drivers/CMSIS/Include/core_cm7.h **** /* ##########################  MPU functions  #################################### */
2175:Drivers/CMSIS/Include/core_cm7.h **** 
2176:Drivers/CMSIS/Include/core_cm7.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2177:Drivers/CMSIS/Include/core_cm7.h **** 
2178:Drivers/CMSIS/Include/core_cm7.h **** #include "mpu_armv7.h"
2179:Drivers/CMSIS/Include/core_cm7.h **** 
2180:Drivers/CMSIS/Include/core_cm7.h **** #endif
2181:Drivers/CMSIS/Include/core_cm7.h **** 
2182:Drivers/CMSIS/Include/core_cm7.h **** 
2183:Drivers/CMSIS/Include/core_cm7.h **** /* ##########################  FPU functions  #################################### */
2184:Drivers/CMSIS/Include/core_cm7.h **** /**
2185:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2186:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
2187:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Function that provides FPU type.
2188:Drivers/CMSIS/Include/core_cm7.h ****   @{
2189:Drivers/CMSIS/Include/core_cm7.h ****  */
2190:Drivers/CMSIS/Include/core_cm7.h **** 
2191:Drivers/CMSIS/Include/core_cm7.h **** /**
2192:Drivers/CMSIS/Include/core_cm7.h ****   \brief   get FPU type
2193:Drivers/CMSIS/Include/core_cm7.h ****   \details returns the FPU type
2194:Drivers/CMSIS/Include/core_cm7.h ****   \returns
2195:Drivers/CMSIS/Include/core_cm7.h ****    - \b  0: No FPU
2196:Drivers/CMSIS/Include/core_cm7.h ****    - \b  1: Single precision FPU
2197:Drivers/CMSIS/Include/core_cm7.h ****    - \b  2: Double + Single precision FPU
2198:Drivers/CMSIS/Include/core_cm7.h ****  */
2199:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
2200:Drivers/CMSIS/Include/core_cm7.h **** {
2201:Drivers/CMSIS/Include/core_cm7.h ****   uint32_t mvfr0;
2202:Drivers/CMSIS/Include/core_cm7.h **** 
2203:Drivers/CMSIS/Include/core_cm7.h ****   mvfr0 = SCB->MVFR0;
2204:Drivers/CMSIS/Include/core_cm7.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
2205:Drivers/CMSIS/Include/core_cm7.h ****   {
2206:Drivers/CMSIS/Include/core_cm7.h ****     return 2U;           /* Double + Single precision FPU */
2207:Drivers/CMSIS/Include/core_cm7.h ****   }
2208:Drivers/CMSIS/Include/core_cm7.h ****   else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
2209:Drivers/CMSIS/Include/core_cm7.h ****   {
2210:Drivers/CMSIS/Include/core_cm7.h ****     return 1U;           /* Single precision FPU */
2211:Drivers/CMSIS/Include/core_cm7.h ****   }
2212:Drivers/CMSIS/Include/core_cm7.h ****   else
2213:Drivers/CMSIS/Include/core_cm7.h ****   {
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 128


2214:Drivers/CMSIS/Include/core_cm7.h ****     return 0U;           /* No FPU */
2215:Drivers/CMSIS/Include/core_cm7.h ****   }
2216:Drivers/CMSIS/Include/core_cm7.h **** }
2217:Drivers/CMSIS/Include/core_cm7.h **** 
2218:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_FpuFunctions */
2219:Drivers/CMSIS/Include/core_cm7.h **** 
2220:Drivers/CMSIS/Include/core_cm7.h **** 
2221:Drivers/CMSIS/Include/core_cm7.h **** 
2222:Drivers/CMSIS/Include/core_cm7.h **** /* ##########################  Cache functions  #################################### */
2223:Drivers/CMSIS/Include/core_cm7.h **** /**
2224:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2225:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_CacheFunctions Cache Functions
2226:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Functions that configure Instruction and Data cache.
2227:Drivers/CMSIS/Include/core_cm7.h ****   @{
2228:Drivers/CMSIS/Include/core_cm7.h ****  */
2229:Drivers/CMSIS/Include/core_cm7.h **** 
2230:Drivers/CMSIS/Include/core_cm7.h **** /* Cache Size ID Register Macros */
2231:Drivers/CMSIS/Include/core_cm7.h **** #define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Po
2232:Drivers/CMSIS/Include/core_cm7.h **** #define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos     
2233:Drivers/CMSIS/Include/core_cm7.h **** 
2234:Drivers/CMSIS/Include/core_cm7.h **** #define __SCB_DCACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
2235:Drivers/CMSIS/Include/core_cm7.h **** #define __SCB_ICACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). 
2236:Drivers/CMSIS/Include/core_cm7.h **** 
2237:Drivers/CMSIS/Include/core_cm7.h **** /**
2238:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable I-Cache
2239:Drivers/CMSIS/Include/core_cm7.h ****   \details Turns on I-Cache
2240:Drivers/CMSIS/Include/core_cm7.h ****   */
2241:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_EnableICache (void)
2242:Drivers/CMSIS/Include/core_cm7.h **** {
2243:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2244:Drivers/CMSIS/Include/core_cm7.h ****     if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
2245:Drivers/CMSIS/Include/core_cm7.h **** 
2246:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2247:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2248:Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
2249:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2250:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2251:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
2252:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2253:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2254:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2255:Drivers/CMSIS/Include/core_cm7.h **** }
2256:Drivers/CMSIS/Include/core_cm7.h **** 
2257:Drivers/CMSIS/Include/core_cm7.h **** 
2258:Drivers/CMSIS/Include/core_cm7.h **** /**
2259:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Disable I-Cache
2260:Drivers/CMSIS/Include/core_cm7.h ****   \details Turns off I-Cache
2261:Drivers/CMSIS/Include/core_cm7.h ****   */
2262:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_DisableICache (void)
2263:Drivers/CMSIS/Include/core_cm7.h **** {
2264:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2265:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2266:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2267:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
2268:Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
2269:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2270:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 129


2271:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2272:Drivers/CMSIS/Include/core_cm7.h **** }
2273:Drivers/CMSIS/Include/core_cm7.h **** 
2274:Drivers/CMSIS/Include/core_cm7.h **** 
2275:Drivers/CMSIS/Include/core_cm7.h **** /**
2276:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Invalidate I-Cache
2277:Drivers/CMSIS/Include/core_cm7.h ****   \details Invalidates I-Cache
2278:Drivers/CMSIS/Include/core_cm7.h ****   */
2279:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache (void)
2280:Drivers/CMSIS/Include/core_cm7.h **** {
2281:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2282:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2283:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2284:Drivers/CMSIS/Include/core_cm7.h ****     SCB->ICIALLU = 0UL;
2285:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2286:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2287:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2288:Drivers/CMSIS/Include/core_cm7.h **** }
2289:Drivers/CMSIS/Include/core_cm7.h **** 
2290:Drivers/CMSIS/Include/core_cm7.h **** 
2291:Drivers/CMSIS/Include/core_cm7.h **** /**
2292:Drivers/CMSIS/Include/core_cm7.h ****   \brief   I-Cache Invalidate by address
2293:Drivers/CMSIS/Include/core_cm7.h ****   \details Invalidates I-Cache for the given address.
2294:Drivers/CMSIS/Include/core_cm7.h ****            I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
2295:Drivers/CMSIS/Include/core_cm7.h ****            I-Cache memory blocks which are part of given address + given size are invalidated.
2296:Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   addr    address
2297:Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   isize   size of memory block (in number of bytes)
2298:Drivers/CMSIS/Include/core_cm7.h **** */
2299:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (void *addr, int32_t isize)
2300:Drivers/CMSIS/Include/core_cm7.h **** {
2301:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
2302:Drivers/CMSIS/Include/core_cm7.h ****     if ( isize > 0 ) {
2303:Drivers/CMSIS/Include/core_cm7.h ****        int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U));
2304:Drivers/CMSIS/Include/core_cm7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */;
2305:Drivers/CMSIS/Include/core_cm7.h **** 
2306:Drivers/CMSIS/Include/core_cm7.h ****       __DSB();
2307:Drivers/CMSIS/Include/core_cm7.h **** 
2308:Drivers/CMSIS/Include/core_cm7.h ****       do {
2309:Drivers/CMSIS/Include/core_cm7.h ****         SCB->ICIMVAU = op_addr;             /* register accepts only 32byte aligned values, only bi
2310:Drivers/CMSIS/Include/core_cm7.h ****         op_addr += __SCB_ICACHE_LINE_SIZE;
2311:Drivers/CMSIS/Include/core_cm7.h ****         op_size -= __SCB_ICACHE_LINE_SIZE;
2312:Drivers/CMSIS/Include/core_cm7.h ****       } while ( op_size > 0 );
2313:Drivers/CMSIS/Include/core_cm7.h **** 
2314:Drivers/CMSIS/Include/core_cm7.h ****       __DSB();
2315:Drivers/CMSIS/Include/core_cm7.h ****       __ISB();
2316:Drivers/CMSIS/Include/core_cm7.h ****     }
2317:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2318:Drivers/CMSIS/Include/core_cm7.h **** }
2319:Drivers/CMSIS/Include/core_cm7.h **** 
2320:Drivers/CMSIS/Include/core_cm7.h **** 
2321:Drivers/CMSIS/Include/core_cm7.h **** /**
2322:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Enable D-Cache
2323:Drivers/CMSIS/Include/core_cm7.h ****   \details Turns on D-Cache
2324:Drivers/CMSIS/Include/core_cm7.h ****   */
2325:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_EnableDCache (void)
2326:Drivers/CMSIS/Include/core_cm7.h **** {
2327:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 130


2328:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2329:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2330:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2331:Drivers/CMSIS/Include/core_cm7.h **** 
2332:Drivers/CMSIS/Include/core_cm7.h ****     if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
2333:Drivers/CMSIS/Include/core_cm7.h **** 
2334:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
2335:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2336:Drivers/CMSIS/Include/core_cm7.h **** 
2337:Drivers/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2338:Drivers/CMSIS/Include/core_cm7.h **** 
2339:Drivers/CMSIS/Include/core_cm7.h ****                                             /* invalidate D-Cache */
2340:Drivers/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2341:Drivers/CMSIS/Include/core_cm7.h ****     do {
2342:Drivers/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2343:Drivers/CMSIS/Include/core_cm7.h ****       do {
2344:Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
2345:Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
2346:Drivers/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2347:Drivers/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2348:Drivers/CMSIS/Include/core_cm7.h ****         #endif
2349:Drivers/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2350:Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2351:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2352:Drivers/CMSIS/Include/core_cm7.h **** 
2353:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
2354:Drivers/CMSIS/Include/core_cm7.h **** 
2355:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2356:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2357:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2358:Drivers/CMSIS/Include/core_cm7.h **** }
2359:Drivers/CMSIS/Include/core_cm7.h **** 
2360:Drivers/CMSIS/Include/core_cm7.h **** 
2361:Drivers/CMSIS/Include/core_cm7.h **** /**
2362:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Disable D-Cache
2363:Drivers/CMSIS/Include/core_cm7.h ****   \details Turns off D-Cache
2364:Drivers/CMSIS/Include/core_cm7.h ****   */
2365:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_DisableDCache (void)
2366:Drivers/CMSIS/Include/core_cm7.h **** {
2367:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2368:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2369:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2370:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2371:Drivers/CMSIS/Include/core_cm7.h **** 
2372:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
2373:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2374:Drivers/CMSIS/Include/core_cm7.h **** 
2375:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
2376:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2377:Drivers/CMSIS/Include/core_cm7.h **** 
2378:Drivers/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2379:Drivers/CMSIS/Include/core_cm7.h **** 
2380:Drivers/CMSIS/Include/core_cm7.h ****                                             /* clean & invalidate D-Cache */
2381:Drivers/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2382:Drivers/CMSIS/Include/core_cm7.h ****     do {
2383:Drivers/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2384:Drivers/CMSIS/Include/core_cm7.h ****       do {
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 131


2385:Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
2386:Drivers/CMSIS/Include/core_cm7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
2387:Drivers/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2388:Drivers/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2389:Drivers/CMSIS/Include/core_cm7.h ****         #endif
2390:Drivers/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2391:Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2392:Drivers/CMSIS/Include/core_cm7.h **** 
2393:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2394:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2395:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2396:Drivers/CMSIS/Include/core_cm7.h **** }
2397:Drivers/CMSIS/Include/core_cm7.h **** 
2398:Drivers/CMSIS/Include/core_cm7.h **** 
2399:Drivers/CMSIS/Include/core_cm7.h **** /**
2400:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Invalidate D-Cache
2401:Drivers/CMSIS/Include/core_cm7.h ****   \details Invalidates D-Cache
2402:Drivers/CMSIS/Include/core_cm7.h ****   */
2403:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_InvalidateDCache (void)
2404:Drivers/CMSIS/Include/core_cm7.h **** {
2405:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2406:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2407:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2408:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2409:Drivers/CMSIS/Include/core_cm7.h **** 
2410:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
2411:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2412:Drivers/CMSIS/Include/core_cm7.h **** 
2413:Drivers/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2414:Drivers/CMSIS/Include/core_cm7.h **** 
2415:Drivers/CMSIS/Include/core_cm7.h ****                                             /* invalidate D-Cache */
2416:Drivers/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2417:Drivers/CMSIS/Include/core_cm7.h ****     do {
2418:Drivers/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2419:Drivers/CMSIS/Include/core_cm7.h ****       do {
2420:Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
2421:Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
2422:Drivers/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2423:Drivers/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2424:Drivers/CMSIS/Include/core_cm7.h ****         #endif
2425:Drivers/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2426:Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2427:Drivers/CMSIS/Include/core_cm7.h **** 
2428:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2429:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2430:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2431:Drivers/CMSIS/Include/core_cm7.h **** }
2432:Drivers/CMSIS/Include/core_cm7.h **** 
2433:Drivers/CMSIS/Include/core_cm7.h **** 
2434:Drivers/CMSIS/Include/core_cm7.h **** /**
2435:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Clean D-Cache
2436:Drivers/CMSIS/Include/core_cm7.h ****   \details Cleans D-Cache
2437:Drivers/CMSIS/Include/core_cm7.h ****   */
2438:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_CleanDCache (void)
2439:Drivers/CMSIS/Include/core_cm7.h **** {
2440:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2441:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 132


2442:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2443:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2444:Drivers/CMSIS/Include/core_cm7.h **** 
2445:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
2446:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2447:Drivers/CMSIS/Include/core_cm7.h **** 
2448:Drivers/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2449:Drivers/CMSIS/Include/core_cm7.h **** 
2450:Drivers/CMSIS/Include/core_cm7.h ****                                             /* clean D-Cache */
2451:Drivers/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2452:Drivers/CMSIS/Include/core_cm7.h ****     do {
2453:Drivers/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2454:Drivers/CMSIS/Include/core_cm7.h ****       do {
2455:Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
2456:Drivers/CMSIS/Include/core_cm7.h ****                       ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
2457:Drivers/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2458:Drivers/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2459:Drivers/CMSIS/Include/core_cm7.h ****         #endif
2460:Drivers/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2461:Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2462:Drivers/CMSIS/Include/core_cm7.h **** 
2463:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2464:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2465:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2466:Drivers/CMSIS/Include/core_cm7.h **** }
2467:Drivers/CMSIS/Include/core_cm7.h **** 
2468:Drivers/CMSIS/Include/core_cm7.h **** 
2469:Drivers/CMSIS/Include/core_cm7.h **** /**
2470:Drivers/CMSIS/Include/core_cm7.h ****   \brief   Clean & Invalidate D-Cache
2471:Drivers/CMSIS/Include/core_cm7.h ****   \details Cleans and Invalidates D-Cache
2472:Drivers/CMSIS/Include/core_cm7.h ****   */
2473:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void)
2474:Drivers/CMSIS/Include/core_cm7.h **** {
2475:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2476:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ccsidr;
2477:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t sets;
2478:Drivers/CMSIS/Include/core_cm7.h ****     uint32_t ways;
2479:Drivers/CMSIS/Include/core_cm7.h **** 
2480:Drivers/CMSIS/Include/core_cm7.h ****     SCB->CSSELR = 0U;                       /* select Level 1 data cache */
2481:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
2482:Drivers/CMSIS/Include/core_cm7.h **** 
2483:Drivers/CMSIS/Include/core_cm7.h ****     ccsidr = SCB->CCSIDR;
2484:Drivers/CMSIS/Include/core_cm7.h **** 
2485:Drivers/CMSIS/Include/core_cm7.h ****                                             /* clean & invalidate D-Cache */
2486:Drivers/CMSIS/Include/core_cm7.h ****     sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2487:Drivers/CMSIS/Include/core_cm7.h ****     do {
2488:Drivers/CMSIS/Include/core_cm7.h ****       ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2489:Drivers/CMSIS/Include/core_cm7.h ****       do {
2490:Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
2491:Drivers/CMSIS/Include/core_cm7.h ****                        ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
2492:Drivers/CMSIS/Include/core_cm7.h ****         #if defined ( __CC_ARM )
2493:Drivers/CMSIS/Include/core_cm7.h ****           __schedule_barrier();
2494:Drivers/CMSIS/Include/core_cm7.h ****         #endif
2495:Drivers/CMSIS/Include/core_cm7.h ****       } while (ways-- != 0U);
2496:Drivers/CMSIS/Include/core_cm7.h ****     } while(sets-- != 0U);
2497:Drivers/CMSIS/Include/core_cm7.h **** 
2498:Drivers/CMSIS/Include/core_cm7.h ****     __DSB();
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 133


2499:Drivers/CMSIS/Include/core_cm7.h ****     __ISB();
2500:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2501:Drivers/CMSIS/Include/core_cm7.h **** }
2502:Drivers/CMSIS/Include/core_cm7.h **** 
2503:Drivers/CMSIS/Include/core_cm7.h **** 
2504:Drivers/CMSIS/Include/core_cm7.h **** /**
2505:Drivers/CMSIS/Include/core_cm7.h ****   \brief   D-Cache Invalidate by address
2506:Drivers/CMSIS/Include/core_cm7.h ****   \details Invalidates D-Cache for the given address.
2507:Drivers/CMSIS/Include/core_cm7.h ****            D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
2508:Drivers/CMSIS/Include/core_cm7.h ****            D-Cache memory blocks which are part of given address + given size are invalidated.
2509:Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   addr    address
2510:Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
2511:Drivers/CMSIS/Include/core_cm7.h **** */
2512:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
2513:Drivers/CMSIS/Include/core_cm7.h **** {
2514:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2515:Drivers/CMSIS/Include/core_cm7.h ****     if ( dsize > 0 ) { 
2516:Drivers/CMSIS/Include/core_cm7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
2517:Drivers/CMSIS/Include/core_cm7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
2518:Drivers/CMSIS/Include/core_cm7.h ****     
2519:Drivers/CMSIS/Include/core_cm7.h ****       __DSB();
2520:Drivers/CMSIS/Include/core_cm7.h **** 
2521:Drivers/CMSIS/Include/core_cm7.h ****       do {
2522:Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
2523:Drivers/CMSIS/Include/core_cm7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
2524:Drivers/CMSIS/Include/core_cm7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
2525:Drivers/CMSIS/Include/core_cm7.h ****       } while ( op_size > 0 );
2526:Drivers/CMSIS/Include/core_cm7.h **** 
2527:Drivers/CMSIS/Include/core_cm7.h ****       __DSB();
2528:Drivers/CMSIS/Include/core_cm7.h ****       __ISB();
2529:Drivers/CMSIS/Include/core_cm7.h ****     }
2530:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2531:Drivers/CMSIS/Include/core_cm7.h **** }
2532:Drivers/CMSIS/Include/core_cm7.h **** 
2533:Drivers/CMSIS/Include/core_cm7.h **** 
2534:Drivers/CMSIS/Include/core_cm7.h **** /**
2535:Drivers/CMSIS/Include/core_cm7.h ****   \brief   D-Cache Clean by address
2536:Drivers/CMSIS/Include/core_cm7.h ****   \details Cleans D-Cache for the given address
2537:Drivers/CMSIS/Include/core_cm7.h ****            D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity.
2538:Drivers/CMSIS/Include/core_cm7.h ****            D-Cache memory blocks which are part of given address + given size are cleaned.
2539:Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   addr    address
2540:Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
2541:Drivers/CMSIS/Include/core_cm7.h **** */
2542:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
2543:Drivers/CMSIS/Include/core_cm7.h **** {
2544:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2545:Drivers/CMSIS/Include/core_cm7.h ****     if ( dsize > 0 ) { 
2546:Drivers/CMSIS/Include/core_cm7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
2547:Drivers/CMSIS/Include/core_cm7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
2548:Drivers/CMSIS/Include/core_cm7.h ****     
2549:Drivers/CMSIS/Include/core_cm7.h ****       __DSB();
2550:Drivers/CMSIS/Include/core_cm7.h **** 
2551:Drivers/CMSIS/Include/core_cm7.h ****       do {
2552:Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bi
2553:Drivers/CMSIS/Include/core_cm7.h ****         op_addr += __SCB_DCACHE_LINE_SIZE;
2554:Drivers/CMSIS/Include/core_cm7.h ****         op_size -= __SCB_DCACHE_LINE_SIZE;
2555:Drivers/CMSIS/Include/core_cm7.h ****       } while ( op_size > 0 );
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 134


2556:Drivers/CMSIS/Include/core_cm7.h **** 
2557:Drivers/CMSIS/Include/core_cm7.h ****       __DSB();
2558:Drivers/CMSIS/Include/core_cm7.h ****       __ISB();
2559:Drivers/CMSIS/Include/core_cm7.h ****     }
2560:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2561:Drivers/CMSIS/Include/core_cm7.h **** }
2562:Drivers/CMSIS/Include/core_cm7.h **** 
2563:Drivers/CMSIS/Include/core_cm7.h **** 
2564:Drivers/CMSIS/Include/core_cm7.h **** /**
2565:Drivers/CMSIS/Include/core_cm7.h ****   \brief   D-Cache Clean and Invalidate by address
2566:Drivers/CMSIS/Include/core_cm7.h ****   \details Cleans and invalidates D_Cache for the given address
2567:Drivers/CMSIS/Include/core_cm7.h ****            D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte gr
2568:Drivers/CMSIS/Include/core_cm7.h ****            D-Cache memory blocks which are part of given address + given size are cleaned and inval
2569:Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   addr    address (aligned to 32-byte boundary)
2570:Drivers/CMSIS/Include/core_cm7.h ****   \param[in]   dsize   size of memory block (in number of bytes)
2571:Drivers/CMSIS/Include/core_cm7.h **** */
2572:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
2573:Drivers/CMSIS/Include/core_cm7.h **** {
2574:Drivers/CMSIS/Include/core_cm7.h ****   #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
2575:Drivers/CMSIS/Include/core_cm7.h ****     if ( dsize > 0 ) { 
2576:Drivers/CMSIS/Include/core_cm7.h ****        int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
2577:Drivers/CMSIS/Include/core_cm7.h ****       uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
2578:Drivers/CMSIS/Include/core_cm7.h ****     
2579:Drivers/CMSIS/Include/core_cm7.h ****       __DSB();
2580:Drivers/CMSIS/Include/core_cm7.h **** 
2581:Drivers/CMSIS/Include/core_cm7.h ****       do {
2582:Drivers/CMSIS/Include/core_cm7.h ****         SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bi
2583:Drivers/CMSIS/Include/core_cm7.h ****         op_addr +=          __SCB_DCACHE_LINE_SIZE;
2584:Drivers/CMSIS/Include/core_cm7.h ****         op_size -=          __SCB_DCACHE_LINE_SIZE;
2585:Drivers/CMSIS/Include/core_cm7.h ****       } while ( op_size > 0 );
2586:Drivers/CMSIS/Include/core_cm7.h **** 
2587:Drivers/CMSIS/Include/core_cm7.h ****       __DSB();
2588:Drivers/CMSIS/Include/core_cm7.h ****       __ISB();
2589:Drivers/CMSIS/Include/core_cm7.h ****     }
2590:Drivers/CMSIS/Include/core_cm7.h ****   #endif
2591:Drivers/CMSIS/Include/core_cm7.h **** }
2592:Drivers/CMSIS/Include/core_cm7.h **** 
2593:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_CacheFunctions */
2594:Drivers/CMSIS/Include/core_cm7.h **** 
2595:Drivers/CMSIS/Include/core_cm7.h **** 
2596:Drivers/CMSIS/Include/core_cm7.h **** 
2597:Drivers/CMSIS/Include/core_cm7.h **** /* ##################################    SysTick function  ########################################
2598:Drivers/CMSIS/Include/core_cm7.h **** /**
2599:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2600:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2601:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Functions that configure the System.
2602:Drivers/CMSIS/Include/core_cm7.h ****   @{
2603:Drivers/CMSIS/Include/core_cm7.h ****  */
2604:Drivers/CMSIS/Include/core_cm7.h **** 
2605:Drivers/CMSIS/Include/core_cm7.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2606:Drivers/CMSIS/Include/core_cm7.h **** 
2607:Drivers/CMSIS/Include/core_cm7.h **** /**
2608:Drivers/CMSIS/Include/core_cm7.h ****   \brief   System Tick Configuration
2609:Drivers/CMSIS/Include/core_cm7.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2610:Drivers/CMSIS/Include/core_cm7.h ****            Counter is in free running mode to generate periodic interrupts.
2611:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2612:Drivers/CMSIS/Include/core_cm7.h ****   \return          0  Function succeeded.
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 135


2613:Drivers/CMSIS/Include/core_cm7.h ****   \return          1  Function failed.
2614:Drivers/CMSIS/Include/core_cm7.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2615:Drivers/CMSIS/Include/core_cm7.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2616:Drivers/CMSIS/Include/core_cm7.h ****            must contain a vendor-specific implementation of this function.
2617:Drivers/CMSIS/Include/core_cm7.h ****  */
2618:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
2619:Drivers/CMSIS/Include/core_cm7.h **** {
2620:Drivers/CMSIS/Include/core_cm7.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
2621:Drivers/CMSIS/Include/core_cm7.h ****   {
2622:Drivers/CMSIS/Include/core_cm7.h ****     return (1UL);                                                   /* Reload value impossible */
2623:Drivers/CMSIS/Include/core_cm7.h ****   }
2624:Drivers/CMSIS/Include/core_cm7.h **** 
2625:Drivers/CMSIS/Include/core_cm7.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
2626:Drivers/CMSIS/Include/core_cm7.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
2627:Drivers/CMSIS/Include/core_cm7.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
2628:Drivers/CMSIS/Include/core_cm7.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
2629:Drivers/CMSIS/Include/core_cm7.h ****                    SysTick_CTRL_TICKINT_Msk   |
2630:Drivers/CMSIS/Include/core_cm7.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2631:Drivers/CMSIS/Include/core_cm7.h ****   return (0UL);                                                     /* Function successful */
2632:Drivers/CMSIS/Include/core_cm7.h **** }
2633:Drivers/CMSIS/Include/core_cm7.h **** 
2634:Drivers/CMSIS/Include/core_cm7.h **** #endif
2635:Drivers/CMSIS/Include/core_cm7.h **** 
2636:Drivers/CMSIS/Include/core_cm7.h **** /*@} end of CMSIS_Core_SysTickFunctions */
2637:Drivers/CMSIS/Include/core_cm7.h **** 
2638:Drivers/CMSIS/Include/core_cm7.h **** 
2639:Drivers/CMSIS/Include/core_cm7.h **** 
2640:Drivers/CMSIS/Include/core_cm7.h **** /* ##################################### Debug In/Output function #################################
2641:Drivers/CMSIS/Include/core_cm7.h **** /**
2642:Drivers/CMSIS/Include/core_cm7.h ****   \ingroup  CMSIS_Core_FunctionInterface
2643:Drivers/CMSIS/Include/core_cm7.h ****   \defgroup CMSIS_core_DebugFunctions ITM Functions
2644:Drivers/CMSIS/Include/core_cm7.h ****   \brief    Functions that access the ITM debug interface.
2645:Drivers/CMSIS/Include/core_cm7.h ****   @{
2646:Drivers/CMSIS/Include/core_cm7.h ****  */
2647:Drivers/CMSIS/Include/core_cm7.h **** 
2648:Drivers/CMSIS/Include/core_cm7.h **** extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receiv
2649:Drivers/CMSIS/Include/core_cm7.h **** #define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_
2650:Drivers/CMSIS/Include/core_cm7.h **** 
2651:Drivers/CMSIS/Include/core_cm7.h **** 
2652:Drivers/CMSIS/Include/core_cm7.h **** /**
2653:Drivers/CMSIS/Include/core_cm7.h ****   \brief   ITM Send Character
2654:Drivers/CMSIS/Include/core_cm7.h ****   \details Transmits a character via the ITM channel 0, and
2655:Drivers/CMSIS/Include/core_cm7.h ****            \li Just returns when no debugger is connected that has booked the output.
2656:Drivers/CMSIS/Include/core_cm7.h ****            \li Is blocking when a debugger is connected, but the previous character sent has not be
2657:Drivers/CMSIS/Include/core_cm7.h ****   \param [in]     ch  Character to transmit.
2658:Drivers/CMSIS/Include/core_cm7.h ****   \returns            Character to transmit.
2659:Drivers/CMSIS/Include/core_cm7.h ****  */
2660:Drivers/CMSIS/Include/core_cm7.h **** __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
 3524              		.loc 2 2660 26 view .LVU976
 3525              	.LBB55:
2661:Drivers/CMSIS/Include/core_cm7.h **** {
2662:Drivers/CMSIS/Include/core_cm7.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 3526              		.loc 2 2662 3 view .LVU977
 3527              		.loc 2 2662 12 is_stmt 0 view .LVU978
 3528 0000 4FF06043 		mov	r3, #-536870912
 3529 0004 D3F8803E 		ldr	r3, [r3, #3712]
 3530              		.loc 2 2662 6 view .LVU979
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 136


 3531 0008 13F0010F 		tst	r3, #1
 3532 000c 10D0     		beq	.L305
2663:Drivers/CMSIS/Include/core_cm7.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 3533              		.loc 2 2663 12 view .LVU980
 3534 000e 4FF06043 		mov	r3, #-536870912
 3535 0012 D3F8003E 		ldr	r3, [r3, #3584]
2662:Drivers/CMSIS/Include/core_cm7.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 3536              		.loc 2 2662 48 view .LVU981
 3537 0016 13F0010F 		tst	r3, #1
 3538 001a 01D1     		bne	.L307
 3539 001c 7047     		bx	lr
 3540              	.L308:
2664:Drivers/CMSIS/Include/core_cm7.h ****   {
2665:Drivers/CMSIS/Include/core_cm7.h ****     while (ITM->PORT[0U].u32 == 0UL)
2666:Drivers/CMSIS/Include/core_cm7.h ****     {
2667:Drivers/CMSIS/Include/core_cm7.h ****       __NOP();
 3541              		.loc 2 2667 7 is_stmt 1 view .LVU982
 3542              		.syntax unified
 3543              	@ 2667 "Drivers/CMSIS/Include/core_cm7.h" 1
 3544 001e 00BF     		nop
 3545              	@ 0 "" 2
 3546              		.thumb
 3547              		.syntax unified
 3548              	.L307:
2665:Drivers/CMSIS/Include/core_cm7.h ****     {
 3549              		.loc 2 2665 11 view .LVU983
2665:Drivers/CMSIS/Include/core_cm7.h ****     {
 3550              		.loc 2 2665 25 is_stmt 0 view .LVU984
 3551 0020 4FF06043 		mov	r3, #-536870912
 3552 0024 1B68     		ldr	r3, [r3]
2665:Drivers/CMSIS/Include/core_cm7.h ****     {
 3553              		.loc 2 2665 11 view .LVU985
 3554 0026 002B     		cmp	r3, #0
 3555 0028 F9D0     		beq	.L308
2668:Drivers/CMSIS/Include/core_cm7.h ****     }
2669:Drivers/CMSIS/Include/core_cm7.h ****     ITM->PORT[0U].u8 = (uint8_t)ch;
 3556              		.loc 2 2669 5 is_stmt 1 view .LVU986
 3557              		.loc 2 2669 22 is_stmt 0 view .LVU987
 3558 002a 4FF06043 		mov	r3, #-536870912
 3559 002e 1870     		strb	r0, [r3]
2670:Drivers/CMSIS/Include/core_cm7.h ****   }
2671:Drivers/CMSIS/Include/core_cm7.h ****   return (ch);
 3560              		.loc 2 2671 3 is_stmt 1 view .LVU988
 3561              	.LVL379:
 3562              	.L305:
 3563              		.loc 2 2671 3 is_stmt 0 view .LVU989
 3564              	.LBE55:
 3565              	.LBE54:
 126:Core/Src/printf.c **** 
 3566              		.loc 1 126 1 view .LVU990
 3567 0030 7047     		bx	lr
 3568              		.cfi_endproc
 3569              	.LFE144:
 3571              		.section	.text._out_char,"ax",%progbits
 3572              		.align	1
 3573              		.syntax unified
 3574              		.thumb
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 137


 3575              		.thumb_func
 3577              	_out_char:
 3578              	.LVL380:
 3579              	.LFB147:
 158:Core/Src/printf.c ****   (void)buffer; (void)idx; (void)maxlen;
 3580              		.loc 1 158 1 is_stmt 1 view -0
 3581              		.cfi_startproc
 3582              		@ args = 0, pretend = 0, frame = 0
 3583              		@ frame_needed = 0, uses_anonymous_args = 0
 159:Core/Src/printf.c ****   if (character) {
 3584              		.loc 1 159 3 view .LVU992
 159:Core/Src/printf.c ****   if (character) {
 3585              		.loc 1 159 17 view .LVU993
 159:Core/Src/printf.c ****   if (character) {
 3586              		.loc 1 159 28 view .LVU994
 160:Core/Src/printf.c ****     _putchar(character);
 3587              		.loc 1 160 3 view .LVU995
 160:Core/Src/printf.c ****     _putchar(character);
 3588              		.loc 1 160 6 is_stmt 0 view .LVU996
 3589 0000 00B9     		cbnz	r0, .L315
 3590 0002 7047     		bx	lr
 3591              	.L315:
 158:Core/Src/printf.c ****   (void)buffer; (void)idx; (void)maxlen;
 3592              		.loc 1 158 1 view .LVU997
 3593 0004 08B5     		push	{r3, lr}
 3594              	.LCFI27:
 3595              		.cfi_def_cfa_offset 8
 3596              		.cfi_offset 3, -8
 3597              		.cfi_offset 14, -4
 161:Core/Src/printf.c ****   }
 3598              		.loc 1 161 5 is_stmt 1 view .LVU998
 3599 0006 FFF7FEFF 		bl	_putchar
 3600              	.LVL381:
 163:Core/Src/printf.c **** 
 3601              		.loc 1 163 1 is_stmt 0 view .LVU999
 3602 000a 08BD     		pop	{r3, pc}
 3603              		.cfi_endproc
 3604              	.LFE147:
 3606              		.section	.text.printf_,"ax",%progbits
 3607              		.align	1
 3608              		.global	printf_
 3609              		.syntax unified
 3610              		.thumb
 3611              		.thumb_func
 3613              	printf_:
 3614              	.LVL382:
 3615              	.LFB159:
 866:Core/Src/printf.c **** 
 867:Core/Src/printf.c **** 
 868:Core/Src/printf.c **** ///
 869:Core/Src/printf.c **** 
 870:Core/Src/printf.c **** int printf_(const char* format, ...)
 871:Core/Src/printf.c **** {
 3616              		.loc 1 871 1 is_stmt 1 view -0
 3617              		.cfi_startproc
 3618              		@ args = 4, pretend = 16, frame = 8
 3619              		@ frame_needed = 0, uses_anonymous_args = 1
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 138


 3620              		.loc 1 871 1 is_stmt 0 view .LVU1001
 3621 0000 0FB4     		push	{r0, r1, r2, r3}
 3622              	.LCFI28:
 3623              		.cfi_def_cfa_offset 16
 3624              		.cfi_offset 0, -16
 3625              		.cfi_offset 1, -12
 3626              		.cfi_offset 2, -8
 3627              		.cfi_offset 3, -4
 3628 0002 00B5     		push	{lr}
 3629              	.LCFI29:
 3630              		.cfi_def_cfa_offset 20
 3631              		.cfi_offset 14, -20
 3632 0004 85B0     		sub	sp, sp, #20
 3633              	.LCFI30:
 3634              		.cfi_def_cfa_offset 40
 3635 0006 06AA     		add	r2, sp, #24
 3636 0008 52F8043B 		ldr	r3, [r2], #4
 872:Core/Src/printf.c ****   va_list va;
 3637              		.loc 1 872 3 is_stmt 1 view .LVU1002
 873:Core/Src/printf.c ****   va_start(va, format);
 3638              		.loc 1 873 3 view .LVU1003
 3639 000c 0392     		str	r2, [sp, #12]
 874:Core/Src/printf.c ****   char buffer[1];
 3640              		.loc 1 874 3 view .LVU1004
 875:Core/Src/printf.c ****   const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 3641              		.loc 1 875 3 view .LVU1005
 3642              		.loc 1 875 19 is_stmt 0 view .LVU1006
 3643 000e 0092     		str	r2, [sp]
 3644 0010 4FF0FF32 		mov	r2, #-1
 3645 0014 02A9     		add	r1, sp, #8
 3646 0016 0448     		ldr	r0, .L318
 3647 0018 FFF7FEFF 		bl	_vsnprintf
 3648              	.LVL383:
 876:Core/Src/printf.c ****   va_end(va);
 3649              		.loc 1 876 3 is_stmt 1 view .LVU1007
 877:Core/Src/printf.c ****   return ret;
 3650              		.loc 1 877 3 view .LVU1008
 878:Core/Src/printf.c **** }
 3651              		.loc 1 878 1 is_stmt 0 view .LVU1009
 3652 001c 05B0     		add	sp, sp, #20
 3653              	.LCFI31:
 3654              		.cfi_def_cfa_offset 20
 3655              		@ sp needed
 3656 001e 5DF804EB 		ldr	lr, [sp], #4
 3657              	.LCFI32:
 3658              		.cfi_restore 14
 3659              		.cfi_def_cfa_offset 16
 3660 0022 04B0     		add	sp, sp, #16
 3661              	.LCFI33:
 3662              		.cfi_restore 3
 3663              		.cfi_restore 2
 3664              		.cfi_restore 1
 3665              		.cfi_restore 0
 3666              		.cfi_def_cfa_offset 0
 3667 0024 7047     		bx	lr
 3668              	.L319:
 3669 0026 00BF     		.align	2
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 139


 3670              	.L318:
 3671 0028 00000000 		.word	_out_char
 3672              		.cfi_endproc
 3673              	.LFE159:
 3675              		.section	.text.sprintf_,"ax",%progbits
 3676              		.align	1
 3677              		.global	sprintf_
 3678              		.syntax unified
 3679              		.thumb
 3680              		.thumb_func
 3682              	sprintf_:
 3683              	.LVL384:
 3684              	.LFB160:
 879:Core/Src/printf.c **** 
 880:Core/Src/printf.c **** 
 881:Core/Src/printf.c **** int sprintf_(char* buffer, const char* format, ...)
 882:Core/Src/printf.c **** {
 3685              		.loc 1 882 1 is_stmt 1 view -0
 3686              		.cfi_startproc
 3687              		@ args = 4, pretend = 12, frame = 8
 3688              		@ frame_needed = 0, uses_anonymous_args = 1
 3689              		.loc 1 882 1 is_stmt 0 view .LVU1011
 3690 0000 0EB4     		push	{r1, r2, r3}
 3691              	.LCFI34:
 3692              		.cfi_def_cfa_offset 12
 3693              		.cfi_offset 1, -12
 3694              		.cfi_offset 2, -8
 3695              		.cfi_offset 3, -4
 3696 0002 00B5     		push	{lr}
 3697              	.LCFI35:
 3698              		.cfi_def_cfa_offset 16
 3699              		.cfi_offset 14, -16
 3700 0004 84B0     		sub	sp, sp, #16
 3701              	.LCFI36:
 3702              		.cfi_def_cfa_offset 32
 3703 0006 0146     		mov	r1, r0
 3704 0008 05AA     		add	r2, sp, #20
 3705 000a 52F8043B 		ldr	r3, [r2], #4
 883:Core/Src/printf.c ****   va_list va;
 3706              		.loc 1 883 3 is_stmt 1 view .LVU1012
 884:Core/Src/printf.c ****   va_start(va, format);
 3707              		.loc 1 884 3 view .LVU1013
 3708 000e 0392     		str	r2, [sp, #12]
 885:Core/Src/printf.c ****   const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 3709              		.loc 1 885 3 view .LVU1014
 3710              		.loc 1 885 19 is_stmt 0 view .LVU1015
 3711 0010 0092     		str	r2, [sp]
 3712 0012 4FF0FF32 		mov	r2, #-1
 3713 0016 0448     		ldr	r0, .L322
 3714              	.LVL385:
 3715              		.loc 1 885 19 view .LVU1016
 3716 0018 FFF7FEFF 		bl	_vsnprintf
 3717              	.LVL386:
 886:Core/Src/printf.c ****   va_end(va);
 3718              		.loc 1 886 3 is_stmt 1 view .LVU1017
 887:Core/Src/printf.c ****   return ret;
 3719              		.loc 1 887 3 view .LVU1018
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 140


 888:Core/Src/printf.c **** }
 3720              		.loc 1 888 1 is_stmt 0 view .LVU1019
 3721 001c 04B0     		add	sp, sp, #16
 3722              	.LCFI37:
 3723              		.cfi_def_cfa_offset 16
 3724              		@ sp needed
 3725 001e 5DF804EB 		ldr	lr, [sp], #4
 3726              	.LCFI38:
 3727              		.cfi_restore 14
 3728              		.cfi_def_cfa_offset 12
 3729 0022 03B0     		add	sp, sp, #12
 3730              	.LCFI39:
 3731              		.cfi_restore 3
 3732              		.cfi_restore 2
 3733              		.cfi_restore 1
 3734              		.cfi_def_cfa_offset 0
 3735 0024 7047     		bx	lr
 3736              	.L323:
 3737 0026 00BF     		.align	2
 3738              	.L322:
 3739 0028 00000000 		.word	_out_buffer
 3740              		.cfi_endproc
 3741              	.LFE160:
 3743              		.section	.text.snprintf_,"ax",%progbits
 3744              		.align	1
 3745              		.global	snprintf_
 3746              		.syntax unified
 3747              		.thumb
 3748              		.thumb_func
 3750              	snprintf_:
 3751              	.LVL387:
 3752              	.LFB161:
 889:Core/Src/printf.c **** 
 890:Core/Src/printf.c **** 
 891:Core/Src/printf.c **** int snprintf_(char* buffer, size_t count, const char* format, ...)
 892:Core/Src/printf.c **** {
 3753              		.loc 1 892 1 is_stmt 1 view -0
 3754              		.cfi_startproc
 3755              		@ args = 4, pretend = 8, frame = 8
 3756              		@ frame_needed = 0, uses_anonymous_args = 1
 3757              		.loc 1 892 1 is_stmt 0 view .LVU1021
 3758 0000 0CB4     		push	{r2, r3}
 3759              	.LCFI40:
 3760              		.cfi_def_cfa_offset 8
 3761              		.cfi_offset 2, -8
 3762              		.cfi_offset 3, -4
 3763 0002 10B5     		push	{r4, lr}
 3764              	.LCFI41:
 3765              		.cfi_def_cfa_offset 16
 3766              		.cfi_offset 4, -16
 3767              		.cfi_offset 14, -12
 3768 0004 84B0     		sub	sp, sp, #16
 3769              	.LCFI42:
 3770              		.cfi_def_cfa_offset 32
 3771 0006 0A46     		mov	r2, r1
 3772 0008 06AC     		add	r4, sp, #24
 3773 000a 54F8043B 		ldr	r3, [r4], #4
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 141


 893:Core/Src/printf.c ****   va_list va;
 3774              		.loc 1 893 3 is_stmt 1 view .LVU1022
 894:Core/Src/printf.c ****   va_start(va, format);
 3775              		.loc 1 894 3 view .LVU1023
 3776 000e 0394     		str	r4, [sp, #12]
 895:Core/Src/printf.c ****   const int ret = _vsnprintf(_out_buffer, buffer, count, format, va);
 3777              		.loc 1 895 3 view .LVU1024
 3778              		.loc 1 895 19 is_stmt 0 view .LVU1025
 3779 0010 0094     		str	r4, [sp]
 3780 0012 0146     		mov	r1, r0
 3781              	.LVL388:
 3782              		.loc 1 895 19 view .LVU1026
 3783 0014 0348     		ldr	r0, .L326
 3784              	.LVL389:
 3785              		.loc 1 895 19 view .LVU1027
 3786 0016 FFF7FEFF 		bl	_vsnprintf
 3787              	.LVL390:
 896:Core/Src/printf.c ****   va_end(va);
 3788              		.loc 1 896 3 is_stmt 1 view .LVU1028
 897:Core/Src/printf.c ****   return ret;
 3789              		.loc 1 897 3 view .LVU1029
 898:Core/Src/printf.c **** }
 3790              		.loc 1 898 1 is_stmt 0 view .LVU1030
 3791 001a 04B0     		add	sp, sp, #16
 3792              	.LCFI43:
 3793              		.cfi_def_cfa_offset 16
 3794              		@ sp needed
 3795 001c BDE81040 		pop	{r4, lr}
 3796              	.LCFI44:
 3797              		.cfi_restore 14
 3798              		.cfi_restore 4
 3799              		.cfi_def_cfa_offset 8
 3800 0020 02B0     		add	sp, sp, #8
 3801              	.LCFI45:
 3802              		.cfi_restore 3
 3803              		.cfi_restore 2
 3804              		.cfi_def_cfa_offset 0
 3805 0022 7047     		bx	lr
 3806              	.L327:
 3807              		.align	2
 3808              	.L326:
 3809 0024 00000000 		.word	_out_buffer
 3810              		.cfi_endproc
 3811              	.LFE161:
 3813              		.section	.text.vprintf_,"ax",%progbits
 3814              		.align	1
 3815              		.global	vprintf_
 3816              		.syntax unified
 3817              		.thumb
 3818              		.thumb_func
 3820              	vprintf_:
 3821              	.LVL391:
 3822              	.LFB162:
 899:Core/Src/printf.c **** 
 900:Core/Src/printf.c **** 
 901:Core/Src/printf.c **** int vprintf_(const char* format, va_list va)
 902:Core/Src/printf.c **** {
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 142


 3823              		.loc 1 902 1 is_stmt 1 view -0
 3824              		.cfi_startproc
 3825              		@ args = 0, pretend = 0, frame = 8
 3826              		@ frame_needed = 0, uses_anonymous_args = 0
 3827              		.loc 1 902 1 is_stmt 0 view .LVU1032
 3828 0000 00B5     		push	{lr}
 3829              	.LCFI46:
 3830              		.cfi_def_cfa_offset 4
 3831              		.cfi_offset 14, -4
 3832 0002 85B0     		sub	sp, sp, #20
 3833              	.LCFI47:
 3834              		.cfi_def_cfa_offset 24
 3835 0004 0346     		mov	r3, r0
 903:Core/Src/printf.c ****   char buffer[1];
 3836              		.loc 1 903 3 is_stmt 1 view .LVU1033
 904:Core/Src/printf.c ****   return _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 3837              		.loc 1 904 3 view .LVU1034
 3838              		.loc 1 904 10 is_stmt 0 view .LVU1035
 3839 0006 0091     		str	r1, [sp]
 3840 0008 4FF0FF32 		mov	r2, #-1
 3841 000c 03A9     		add	r1, sp, #12
 3842              	.LVL392:
 3843              		.loc 1 904 10 view .LVU1036
 3844 000e 0348     		ldr	r0, .L330
 3845              	.LVL393:
 3846              		.loc 1 904 10 view .LVU1037
 3847 0010 FFF7FEFF 		bl	_vsnprintf
 3848              	.LVL394:
 905:Core/Src/printf.c **** }
 3849              		.loc 1 905 1 view .LVU1038
 3850 0014 05B0     		add	sp, sp, #20
 3851              	.LCFI48:
 3852              		.cfi_def_cfa_offset 4
 3853              		@ sp needed
 3854 0016 5DF804FB 		ldr	pc, [sp], #4
 3855              	.L331:
 3856 001a 00BF     		.align	2
 3857              	.L330:
 3858 001c 00000000 		.word	_out_char
 3859              		.cfi_endproc
 3860              	.LFE162:
 3862              		.section	.text.vsnprintf_,"ax",%progbits
 3863              		.align	1
 3864              		.global	vsnprintf_
 3865              		.syntax unified
 3866              		.thumb
 3867              		.thumb_func
 3869              	vsnprintf_:
 3870              	.LVL395:
 3871              	.LFB163:
 906:Core/Src/printf.c **** 
 907:Core/Src/printf.c **** 
 908:Core/Src/printf.c **** int vsnprintf_(char* buffer, size_t count, const char* format, va_list va)
 909:Core/Src/printf.c **** {
 3872              		.loc 1 909 1 is_stmt 1 view -0
 3873              		.cfi_startproc
 3874              		@ args = 0, pretend = 0, frame = 0
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 143


 3875              		@ frame_needed = 0, uses_anonymous_args = 0
 3876              		.loc 1 909 1 is_stmt 0 view .LVU1040
 3877 0000 00B5     		push	{lr}
 3878              	.LCFI49:
 3879              		.cfi_def_cfa_offset 4
 3880              		.cfi_offset 14, -4
 3881 0002 83B0     		sub	sp, sp, #12
 3882              	.LCFI50:
 3883              		.cfi_def_cfa_offset 16
 910:Core/Src/printf.c ****   return _vsnprintf(_out_buffer, buffer, count, format, va);
 3884              		.loc 1 910 3 is_stmt 1 view .LVU1041
 3885              		.loc 1 910 10 is_stmt 0 view .LVU1042
 3886 0004 0093     		str	r3, [sp]
 3887 0006 1346     		mov	r3, r2
 3888              	.LVL396:
 3889              		.loc 1 910 10 view .LVU1043
 3890 0008 0A46     		mov	r2, r1
 3891              	.LVL397:
 3892              		.loc 1 910 10 view .LVU1044
 3893 000a 0146     		mov	r1, r0
 3894              	.LVL398:
 3895              		.loc 1 910 10 view .LVU1045
 3896 000c 0248     		ldr	r0, .L334
 3897              	.LVL399:
 3898              		.loc 1 910 10 view .LVU1046
 3899 000e FFF7FEFF 		bl	_vsnprintf
 3900              	.LVL400:
 911:Core/Src/printf.c **** }
 3901              		.loc 1 911 1 view .LVU1047
 3902 0012 03B0     		add	sp, sp, #12
 3903              	.LCFI51:
 3904              		.cfi_def_cfa_offset 4
 3905              		@ sp needed
 3906 0014 5DF804FB 		ldr	pc, [sp], #4
 3907              	.L335:
 3908              		.align	2
 3909              	.L334:
 3910 0018 00000000 		.word	_out_buffer
 3911              		.cfi_endproc
 3912              	.LFE163:
 3914              		.section	.text.fctprintf,"ax",%progbits
 3915              		.align	1
 3916              		.global	fctprintf
 3917              		.syntax unified
 3918              		.thumb
 3919              		.thumb_func
 3921              	fctprintf:
 3922              	.LVL401:
 3923              	.LFB164:
 912:Core/Src/printf.c **** 
 913:Core/Src/printf.c **** 
 914:Core/Src/printf.c **** int fctprintf(void (*out)(char character, void* arg), void* arg, const char* format, ...)
 915:Core/Src/printf.c **** {
 3924              		.loc 1 915 1 is_stmt 1 view -0
 3925              		.cfi_startproc
 3926              		@ args = 4, pretend = 8, frame = 16
 3927              		@ frame_needed = 0, uses_anonymous_args = 1
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 144


 3928              		.loc 1 915 1 is_stmt 0 view .LVU1049
 3929 0000 0CB4     		push	{r2, r3}
 3930              	.LCFI52:
 3931              		.cfi_def_cfa_offset 8
 3932              		.cfi_offset 2, -8
 3933              		.cfi_offset 3, -4
 3934 0002 00B5     		push	{lr}
 3935              	.LCFI53:
 3936              		.cfi_def_cfa_offset 12
 3937              		.cfi_offset 14, -12
 3938 0004 87B0     		sub	sp, sp, #28
 3939              	.LCFI54:
 3940              		.cfi_def_cfa_offset 40
 3941 0006 08AA     		add	r2, sp, #32
 3942 0008 52F8043B 		ldr	r3, [r2], #4
 916:Core/Src/printf.c ****   va_list va;
 3943              		.loc 1 916 3 is_stmt 1 view .LVU1050
 917:Core/Src/printf.c ****   va_start(va, format);
 3944              		.loc 1 917 3 view .LVU1051
 3945 000c 0592     		str	r2, [sp, #20]
 918:Core/Src/printf.c ****   const out_fct_wrap_type out_fct_wrap = { out, arg };
 3946              		.loc 1 918 3 view .LVU1052
 3947              		.loc 1 918 27 is_stmt 0 view .LVU1053
 3948 000e 0390     		str	r0, [sp, #12]
 3949 0010 0491     		str	r1, [sp, #16]
 919:Core/Src/printf.c ****   const int ret = _vsnprintf(_out_fct, (char*)(uintptr_t)&out_fct_wrap, (size_t)-1, format, va);
 3950              		.loc 1 919 3 is_stmt 1 view .LVU1054
 3951              		.loc 1 919 19 is_stmt 0 view .LVU1055
 3952 0012 0092     		str	r2, [sp]
 3953 0014 4FF0FF32 		mov	r2, #-1
 3954 0018 03A9     		add	r1, sp, #12
 3955 001a 0448     		ldr	r0, .L338
 3956              	.LVL402:
 3957              		.loc 1 919 19 view .LVU1056
 3958 001c FFF7FEFF 		bl	_vsnprintf
 3959              	.LVL403:
 920:Core/Src/printf.c ****   va_end(va);
 3960              		.loc 1 920 3 is_stmt 1 view .LVU1057
 921:Core/Src/printf.c ****   return ret;
 3961              		.loc 1 921 3 view .LVU1058
 922:Core/Src/printf.c **** }
 3962              		.loc 1 922 1 is_stmt 0 view .LVU1059
 3963 0020 07B0     		add	sp, sp, #28
 3964              	.LCFI55:
 3965              		.cfi_def_cfa_offset 12
 3966              		@ sp needed
 3967 0022 5DF804EB 		ldr	lr, [sp], #4
 3968              	.LCFI56:
 3969              		.cfi_restore 14
 3970              		.cfi_def_cfa_offset 8
 3971 0026 02B0     		add	sp, sp, #8
 3972              	.LCFI57:
 3973              		.cfi_restore 3
 3974              		.cfi_restore 2
 3975              		.cfi_def_cfa_offset 0
 3976 0028 7047     		bx	lr
 3977              	.L339:
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 145


 3978 002a 00BF     		.align	2
 3979              	.L338:
 3980 002c 00000000 		.word	_out_fct
 3981              		.cfi_endproc
 3982              	.LFE164:
 3984              		.section	.rodata.pow10.0,"a"
 3985              		.align	3
 3986              		.set	.LANCHOR0,. + 0
 3989              	pow10.0:
 3990 0000 00000000 		.word	0
 3991 0004 0000F03F 		.word	1072693248
 3992 0008 00000000 		.word	0
 3993 000c 00002440 		.word	1076101120
 3994 0010 00000000 		.word	0
 3995 0014 00005940 		.word	1079574528
 3996 0018 00000000 		.word	0
 3997 001c 00408F40 		.word	1083129856
 3998 0020 00000000 		.word	0
 3999 0024 0088C340 		.word	1086556160
 4000 0028 00000000 		.word	0
 4001 002c 006AF840 		.word	1090021888
 4002 0030 00000000 		.word	0
 4003 0034 80842E41 		.word	1093567616
 4004 0038 00000000 		.word	0
 4005 003c D0126341 		.word	1097011920
 4006 0040 00000000 		.word	0
 4007 0044 84D79741 		.word	1100470148
 4008 0048 00000000 		.word	0
 4009 004c 65CDCD41 		.word	1104006501
 4010              		.text
 4011              	.Letext0:
 4012              		.file 3 "f:\\0_career\\0_skill_stack\\hardware\\0_embedded_sys_dev\\1_mcu_dev\\0_mcu_stm32\\projec
 4013              		.file 4 "f:\\0_career\\0_skill_stack\\hardware\\0_embedded_sys_dev\\1_mcu_dev\\0_mcu_stm32\\projec
 4014              		.file 5 "f:\\0_career\\0_skill_stack\\hardware\\0_embedded_sys_dev\\1_mcu_dev\\0_mcu_stm32\\projec
 4015              		.file 6 "f:\\0_career\\0_skill_stack\\hardware\\0_embedded_sys_dev\\1_mcu_dev\\0_mcu_stm32\\projec
 4016              		.file 7 "<built-in>"
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 146


DEFINED SYMBOLS
                            *ABS*:00000000 printf.c
F:\msys64\tmp\ccYUEWVh.s:19     .text._out_buffer:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:24     .text._out_buffer:00000000 _out_buffer
F:\msys64\tmp\ccYUEWVh.s:47     .text._out_null:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:52     .text._out_null:00000000 _out_null
F:\msys64\tmp\ccYUEWVh.s:70     .text._out_fct:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:75     .text._out_fct:00000000 _out_fct
F:\msys64\tmp\ccYUEWVh.s:117    .text._atoi:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:122    .text._atoi:00000000 _atoi
F:\msys64\tmp\ccYUEWVh.s:187    .text._out_rev:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:192    .text._out_rev:00000000 _out_rev
F:\msys64\tmp\ccYUEWVh.s:326    .text._ntoa_format:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:331    .text._ntoa_format:00000000 _ntoa_format
F:\msys64\tmp\ccYUEWVh.s:611    .text._ntoa_long:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:616    .text._ntoa_long:00000000 _ntoa_long
F:\msys64\tmp\ccYUEWVh.s:770    .text._ntoa_long_long:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:775    .text._ntoa_long_long:00000000 _ntoa_long_long
F:\msys64\tmp\ccYUEWVh.s:952    .text._etoa:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:957    .text._etoa:00000000 _etoa
F:\msys64\tmp\ccYUEWVh.s:1446   .text._ftoa:00000000 _ftoa
F:\msys64\tmp\ccYUEWVh.s:1404   .text._etoa:00000280 $d
F:\msys64\tmp\ccYUEWVh.s:1428   .rodata._ftoa.str1.4:00000000 $d
F:\msys64\tmp\ccYUEWVh.s:1441   .text._ftoa:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:1985   .text._ftoa:000002d8 $d
F:\msys64\tmp\ccYUEWVh.s:2006   .text._vsnprintf:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:2011   .text._vsnprintf:00000000 _vsnprintf
F:\msys64\tmp\ccYUEWVh.s:2107   .text._vsnprintf:0000004e $d
F:\msys64\tmp\ccYUEWVh.s:2176   .text._vsnprintf:0000008c $d
F:\msys64\tmp\ccYUEWVh.s:2465   .text._vsnprintf:0000018a $d
F:\msys64\tmp\ccYUEWVh.s:2549   .text._vsnprintf:00000232 $t
F:\msys64\tmp\ccYUEWVh.s:3501   .text._vsnprintf:00000678 $d
F:\msys64\tmp\ccYUEWVh.s:3506   .text._putchar:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:3512   .text._putchar:00000000 _putchar
F:\msys64\tmp\ccYUEWVh.s:3572   .text._out_char:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:3577   .text._out_char:00000000 _out_char
F:\msys64\tmp\ccYUEWVh.s:3607   .text.printf_:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:3613   .text.printf_:00000000 printf_
F:\msys64\tmp\ccYUEWVh.s:3671   .text.printf_:00000028 $d
F:\msys64\tmp\ccYUEWVh.s:3676   .text.sprintf_:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:3682   .text.sprintf_:00000000 sprintf_
F:\msys64\tmp\ccYUEWVh.s:3739   .text.sprintf_:00000028 $d
F:\msys64\tmp\ccYUEWVh.s:3744   .text.snprintf_:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:3750   .text.snprintf_:00000000 snprintf_
F:\msys64\tmp\ccYUEWVh.s:3809   .text.snprintf_:00000024 $d
F:\msys64\tmp\ccYUEWVh.s:3814   .text.vprintf_:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:3820   .text.vprintf_:00000000 vprintf_
F:\msys64\tmp\ccYUEWVh.s:3858   .text.vprintf_:0000001c $d
F:\msys64\tmp\ccYUEWVh.s:3863   .text.vsnprintf_:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:3869   .text.vsnprintf_:00000000 vsnprintf_
F:\msys64\tmp\ccYUEWVh.s:3910   .text.vsnprintf_:00000018 $d
F:\msys64\tmp\ccYUEWVh.s:3915   .text.fctprintf:00000000 $t
F:\msys64\tmp\ccYUEWVh.s:3921   .text.fctprintf:00000000 fctprintf
F:\msys64\tmp\ccYUEWVh.s:3980   .text.fctprintf:0000002c $d
F:\msys64\tmp\ccYUEWVh.s:3985   .rodata.pow10.0:00000000 $d
F:\msys64\tmp\ccYUEWVh.s:3989   .rodata.pow10.0:00000000 pow10.0
F:\msys64\tmp\ccYUEWVh.s:2124   .text._vsnprintf:0000005f $d
ARM GAS  F:\msys64\tmp\ccYUEWVh.s 			page 147


F:\msys64\tmp\ccYUEWVh.s:2124   .text._vsnprintf:00000060 $t
F:\msys64\tmp\ccYUEWVh.s:2196   .text._vsnprintf:0000009f $d
F:\msys64\tmp\ccYUEWVh.s:2196   .text._vsnprintf:000000a0 $t

UNDEFINED SYMBOLS
__aeabi_uldivmod
