// Seed: 673421868
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wor id_3,
    output wire id_4,
    input supply0 id_5,
    input wor id_6,
    output tri0 id_7,
    input supply0 id_8,
    input wor id_9,
    input tri id_10,
    input uwire id_11
);
  always @* begin : LABEL_0
    $clog2(90);
    ;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input wand id_6
);
  logic id_8, id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_5,
      id_3,
      id_6,
      id_0,
      id_3,
      id_2,
      id_4,
      id_4
  );
  assign modCall_1.id_9 = 0;
endmodule
