// Seed: 2911936766
module module_0 (
    output wire id_0,
    input supply1 id_1,
    input tri1 id_2
);
  logic id_4;
  assign module_1.id_0 = 0;
  bit id_5;
  always @(posedge -1 or negedge id_4 & -1) begin : LABEL_0
    id_5 <= id_5;
  end
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    input tri id_7,
    input wand id_8,
    output tri0 id_9,
    input wand id_10,
    input tri id_11,
    input wire id_12,
    input uwire id_13
);
  assign id_0 = ~id_13 ^ id_2;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_6
  );
endmodule
