{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697018256947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697018256947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 02:57:36 2023 " "Processing started: Wed Oct 11 02:57:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697018256947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697018256947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FSM -c FSM " "Command: quartus_sta FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697018256947 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697018257032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697018257577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697018257577 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1697018257619 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1697018257620 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1697018258036 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FSM.sdc " "Synopsys Design Constraints File file not found: 'FSM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1697018258057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697018258057 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:vga_clock_gen\|divided_clk clock_divider:vga_clock_gen\|divided_clk " "create_clock -period 1.000 -name clock_divider:vga_clock_gen\|divided_clk clock_divider:vga_clock_gen\|divided_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697018258059 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697018258059 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name horizontal_counter:vga_horizontal\|h_Count_Value\[10\] horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " "create_clock -period 1.000 -name horizontal_counter:vga_horizontal\|h_Count_Value\[10\] horizontal_counter:vga_horizontal\|h_Count_Value\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697018258059 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697018258059 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[7\]~25  from: dataa  to: combout " "Cell: red\[7\]~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1697018258060 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[7\]~25  from: datab  to: combout " "Cell: red\[7\]~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1697018258060 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1697018258060 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1697018258061 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697018258066 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697018258066 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697018258075 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697018258104 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697018258104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.003 " "Worst-case setup slack is -8.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.003              -8.003 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -8.003              -8.003 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.925            -127.721 clock  " "   -4.925            -127.721 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.865             -97.468 clock_divider:vga_clock_gen\|divided_clk  " "   -3.865             -97.468 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697018258109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.237 " "Worst-case hold slack is -3.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.237              -3.237 clock  " "   -3.237              -3.237 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.098              -2.098 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -2.098              -2.098 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935              -4.024 clock_divider:vga_clock_gen\|divided_clk  " "   -0.935              -4.024 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697018258115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697018258122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697018258125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.718 " "Worst-case minimum pulse width slack is -1.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.718             -23.773 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -1.718             -23.773 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879             -27.018 clock  " "   -0.879             -27.018 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.225 clock_divider:vga_clock_gen\|divided_clk  " "   -0.394             -17.225 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018258132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697018258132 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697018258145 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697018258175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697018258968 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[7\]~25  from: dataa  to: combout " "Cell: red\[7\]~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1697018259020 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[7\]~25  from: datab  to: combout " "Cell: red\[7\]~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1697018259020 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1697018259020 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697018259025 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697018259035 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697018259035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.731 " "Worst-case setup slack is -7.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.731              -7.731 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -7.731              -7.731 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.130            -126.147 clock  " "   -5.130            -126.147 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.744             -95.243 clock_divider:vga_clock_gen\|divided_clk  " "   -3.744             -95.243 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697018259039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.039 " "Worst-case hold slack is -3.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.039              -3.039 clock  " "   -3.039              -3.039 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.141              -2.141 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -2.141              -2.141 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.791              -3.061 clock_divider:vga_clock_gen\|divided_clk  " "   -0.791              -3.061 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697018259045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697018259058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697018259061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.761 " "Worst-case minimum pulse width slack is -1.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.761             -23.966 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -1.761             -23.966 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887             -29.367 clock  " "   -0.887             -29.367 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.051 clock_divider:vga_clock_gen\|divided_clk  " "   -0.394             -17.051 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697018259069 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697018259082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697018259234 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697018259886 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[7\]~25  from: dataa  to: combout " "Cell: red\[7\]~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1697018259931 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[7\]~25  from: datab  to: combout " "Cell: red\[7\]~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1697018259931 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1697018259931 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697018259936 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697018259938 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697018259938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.635 " "Worst-case setup slack is -4.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.635              -4.635 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -4.635              -4.635 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.906             -54.614 clock  " "   -2.906             -54.614 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.990             -46.646 clock_divider:vga_clock_gen\|divided_clk  " "   -1.990             -46.646 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697018259940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.822 " "Worst-case hold slack is -1.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.822              -1.822 clock  " "   -1.822              -1.822 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.120              -1.120 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -1.120              -1.120 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.698              -3.200 clock_divider:vga_clock_gen\|divided_clk  " "   -0.698              -3.200 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697018259947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697018259952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697018259957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.794 " "Worst-case minimum pulse width slack is -0.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.794              -8.775 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -0.794              -8.775 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.769              -5.236 clock  " "   -0.769              -5.236 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 clock_divider:vga_clock_gen\|divided_clk  " "    0.104               0.000 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018259965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697018259965 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697018259977 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[7\]~25  from: dataa  to: combout " "Cell: red\[7\]~25  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1697018260135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[7\]~25  from: datab  to: combout " "Cell: red\[7\]~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1697018260135 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1697018260135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697018260140 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697018260143 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697018260143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.107 " "Worst-case setup slack is -4.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.107              -4.107 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -4.107              -4.107 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.727             -47.289 clock  " "   -2.727             -47.289 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.739             -40.736 clock_divider:vga_clock_gen\|divided_clk  " "   -1.739             -40.736 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697018260145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.675 " "Worst-case hold slack is -1.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.675              -1.675 clock  " "   -1.675              -1.675 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.041              -1.041 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -1.041              -1.041 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.627              -2.782 clock_divider:vga_clock_gen\|divided_clk  " "   -0.627              -2.782 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697018260151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697018260156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697018260163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.743 " "Worst-case minimum pulse width slack is -0.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.743              -5.266 clock  " "   -0.743              -5.266 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.648              -6.351 horizontal_counter:vga_horizontal\|h_Count_Value\[10\]  " "   -0.648              -6.351 horizontal_counter:vga_horizontal\|h_Count_Value\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 clock_divider:vga_clock_gen\|divided_clk  " "    0.117               0.000 clock_divider:vga_clock_gen\|divided_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697018260166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697018260166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697018261569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697018261570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5194 " "Peak virtual memory: 5194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697018261629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 02:57:41 2023 " "Processing ended: Wed Oct 11 02:57:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697018261629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697018261629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697018261629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697018261629 ""}
