Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Oct  4 00:20:21 2022
| Host         : LAPTOP-F415E9JE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vc709_top_timing_summary_routed.rpt -pb vc709_top_timing_summary_routed.pb -rpx vc709_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vc709_top
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                           16          
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.316        0.000                      0                 5393        0.072        0.000                      0                 5393       -0.876       -1.751                       2                  2373  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 3.125}        6.250           160.000         
  clk_out1_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         
  clk_out2_clk_wiz_0_1  {0.000 0.781}        1.563           640.000         
  clkfbout_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       1.625        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.316        0.000                      0                 5393        0.072        0.000                      0                 5393        2.725        0.000                       0                  2361  
  clk_out2_clk_wiz_0_1                                                                                                                                                   -0.876       -1.751                       2                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    4.842        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 1.374ns (23.675%)  route 4.429ns (76.325%))
  Logic Levels:           12  (CARRY4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 4.750 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.989ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.603    -1.989    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/CLK
    SLICE_X29Y311        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y311        FDRE (Prop_fdre_C_Q)         0.223    -1.766 f  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.406    -1.360    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_sync_temp_1[0]
    SLICE_X28Y310        LUT5 (Prop_lut5_I4_O)        0.043    -1.317 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.416    -0.901    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X28Y309        MUXF7 (Prop_muxf7_S_O)       0.147    -0.754 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_314/O
                         net (fo=1, routed)           0.421    -0.333    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_17[1]
    SLICE_X29Y305        LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_196/O
                         net (fo=1, routed)           0.326     0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_24[1]
    SLICE_X29Y303        LUT5 (Prop_lut5_I0_O)        0.043     0.160 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_137/O
                         net (fo=1, routed)           0.368     0.529    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_25[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I5_O)        0.043     0.572 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_94/O
                         net (fo=1, routed)           0.105     0.677    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I4_O)        0.043     0.720 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29/O
                         net (fo=1, routed)           0.331     1.051    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29_n_0
    SLICE_X34Y303        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.340 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.340    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X34Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.505 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.618     2.124    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X39Y301        LUT5 (Prop_lut5_I3_O)        0.125     2.249 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_36/O
                         net (fo=2, routed)           0.323     2.572    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_36_n_0
    SLICE_X39Y302        LUT6 (Prop_lut6_I0_O)        0.043     2.615 r  u_lane_original/gearbox32to66_cmp/data66_t[63]_i_3/O
                         net (fo=4, routed)           0.645     3.260    u_lane_original/gearbox32to66_cmp/data66_t[63]_i_3_n_0
    SLICE_X38Y306        LUT6 (Prop_lut6_I5_O)        0.043     3.303 r  u_lane_original/gearbox32to66_cmp/data66_t[63]_i_2/O
                         net (fo=4, routed)           0.468     3.772    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[61]
    SLICE_X38Y308        LUT6 (Prop_lut6_I5_O)        0.043     3.815 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[62]_i_1/O
                         net (fo=1, routed)           0.000     3.815    u_lane_original/gearbox32to66_cmp/u_aligner_n_4
    SLICE_X38Y308        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.375     4.750    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X38Y308        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[62]/C
                         clock pessimism             -0.593     4.156    
                         clock uncertainty           -0.060     4.096    
    SLICE_X38Y308        FDCE (Setup_fdce_C_D)        0.034     4.130    u_lane_original/gearbox32to66_cmp/data66_t_reg[62]
  -------------------------------------------------------------------
                         required time                          4.130    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.374ns (23.701%)  route 4.423ns (76.299%))
  Logic Levels:           12  (CARRY4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.751 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.989ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.603    -1.989    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/CLK
    SLICE_X29Y311        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y311        FDRE (Prop_fdre_C_Q)         0.223    -1.766 f  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.406    -1.360    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_sync_temp_1[0]
    SLICE_X28Y310        LUT5 (Prop_lut5_I4_O)        0.043    -1.317 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.416    -0.901    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X28Y309        MUXF7 (Prop_muxf7_S_O)       0.147    -0.754 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_314/O
                         net (fo=1, routed)           0.421    -0.333    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_17[1]
    SLICE_X29Y305        LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_196/O
                         net (fo=1, routed)           0.326     0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_24[1]
    SLICE_X29Y303        LUT5 (Prop_lut5_I0_O)        0.043     0.160 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_137/O
                         net (fo=1, routed)           0.368     0.529    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_25[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I5_O)        0.043     0.572 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_94/O
                         net (fo=1, routed)           0.105     0.677    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I4_O)        0.043     0.720 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29/O
                         net (fo=1, routed)           0.331     1.051    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29_n_0
    SLICE_X34Y303        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.340 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.340    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X34Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.505 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.551     2.057    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X31Y306        LUT5 (Prop_lut5_I3_O)        0.125     2.182 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_108/O
                         net (fo=3, routed)           0.592     2.774    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_108_n_0
    SLICE_X41Y308        LUT6 (Prop_lut6_I3_O)        0.043     2.817 r  u_lane_original/gearbox32to66_cmp/data66_t[50]_i_3/O
                         net (fo=4, routed)           0.365     3.182    u_lane_original/gearbox32to66_cmp/data66_t[50]_i_3_n_0
    SLICE_X37Y309        LUT6 (Prop_lut6_I3_O)        0.043     3.225 r  u_lane_original/gearbox32to66_cmp/data66_t[42]_i_2/O
                         net (fo=4, routed)           0.540     3.765    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[39]_0
    SLICE_X37Y306        LUT6 (Prop_lut6_I3_O)        0.043     3.808 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[39]_i_1/O
                         net (fo=1, routed)           0.000     3.808    u_lane_original/gearbox32to66_cmp/u_aligner_n_27
    SLICE_X37Y306        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.376     4.751    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X37Y306        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[39]/C
                         clock pessimism             -0.593     4.157    
                         clock uncertainty           -0.060     4.097    
    SLICE_X37Y306        FDCE (Setup_fdce_C_D)        0.034     4.131    u_lane_original/gearbox32to66_cmp/data66_t_reg[39]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -3.808    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 1.374ns (23.585%)  route 4.452ns (76.415%))
  Logic Levels:           12  (CARRY4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.751 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.989ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.603    -1.989    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/CLK
    SLICE_X29Y311        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y311        FDRE (Prop_fdre_C_Q)         0.223    -1.766 f  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.406    -1.360    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_sync_temp_1[0]
    SLICE_X28Y310        LUT5 (Prop_lut5_I4_O)        0.043    -1.317 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.416    -0.901    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X28Y309        MUXF7 (Prop_muxf7_S_O)       0.147    -0.754 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_314/O
                         net (fo=1, routed)           0.421    -0.333    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_17[1]
    SLICE_X29Y305        LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_196/O
                         net (fo=1, routed)           0.326     0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_24[1]
    SLICE_X29Y303        LUT5 (Prop_lut5_I0_O)        0.043     0.160 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_137/O
                         net (fo=1, routed)           0.368     0.529    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_25[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I5_O)        0.043     0.572 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_94/O
                         net (fo=1, routed)           0.105     0.677    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I4_O)        0.043     0.720 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29/O
                         net (fo=1, routed)           0.331     1.051    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29_n_0
    SLICE_X34Y303        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.340 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.340    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X34Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.505 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.579     2.084    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X32Y301        LUT5 (Prop_lut5_I1_O)        0.125     2.209 r  u_lane_original/gearbox32to66_cmp/data66_t[33]_i_4/O
                         net (fo=3, routed)           0.539     2.748    u_lane_original/gearbox32to66_cmp/data66_t[33]_i_4_n_0
    SLICE_X33Y304        LUT6 (Prop_lut6_I1_O)        0.043     2.791 r  u_lane_original/gearbox32to66_cmp/data66_t[17]_i_3/O
                         net (fo=4, routed)           0.373     3.164    u_lane_original/gearbox32to66_cmp/data66_t[17]_i_3_n_0
    SLICE_X32Y305        LUT6 (Prop_lut6_I0_O)        0.043     3.207 r  u_lane_original/gearbox32to66_cmp/data66_t[5]_i_2/O
                         net (fo=4, routed)           0.587     3.794    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[3]
    SLICE_X30Y309        LUT6 (Prop_lut6_I3_O)        0.043     3.837 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[2]_i_1/O
                         net (fo=1, routed)           0.000     3.837    u_lane_original/gearbox32to66_cmp/u_aligner_n_64
    SLICE_X30Y309        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.376     4.751    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X30Y309        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[2]/C
                         clock pessimism             -0.593     4.157    
                         clock uncertainty           -0.060     4.097    
    SLICE_X30Y309        FDCE (Setup_fdce_C_D)        0.066     4.163    u_lane_original/gearbox32to66_cmp/data66_t_reg[2]
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.785ns  (logic 1.374ns (23.752%)  route 4.411ns (76.248%))
  Logic Levels:           12  (CARRY4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.751 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.989ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.603    -1.989    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/CLK
    SLICE_X29Y311        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y311        FDRE (Prop_fdre_C_Q)         0.223    -1.766 f  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.406    -1.360    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_sync_temp_1[0]
    SLICE_X28Y310        LUT5 (Prop_lut5_I4_O)        0.043    -1.317 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.416    -0.901    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X28Y309        MUXF7 (Prop_muxf7_S_O)       0.147    -0.754 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_314/O
                         net (fo=1, routed)           0.421    -0.333    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_17[1]
    SLICE_X29Y305        LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_196/O
                         net (fo=1, routed)           0.326     0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_24[1]
    SLICE_X29Y303        LUT5 (Prop_lut5_I0_O)        0.043     0.160 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_137/O
                         net (fo=1, routed)           0.368     0.529    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_25[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I5_O)        0.043     0.572 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_94/O
                         net (fo=1, routed)           0.105     0.677    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I4_O)        0.043     0.720 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29/O
                         net (fo=1, routed)           0.331     1.051    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29_n_0
    SLICE_X34Y303        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.340 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.340    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X34Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.505 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.597     2.102    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X34Y307        LUT6 (Prop_lut6_I2_O)        0.125     2.227 r  u_lane_original/gearbox32to66_cmp/data66_t[64]_i_4/O
                         net (fo=4, routed)           0.469     2.696    u_lane_original/gearbox32to66_cmp/data66_t[64]_i_4_n_0
    SLICE_X36Y307        LUT6 (Prop_lut6_I1_O)        0.043     2.739 r  u_lane_original/gearbox32to66_cmp/data66_t[48]_i_3/O
                         net (fo=4, routed)           0.546     3.285    u_lane_original/gearbox32to66_cmp/data66_t[48]_i_3_n_0
    SLICE_X37Y308        LUT6 (Prop_lut6_I1_O)        0.043     3.328 r  u_lane_original/gearbox32to66_cmp/data66_t[44]_i_2/O
                         net (fo=4, routed)           0.424     3.753    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[41]_0
    SLICE_X39Y306        LUT6 (Prop_lut6_I3_O)        0.043     3.796 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[41]_i_1/O
                         net (fo=1, routed)           0.000     3.796    u_lane_original/gearbox32to66_cmp/u_aligner_n_25
    SLICE_X39Y306        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.376     4.751    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X39Y306        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[41]/C
                         clock pessimism             -0.593     4.157    
                         clock uncertainty           -0.060     4.097    
    SLICE_X39Y306        FDCE (Setup_fdce_C_D)        0.034     4.131    u_lane_original/gearbox32to66_cmp/data66_t_reg[41]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -3.796    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 1.374ns (23.788%)  route 4.402ns (76.212%))
  Logic Levels:           12  (CARRY4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 4.752 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.989ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.603    -1.989    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/CLK
    SLICE_X29Y311        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y311        FDRE (Prop_fdre_C_Q)         0.223    -1.766 f  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.406    -1.360    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_sync_temp_1[0]
    SLICE_X28Y310        LUT5 (Prop_lut5_I4_O)        0.043    -1.317 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.416    -0.901    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X28Y309        MUXF7 (Prop_muxf7_S_O)       0.147    -0.754 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_314/O
                         net (fo=1, routed)           0.421    -0.333    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_17[1]
    SLICE_X29Y305        LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_196/O
                         net (fo=1, routed)           0.326     0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_24[1]
    SLICE_X29Y303        LUT5 (Prop_lut5_I0_O)        0.043     0.160 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_137/O
                         net (fo=1, routed)           0.368     0.529    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_25[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I5_O)        0.043     0.572 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_94/O
                         net (fo=1, routed)           0.105     0.677    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I4_O)        0.043     0.720 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29/O
                         net (fo=1, routed)           0.331     1.051    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29_n_0
    SLICE_X34Y303        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.340 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.340    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X34Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.505 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.445     1.950    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X34Y302        LUT5 (Prop_lut5_I3_O)        0.125     2.075 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_62/O
                         net (fo=4, routed)           0.564     2.639    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_62_n_0
    SLICE_X34Y299        LUT6 (Prop_lut6_I3_O)        0.043     2.682 r  u_lane_original/gearbox32to66_cmp/data66_t[41]_i_3/O
                         net (fo=4, routed)           0.452     3.134    u_lane_original/gearbox32to66_cmp/data66_t[41]_i_3_n_0
    SLICE_X33Y303        LUT6 (Prop_lut6_I0_O)        0.043     3.177 r  u_lane_original/gearbox32to66_cmp/data66_t[29]_i_2/O
                         net (fo=4, routed)           0.567     3.744    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[27]
    SLICE_X33Y307        LUT6 (Prop_lut6_I3_O)        0.043     3.787 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[26]_i_1/O
                         net (fo=1, routed)           0.000     3.787    u_lane_original/gearbox32to66_cmp/u_aligner_n_40
    SLICE_X33Y307        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.377     4.752    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X33Y307        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[26]/C
                         clock pessimism             -0.593     4.158    
                         clock uncertainty           -0.060     4.098    
    SLICE_X33Y307        FDCE (Setup_fdce_C_D)        0.033     4.131    u_lane_original/gearbox32to66_cmp/data66_t_reg[26]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -3.787    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 1.374ns (23.810%)  route 4.397ns (76.190%))
  Logic Levels:           12  (CARRY4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.751 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.989ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.603    -1.989    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/CLK
    SLICE_X29Y311        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y311        FDRE (Prop_fdre_C_Q)         0.223    -1.766 f  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.406    -1.360    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_sync_temp_1[0]
    SLICE_X28Y310        LUT5 (Prop_lut5_I4_O)        0.043    -1.317 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.416    -0.901    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X28Y309        MUXF7 (Prop_muxf7_S_O)       0.147    -0.754 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_314/O
                         net (fo=1, routed)           0.421    -0.333    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_17[1]
    SLICE_X29Y305        LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_196/O
                         net (fo=1, routed)           0.326     0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_24[1]
    SLICE_X29Y303        LUT5 (Prop_lut5_I0_O)        0.043     0.160 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_137/O
                         net (fo=1, routed)           0.368     0.529    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_25[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I5_O)        0.043     0.572 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_94/O
                         net (fo=1, routed)           0.105     0.677    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I4_O)        0.043     0.720 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29/O
                         net (fo=1, routed)           0.331     1.051    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29_n_0
    SLICE_X34Y303        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.340 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.340    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X34Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.505 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.464     1.969    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X36Y304        LUT5 (Prop_lut5_I3_O)        0.125     2.094 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_77/O
                         net (fo=2, routed)           0.579     2.673    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_77_n_0
    SLICE_X37Y308        LUT6 (Prop_lut6_I0_O)        0.043     2.716 r  u_lane_original/gearbox32to66_cmp/data66_t[56]_i_3/O
                         net (fo=4, routed)           0.423     3.139    u_lane_original/gearbox32to66_cmp/data66_t[56]_i_3_n_0
    SLICE_X39Y308        LUT6 (Prop_lut6_I1_O)        0.043     3.182 r  u_lane_original/gearbox32to66_cmp/data66_t[52]_i_2/O
                         net (fo=4, routed)           0.556     3.739    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[51]_4
    SLICE_X41Y305        LUT6 (Prop_lut6_I5_O)        0.043     3.782 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[51]_i_1/O
                         net (fo=1, routed)           0.000     3.782    u_lane_original/gearbox32to66_cmp/u_aligner_n_15
    SLICE_X41Y305        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.376     4.751    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X41Y305        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[51]/C
                         clock pessimism             -0.593     4.157    
                         clock uncertainty           -0.060     4.097    
    SLICE_X41Y305        FDCE (Setup_fdce_C_D)        0.034     4.131    u_lane_original/gearbox32to66_cmp/data66_t_reg[51]
  -------------------------------------------------------------------
                         required time                          4.131    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 1.374ns (23.837%)  route 4.390ns (76.163%))
  Logic Levels:           12  (CARRY4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 4.749 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.989ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.603    -1.989    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/CLK
    SLICE_X29Y311        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y311        FDRE (Prop_fdre_C_Q)         0.223    -1.766 f  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.406    -1.360    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_sync_temp_1[0]
    SLICE_X28Y310        LUT5 (Prop_lut5_I4_O)        0.043    -1.317 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.416    -0.901    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X28Y309        MUXF7 (Prop_muxf7_S_O)       0.147    -0.754 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_314/O
                         net (fo=1, routed)           0.421    -0.333    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_17[1]
    SLICE_X29Y305        LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_196/O
                         net (fo=1, routed)           0.326     0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_24[1]
    SLICE_X29Y303        LUT5 (Prop_lut5_I0_O)        0.043     0.160 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_137/O
                         net (fo=1, routed)           0.368     0.529    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_25[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I5_O)        0.043     0.572 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_94/O
                         net (fo=1, routed)           0.105     0.677    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I4_O)        0.043     0.720 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29/O
                         net (fo=1, routed)           0.331     1.051    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29_n_0
    SLICE_X34Y303        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.340 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.340    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X34Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.505 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.618     2.124    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X39Y301        LUT5 (Prop_lut5_I3_O)        0.125     2.249 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_36/O
                         net (fo=2, routed)           0.323     2.572    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_36_n_0
    SLICE_X39Y302        LUT6 (Prop_lut6_I0_O)        0.043     2.615 r  u_lane_original/gearbox32to66_cmp/data66_t[63]_i_3/O
                         net (fo=4, routed)           0.645     3.260    u_lane_original/gearbox32to66_cmp/data66_t[63]_i_3_n_0
    SLICE_X38Y306        LUT6 (Prop_lut6_I5_O)        0.043     3.303 r  u_lane_original/gearbox32to66_cmp/data66_t[63]_i_2/O
                         net (fo=4, routed)           0.429     3.732    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[61]
    SLICE_X41Y308        LUT6 (Prop_lut6_I3_O)        0.043     3.775 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[60]_i_1/O
                         net (fo=1, routed)           0.000     3.775    u_lane_original/gearbox32to66_cmp/u_aligner_n_6
    SLICE_X41Y308        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.374     4.749    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X41Y308        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[60]/C
                         clock pessimism             -0.593     4.155    
                         clock uncertainty           -0.060     4.095    
    SLICE_X41Y308        FDCE (Setup_fdce_C_D)        0.034     4.129    u_lane_original/gearbox32to66_cmp/data66_t_reg[60]
  -------------------------------------------------------------------
                         required time                          4.129    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.374ns (23.716%)  route 4.419ns (76.284%))
  Logic Levels:           12  (CARRY4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 4.752 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.989ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.603    -1.989    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/CLK
    SLICE_X29Y311        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y311        FDRE (Prop_fdre_C_Q)         0.223    -1.766 f  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.406    -1.360    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_sync_temp_1[0]
    SLICE_X28Y310        LUT5 (Prop_lut5_I4_O)        0.043    -1.317 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.416    -0.901    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X28Y309        MUXF7 (Prop_muxf7_S_O)       0.147    -0.754 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_314/O
                         net (fo=1, routed)           0.421    -0.333    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_17[1]
    SLICE_X29Y305        LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_196/O
                         net (fo=1, routed)           0.326     0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_24[1]
    SLICE_X29Y303        LUT5 (Prop_lut5_I0_O)        0.043     0.160 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_137/O
                         net (fo=1, routed)           0.368     0.529    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_25[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I5_O)        0.043     0.572 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_94/O
                         net (fo=1, routed)           0.105     0.677    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I4_O)        0.043     0.720 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29/O
                         net (fo=1, routed)           0.331     1.051    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29_n_0
    SLICE_X34Y303        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.340 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.340    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X34Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.505 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.579     2.084    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X32Y301        LUT5 (Prop_lut5_I1_O)        0.125     2.209 r  u_lane_original/gearbox32to66_cmp/data66_t[33]_i_4/O
                         net (fo=3, routed)           0.539     2.748    u_lane_original/gearbox32to66_cmp/data66_t[33]_i_4_n_0
    SLICE_X33Y304        LUT6 (Prop_lut6_I1_O)        0.043     2.791 r  u_lane_original/gearbox32to66_cmp/data66_t[17]_i_3/O
                         net (fo=4, routed)           0.373     3.164    u_lane_original/gearbox32to66_cmp/data66_t[17]_i_3_n_0
    SLICE_X32Y305        LUT6 (Prop_lut6_I0_O)        0.043     3.207 r  u_lane_original/gearbox32to66_cmp/data66_t[5]_i_2/O
                         net (fo=4, routed)           0.555     3.761    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[3]
    SLICE_X30Y307        LUT6 (Prop_lut6_I5_O)        0.043     3.804 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[4]_i_1/O
                         net (fo=1, routed)           0.000     3.804    u_lane_original/gearbox32to66_cmp/u_aligner_n_62
    SLICE_X30Y307        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.377     4.752    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X30Y307        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[4]/C
                         clock pessimism             -0.593     4.158    
                         clock uncertainty           -0.060     4.098    
    SLICE_X30Y307        FDCE (Setup_fdce_C_D)        0.064     4.162    u_lane_original/gearbox32to66_cmp/data66_t_reg[4]
  -------------------------------------------------------------------
                         required time                          4.162    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 1.374ns (23.728%)  route 4.417ns (76.272%))
  Logic Levels:           12  (CARRY4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 4.749 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.989ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.603    -1.989    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/CLK
    SLICE_X29Y311        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y311        FDRE (Prop_fdre_C_Q)         0.223    -1.766 f  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.406    -1.360    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_sync_temp_1[0]
    SLICE_X28Y310        LUT5 (Prop_lut5_I4_O)        0.043    -1.317 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.416    -0.901    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X28Y309        MUXF7 (Prop_muxf7_S_O)       0.147    -0.754 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_314/O
                         net (fo=1, routed)           0.421    -0.333    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_17[1]
    SLICE_X29Y305        LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_196/O
                         net (fo=1, routed)           0.326     0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_24[1]
    SLICE_X29Y303        LUT5 (Prop_lut5_I0_O)        0.043     0.160 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_137/O
                         net (fo=1, routed)           0.368     0.529    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_25[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I5_O)        0.043     0.572 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_94/O
                         net (fo=1, routed)           0.105     0.677    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I4_O)        0.043     0.720 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29/O
                         net (fo=1, routed)           0.331     1.051    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29_n_0
    SLICE_X34Y303        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.340 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.340    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X34Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.505 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.503     2.008    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X34Y300        LUT5 (Prop_lut5_I3_O)        0.125     2.133 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_54/O
                         net (fo=4, routed)           0.553     2.686    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_54_n_0
    SLICE_X38Y301        LUT6 (Prop_lut6_I1_O)        0.043     2.729 r  u_lane_original/gearbox32to66_cmp/data66_t[61]_i_3/O
                         net (fo=4, routed)           0.424     3.154    u_lane_original/gearbox32to66_cmp/data66_t[61]_i_3_n_0
    SLICE_X38Y305        LUT6 (Prop_lut6_I1_O)        0.043     3.197 r  u_lane_original/gearbox32to66_cmp/data66_t[57]_i_2/O
                         net (fo=4, routed)           0.562     3.759    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[55]
    SLICE_X40Y308        LUT6 (Prop_lut6_I3_O)        0.043     3.802 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[54]_i_1/O
                         net (fo=1, routed)           0.000     3.802    u_lane_original/gearbox32to66_cmp/u_aligner_n_12
    SLICE_X40Y308        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.374     4.749    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X40Y308        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[54]/C
                         clock pessimism             -0.593     4.155    
                         clock uncertainty           -0.060     4.095    
    SLICE_X40Y308        FDCE (Setup_fdce_C_D)        0.065     4.160    u_lane_original/gearbox32to66_cmp/data66_t_reg[54]
  -------------------------------------------------------------------
                         required time                          4.160    
                         arrival time                          -3.802    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 1.374ns (23.855%)  route 4.386ns (76.145%))
  Logic Levels:           12  (CARRY4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 4.750 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.989ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.603    -1.989    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/CLK
    SLICE_X29Y311        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y311        FDRE (Prop_fdre_C_Q)         0.223    -1.766 f  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerL/seekerL/is_synced_reg/Q
                         net (fo=10, routed)          0.406    -1.360    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_sync_temp_1[0]
    SLICE_X28Y310        LUT5 (Prop_lut5_I4_O)        0.043    -1.317 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/pre_win_i_2__4/O
                         net (fo=8, routed)           0.416    -0.901    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/is_synced_reg_1
    SLICE_X28Y309        MUXF7 (Prop_muxf7_S_O)       0.147    -0.754 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerL/seekerR/seekerL/data66_t_reg[65]_i_314/O
                         net (fo=1, routed)           0.421    -0.333    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[0]_17[1]
    SLICE_X29Y305        LUT5 (Prop_lut5_I4_O)        0.124    -0.209 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_196/O
                         net (fo=1, routed)           0.326     0.117    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/offset_pos_temp[1]_24[1]
    SLICE_X29Y303        LUT5 (Prop_lut5_I0_O)        0.043     0.160 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerR/data66_t[65]_i_137/O
                         net (fo=1, routed)           0.368     0.529    u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_25[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I5_O)        0.043     0.572 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerL/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_94/O
                         net (fo=1, routed)           0.105     0.677    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/offset_pos_temp[0]_0[1]
    SLICE_X36Y303        LUT6 (Prop_lut6_I4_O)        0.043     0.720 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29/O
                         net (fo=1, routed)           0.331     1.051    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[65]_i_29_n_0
    SLICE_X34Y303        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289     1.340 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.340    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_6_n_0
    SLICE_X34Y304        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.505 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[65]_i_37/O[1]
                         net (fo=129, routed)         0.487     1.992    u_lane_original/gearbox32to66_cmp/u_aligner_n_71
    SLICE_X35Y300        LUT5 (Prop_lut5_I1_O)        0.125     2.117 r  u_lane_original/gearbox32to66_cmp/data66_t[37]_i_4/O
                         net (fo=3, routed)           0.444     2.561    u_lane_original/gearbox32to66_cmp/data66_t[37]_i_4_n_0
    SLICE_X35Y302        LUT6 (Prop_lut6_I5_O)        0.043     2.604 r  u_lane_original/gearbox32to66_cmp/data66_t[37]_i_3/O
                         net (fo=4, routed)           0.572     3.176    u_lane_original/gearbox32to66_cmp/data66_t[37]_i_3_n_0
    SLICE_X33Y305        LUT6 (Prop_lut6_I0_O)        0.043     3.219 r  u_lane_original/gearbox32to66_cmp/data66_t[25]_i_2/O
                         net (fo=4, routed)           0.509     3.728    u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t_reg[23]
    SLICE_X33Y310        LUT6 (Prop_lut6_I5_O)        0.043     3.771 r  u_lane_original/gearbox32to66_cmp/u_aligner/seekerR/seekerL/seekerR/seekerR/seekerR/seekerL/data66_t[24]_i_1/O
                         net (fo=1, routed)           0.000     3.771    u_lane_original/gearbox32to66_cmp/u_aligner_n_42
    SLICE_X33Y310        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        1.375     4.750    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X33Y310        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[24]/C
                         clock pessimism             -0.593     4.156    
                         clock uncertainty           -0.060     4.096    
    SLICE_X33Y310        FDCE (Setup_fdce_C_D)        0.034     4.130    u_lane_original/gearbox32to66_cmp/data66_t_reg[24]
  -------------------------------------------------------------------
                         required time                          4.130    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  0.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_lane_original/scrambled_data66_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/descrambler_cmp/descrambler_reg[47]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.373%)  route 0.105ns (53.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.755    -0.353    u_lane_original/CLK
    SLICE_X16Y300        FDCE                                         r  u_lane_original/scrambled_data66_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y300        FDCE (Prop_fdce_C_Q)         0.091    -0.262 r  u_lane_original/scrambled_data66_reg[47]/Q
                         net (fo=3, routed)           0.105    -0.157    u_lane_original/descrambler_cmp/Q[47]
    SLICE_X16Y298        FDSE                                         r  u_lane_original/descrambler_cmp/descrambler_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.884    -0.453    u_lane_original/descrambler_cmp/CLK
    SLICE_X16Y298        FDSE                                         r  u_lane_original/descrambler_cmp/descrambler_reg[47]/C
                         clock pessimism              0.220    -0.232    
    SLICE_X16Y298        FDSE (Hold_fdse_C_D)         0.003    -0.229    u_lane_original/descrambler_cmp/descrambler_reg[47]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_lane_original/scrambled_data66_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/descrambler_cmp/descrambler_reg[33]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.091%)  route 0.149ns (59.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.755    -0.353    u_lane_original/CLK
    SLICE_X16Y300        FDCE                                         r  u_lane_original/scrambled_data66_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y300        FDCE (Prop_fdce_C_Q)         0.100    -0.253 r  u_lane_original/scrambled_data66_reg[33]/Q
                         net (fo=2, routed)           0.149    -0.104    u_lane_original/descrambler_cmp/Q[33]
    SLICE_X16Y297        FDSE                                         r  u_lane_original/descrambler_cmp/descrambler_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.884    -0.453    u_lane_original/descrambler_cmp/CLK
    SLICE_X16Y297        FDSE                                         r  u_lane_original/descrambler_cmp/descrambler_reg[33]/C
                         clock pessimism              0.220    -0.232    
    SLICE_X16Y297        FDSE (Hold_fdse_C_D)         0.044    -0.188    u_lane_original/descrambler_cmp/descrambler_reg[33]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_buf_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_buf2_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.279%)  route 0.148ns (59.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.754    -0.354    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X23Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y301        FDCE (Prop_fdce_C_Q)         0.100    -0.254 r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[41]/Q
                         net (fo=2, routed)           0.148    -0.106    u_lane_original/gearbox32to66_cmp/data66_buf[41]
    SLICE_X22Y298        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.883    -0.454    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X22Y298        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[41]/C
                         clock pessimism              0.220    -0.233    
    SLICE_X22Y298        FDCE (Hold_fdce_C_D)         0.038    -0.195    u_lane_original/gearbox32to66_cmp/data66_buf2_reg[41]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_o_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/scrambled_data66_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.653%)  route 0.152ns (60.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.754    -0.354    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X20Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_o_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y301        FDCE (Prop_fdce_C_Q)         0.100    -0.254 r  u_lane_original/gearbox32to66_cmp/data66_o_reg[54]/Q
                         net (fo=1, routed)           0.152    -0.102    u_lane_original/gearbox_data66[54]
    SLICE_X20Y297        FDCE                                         r  u_lane_original/scrambled_data66_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.883    -0.454    u_lane_original/CLK
    SLICE_X20Y297        FDCE                                         r  u_lane_original/scrambled_data66_reg[54]/C
                         clock pessimism              0.220    -0.233    
    SLICE_X20Y297        FDCE (Hold_fdce_C_D)         0.041    -0.192    u_lane_original/scrambled_data66_reg[54]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_lane_original/scrambled_data66_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/descrambler_cmp/descrambler_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.061%)  route 0.061ns (37.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.455ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.672    -0.436    u_lane_original/CLK
    SLICE_X23Y293        FDCE                                         r  u_lane_original/scrambled_data66_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y293        FDCE (Prop_fdce_C_Q)         0.100    -0.336 r  u_lane_original/scrambled_data66_reg[22]/Q
                         net (fo=2, routed)           0.061    -0.275    u_lane_original/descrambler_cmp/Q[22]
    SLICE_X22Y293        FDSE                                         r  u_lane_original/descrambler_cmp/descrambler_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.882    -0.455    u_lane_original/descrambler_cmp/CLK
    SLICE_X22Y293        FDSE                                         r  u_lane_original/descrambler_cmp/descrambler_reg[22]/C
                         clock pessimism              0.029    -0.425    
    SLICE_X22Y293        FDSE (Hold_fdse_C_D)         0.059    -0.366    u_lane_original/descrambler_cmp/descrambler_reg[22]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_lane_original/scrambled_data66_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/descrambler_cmp/descrambler_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.559%)  route 0.153ns (60.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.755    -0.353    u_lane_original/CLK
    SLICE_X17Y300        FDCE                                         r  u_lane_original/scrambled_data66_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y300        FDCE (Prop_fdce_C_Q)         0.100    -0.253 r  u_lane_original/scrambled_data66_reg[15]/Q
                         net (fo=2, routed)           0.153    -0.101    u_lane_original/descrambler_cmp/Q[15]
    SLICE_X18Y297        FDSE                                         r  u_lane_original/descrambler_cmp/descrambler_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.884    -0.453    u_lane_original/descrambler_cmp/CLK
    SLICE_X18Y297        FDSE                                         r  u_lane_original/descrambler_cmp/descrambler_reg[15]/C
                         clock pessimism              0.220    -0.232    
    SLICE_X18Y297        FDSE (Hold_fdse_C_D)         0.038    -0.194    u_lane_original/descrambler_cmp/descrambler_reg[15]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/data66_buf_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_buf2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.768%)  route 0.158ns (57.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.752    -0.356    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X24Y301        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y301        FDCE (Prop_fdce_C_Q)         0.118    -0.238 r  u_lane_original/gearbox32to66_cmp/data66_buf_reg[17]/Q
                         net (fo=2, routed)           0.158    -0.081    u_lane_original/gearbox32to66_cmp/data66_buf[17]
    SLICE_X22Y298        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.883    -0.454    u_lane_original/gearbox32to66_cmp/CLK
    SLICE_X22Y298        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_buf2_reg[17]/C
                         clock pessimism              0.220    -0.233    
    SLICE_X22Y298        FDCE (Hold_fdce_C_D)         0.059    -0.174    u_lane_original/gearbox32to66_cmp/data66_buf2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.639    -0.469    u_lane_original/CLK
    SLICE_X35Y297        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y297        FDCE (Prop_fdce_C_Q)         0.100    -0.369 r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[21]/Q
                         net (fo=2, routed)           0.064    -0.305    u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg_n_0_[21]
    SLICE_X34Y297        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.847    -0.490    u_lane_original/CLK
    SLICE_X34Y297        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[21]/C
                         clock pessimism              0.031    -0.458    
    SLICE_X34Y297        FDCE (Hold_fdce_C_D)         0.059    -0.399    u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[21]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_lane_original/scrambled_data66_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/descrambler_cmp/descrambler_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.547%)  route 0.159ns (61.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    -0.353ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.755    -0.353    u_lane_original/CLK
    SLICE_X17Y300        FDCE                                         r  u_lane_original/scrambled_data66_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y300        FDCE (Prop_fdce_C_Q)         0.100    -0.253 r  u_lane_original/scrambled_data66_reg[14]/Q
                         net (fo=2, routed)           0.159    -0.094    u_lane_original/descrambler_cmp/Q[14]
    SLICE_X16Y298        FDSE                                         r  u_lane_original/descrambler_cmp/descrambler_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.884    -0.453    u_lane_original/descrambler_cmp/CLK
    SLICE_X16Y298        FDSE                                         r  u_lane_original/descrambler_cmp/descrambler_reg[14]/C
                         clock pessimism              0.220    -0.232    
    SLICE_X16Y298        FDSE (Hold_fdse_C_D)         0.038    -0.194    u_lane_original/descrambler_cmp/descrambler_reg[14]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox_data66_valid_d_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/scrambled_data_valid_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.454ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.673    -0.435    u_lane_original/CLK
    SLICE_X23Y299        FDCE                                         r  u_lane_original/gearbox_data66_valid_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y299        FDCE (Prop_fdce_C_Q)         0.100    -0.335 r  u_lane_original/gearbox_data66_valid_d_reg/Q
                         net (fo=1, routed)           0.081    -0.255    u_lane_original/gearbox_data66_valid_d
    SLICE_X22Y299        LUT3 (Prop_lut3_I1_O)        0.030    -0.225 r  u_lane_original/scrambled_data_valid_d_i_1/O
                         net (fo=1, routed)           0.000    -0.225    u_lane_original/scrambled_data_valid_d_i_1_n_0
    SLICE_X22Y299        FDCE                                         r  u_lane_original/scrambled_data_valid_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=2359, routed)        0.883    -0.454    u_lane_original/CLK
    SLICE_X22Y299        FDCE                                         r  u_lane_original/scrambled_data_valid_d_reg/C
                         clock pessimism              0.029    -0.424    
    SLICE_X22Y299        FDCE (Hold_fdce_C_D)         0.096    -0.328    u_lane_original/scrambled_data_valid_d_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_s/C
Min Period        n/a     BUFG/I              n/a            1.408         6.250       4.842      BUFGCTRL_X0Y0    u_pll/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X19Y292    u_lane_original/rx_data_o_reg[27]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X16Y294    u_lane_original/rx_data_o_reg[31]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X16Y294    u_lane_original/rx_data_o_reg[32]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X17Y295    u_lane_original/rx_data_o_reg[39]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X19Y292    u_lane_original/rx_data_o_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X19Y292    u_lane_original/rx_data_o_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X16Y294    u_lane_original/rx_data_o_reg[31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X16Y294    u_lane_original/rx_data_o_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X16Y294    u_lane_original/rx_data_o_reg[32]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X16Y294    u_lane_original/rx_data_o_reg[32]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X17Y295    u_lane_original/rx_data_o_reg[39]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X17Y295    u_lane_original/rx_data_o_reg[39]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X19Y293    u_lane_original/rx_data_o_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X19Y293    u_lane_original/rx_data_o_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X22Y299    u_lane_original/descrambled_data_valid_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X22Y299    u_lane_original/descrambled_data_valid_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X23Y299    u_lane_original/gearbox_data66_valid_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X23Y299    u_lane_original/gearbox_data66_valid_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X17Y295    u_lane_original/rx_data_o_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X17Y295    u_lane_original/rx_data_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X19Y293    u_lane_original/rx_data_o_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X19Y293    u_lane_original/rx_data_o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X19Y292    u_lane_original/rx_data_o_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X19Y292    u_lane_original/rx_data_o_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack       -0.876ns,  Total Violation       -1.751ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 0.781 }
Period(ns):         1.562
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y9  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            1.408         1.563       0.154      BUFGCTRL_X0Y1    u_pll/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.563       0.492      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKB
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y9  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.563       211.797    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         6.250       4.842      BUFGCTRL_X0Y2    u_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBOUT



