// Seed: 527496033
module module_0 ();
  uwire id_2 = id_1;
  assign id_2 = 1;
  id_3(
      .id_0(id_2), .id_1(""), .id_2(1), .id_3()
  );
  assign id_3 = id_3;
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input tri0 id_2,
    input tri id_3,
    input wor id_4,
    input wand id_5,
    output supply1 id_6
);
  module_0();
  wand id_8;
  assign id_8 = 1;
  tri0 id_9 = 1;
  always_comb @(posedge id_0 or posedge 1'd0) begin
    if (id_1) begin
      wait (id_9);
    end
  end
endmodule
