ARM GAS  /tmp/cchJ8fxm.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_ll_utils.c"
  12              		.text
  13              		.section	.text.UTILS_SetFlashLatency.part.0,"ax",%progbits
  14              		.align	1
  15              		.arch armv7-m
  16              		.syntax unified
  17              		.thumb
  18              		.thumb_func
  19              		.fpu softvfp
  21              	UTILS_SetFlashLatency.part.0:
  22              		@ args = 0, pretend = 0, frame = 0
  23              		@ frame_needed = 0, uses_anonymous_args = 0
  24              		@ link register save eliminated.
  25 0000 0B4B     		ldr	r3, .L4
  26 0002 9842     		cmp	r0, r3
  27 0004 11D8     		bhi	.L3
  28 0006 0B4B     		ldr	r3, .L4+4
  29 0008 9842     		cmp	r0, r3
  30 000a 94BF     		ite	ls
  31 000c 0020     		movls	r0, #0
  32 000e 0120     		movhi	r0, #1
  33              	.L2:
  34 0010 094A     		ldr	r2, .L4+8
  35 0012 1368     		ldr	r3, [r2]
  36 0014 23F00703 		bic	r3, r3, #7
  37 0018 0343     		orrs	r3, r3, r0
  38 001a 1360     		str	r3, [r2]
  39 001c 1368     		ldr	r3, [r2]
  40 001e 03F00703 		and	r3, r3, #7
  41 0022 181A     		subs	r0, r3, r0
  42 0024 18BF     		it	ne
  43 0026 0120     		movne	r0, #1
  44 0028 7047     		bx	lr
  45              	.L3:
  46 002a 0220     		movs	r0, #2
  47 002c F0E7     		b	.L2
  48              	.L5:
  49 002e 00BF     		.align	2
  50              	.L4:
  51 0030 006CDC02 		.word	48000000
  52 0034 00366E01 		.word	24000000
  53 0038 00200240 		.word	1073881088
  55              		.section	.text.UTILS_EnablePLLAndSwitchSystem,"ax",%progbits
  56              		.align	1
  57              		.syntax unified
  58              		.thumb
  59              		.thumb_func
ARM GAS  /tmp/cchJ8fxm.s 			page 2


  60              		.fpu softvfp
  62              	UTILS_EnablePLLAndSwitchSystem:
  63              		@ args = 0, pretend = 0, frame = 0
  64              		@ frame_needed = 0, uses_anonymous_args = 0
  65 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  66 0004 254C     		ldr	r4, .L24
  67 0006 264E     		ldr	r6, .L24+4
  68 0008 6368     		ldr	r3, [r4, #4]
  69 000a 264F     		ldr	r7, .L24+8
  70 000c C3F30313 		ubfx	r3, r3, #4, #4
  71 0010 17F80380 		ldrb	r8, [r7, r3]	@ zero_extendqisi2
  72 0014 3368     		ldr	r3, [r6]
  73 0016 0546     		mov	r5, r0
  74 0018 03FA08F8 		lsl	r8, r3, r8
  75 001c 8045     		cmp	r8, r0
  76 001e 2DD3     		bcc	.L7
  77              	.L9:
  78 0020 2368     		ldr	r3, [r4]
  79 0022 43F08073 		orr	r3, r3, #16777216
  80 0026 2360     		str	r3, [r4]
  81              	.L8:
  82 0028 2368     		ldr	r3, [r4]
  83 002a 9B01     		lsls	r3, r3, #6
  84 002c FCD5     		bpl	.L8
  85 002e 6368     		ldr	r3, [r4, #4]
  86 0030 0A68     		ldr	r2, [r1]
  87 0032 23F0F003 		bic	r3, r3, #240
  88 0036 1343     		orrs	r3, r3, r2
  89 0038 6360     		str	r3, [r4, #4]
  90 003a 6368     		ldr	r3, [r4, #4]
  91 003c 23F00303 		bic	r3, r3, #3
  92 0040 43F00203 		orr	r3, r3, #2
  93 0044 6360     		str	r3, [r4, #4]
  94              	.L11:
  95 0046 6368     		ldr	r3, [r4, #4]
  96 0048 03F00C03 		and	r3, r3, #12
  97 004c 082B     		cmp	r3, #8
  98 004e FAD1     		bne	.L11
  99 0050 6368     		ldr	r3, [r4, #4]
 100 0052 4A68     		ldr	r2, [r1, #4]
 101 0054 23F4E063 		bic	r3, r3, #1792
 102 0058 1343     		orrs	r3, r3, r2
 103 005a 6360     		str	r3, [r4, #4]
 104 005c 6368     		ldr	r3, [r4, #4]
 105 005e 8A68     		ldr	r2, [r1, #8]
 106 0060 23F46053 		bic	r3, r3, #14336
 107 0064 1343     		orrs	r3, r3, r2
 108 0066 A845     		cmp	r8, r5
 109 0068 6360     		str	r3, [r4, #4]
 110 006a 0DD8     		bhi	.L12
 111              	.L13:
 112 006c 0B68     		ldr	r3, [r1]
 113 006e C3F30313 		ubfx	r3, r3, #4, #4
 114 0072 F85C     		ldrb	r0, [r7, r3]	@ zero_extendqisi2
 115 0074 C540     		lsrs	r5, r5, r0
 116 0076 3560     		str	r5, [r6]
 117 0078 0020     		movs	r0, #0
ARM GAS  /tmp/cchJ8fxm.s 			page 3


 118 007a 03E0     		b	.L10
 119              	.L7:
 120 007c FFF7FEFF 		bl	UTILS_SetFlashLatency.part.0
 121 0080 0028     		cmp	r0, #0
 122 0082 CDD0     		beq	.L9
 123              	.L10:
 124 0084 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 125              	.L12:
 126 0088 2DB1     		cbz	r5, .L14
 127 008a 2846     		mov	r0, r5
 128 008c FFF7FEFF 		bl	UTILS_SetFlashLatency.part.0
 129 0090 0028     		cmp	r0, #0
 130 0092 F7D1     		bne	.L10
 131 0094 EAE7     		b	.L13
 132              	.L14:
 133 0096 0120     		movs	r0, #1
 134 0098 F4E7     		b	.L10
 135              	.L25:
 136 009a 00BF     		.align	2
 137              	.L24:
 138 009c 00100240 		.word	1073876992
 139 00a0 00000000 		.word	SystemCoreClock
 140 00a4 00000000 		.word	AHBPrescTable
 142              		.section	.text.LL_Init1msTick,"ax",%progbits
 143              		.align	1
 144              		.global	LL_Init1msTick
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 148              		.fpu softvfp
 150              	LL_Init1msTick:
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 154 0000 4FF47A73 		mov	r3, #1000
 155 0004 B0FBF3F0 		udiv	r0, r0, r3
 156 0008 0022     		movs	r2, #0
 157 000a 034B     		ldr	r3, .L27
 158 000c 0138     		subs	r0, r0, #1
 159 000e 5860     		str	r0, [r3, #4]
 160 0010 9A60     		str	r2, [r3, #8]
 161 0012 0522     		movs	r2, #5
 162 0014 1A60     		str	r2, [r3]
 163 0016 7047     		bx	lr
 164              	.L28:
 165              		.align	2
 166              	.L27:
 167 0018 10E000E0 		.word	-536813552
 169              		.section	.text.LL_mDelay,"ax",%progbits
 170              		.align	1
 171              		.global	LL_mDelay
 172              		.syntax unified
 173              		.thumb
 174              		.thumb_func
 175              		.fpu softvfp
 177              	LL_mDelay:
 178              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cchJ8fxm.s 			page 4


 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180              		@ link register save eliminated.
 181 0000 084B     		ldr	r3, .L39
 182 0002 82B0     		sub	sp, sp, #8
 183 0004 1B68     		ldr	r3, [r3]
 184 0006 411C     		adds	r1, r0, #1
 185 0008 0193     		str	r3, [sp, #4]
 186 000a 019B     		ldr	r3, [sp, #4]
 187 000c 054B     		ldr	r3, .L39
 188 000e 18BF     		it	ne
 189 0010 0130     		addne	r0, r0, #1
 190              	.L32:
 191 0012 08B9     		cbnz	r0, .L33
 192 0014 02B0     		add	sp, sp, #8
 193              		@ sp needed
 194 0016 7047     		bx	lr
 195              	.L33:
 196 0018 1A68     		ldr	r2, [r3]
 197 001a D203     		lsls	r2, r2, #15
 198 001c 48BF     		it	mi
 199 001e 00F1FF30 		addmi	r0, r0, #-1
 200 0022 F6E7     		b	.L32
 201              	.L40:
 202              		.align	2
 203              	.L39:
 204 0024 10E000E0 		.word	-536813552
 206              		.section	.text.LL_SetSystemCoreClock,"ax",%progbits
 207              		.align	1
 208              		.global	LL_SetSystemCoreClock
 209              		.syntax unified
 210              		.thumb
 211              		.thumb_func
 212              		.fpu softvfp
 214              	LL_SetSystemCoreClock:
 215              		@ args = 0, pretend = 0, frame = 0
 216              		@ frame_needed = 0, uses_anonymous_args = 0
 217              		@ link register save eliminated.
 218 0000 014B     		ldr	r3, .L42
 219 0002 1860     		str	r0, [r3]
 220 0004 7047     		bx	lr
 221              	.L43:
 222 0006 00BF     		.align	2
 223              	.L42:
 224 0008 00000000 		.word	SystemCoreClock
 226              		.section	.text.LL_PLL_ConfigSystemClock_HSI,"ax",%progbits
 227              		.align	1
 228              		.global	LL_PLL_ConfigSystemClock_HSI
 229              		.syntax unified
 230              		.thumb
 231              		.thumb_func
 232              		.fpu softvfp
 234              	LL_PLL_ConfigSystemClock_HSI:
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              		@ link register save eliminated.
 238 0000 0F4B     		ldr	r3, .L50
 239 0002 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/cchJ8fxm.s 			page 5


 240 0004 9201     		lsls	r2, r2, #6
 241 0006 18D4     		bmi	.L45
 242 0008 4FF40032 		mov	r2, #131072
 243 000c 4260     		str	r2, [r0, #4]
 244 000e 1A68     		ldr	r2, [r3]
 245 0010 0068     		ldr	r0, [r0]
 246 0012 9207     		lsls	r2, r2, #30
 247 0014 06D4     		bmi	.L46
 248 0016 1A68     		ldr	r2, [r3]
 249 0018 42F00102 		orr	r2, r2, #1
 250 001c 1A60     		str	r2, [r3]
 251              	.L47:
 252 001e 1A68     		ldr	r2, [r3]
 253 0020 9207     		lsls	r2, r2, #30
 254 0022 FCD5     		bpl	.L47
 255              	.L46:
 256 0024 5A68     		ldr	r2, [r3, #4]
 257 0026 22F47C12 		bic	r2, r2, #4128768
 258 002a 0243     		orrs	r2, r2, r0
 259 002c 5A60     		str	r2, [r3, #4]
 260 002e 800C     		lsrs	r0, r0, #18
 261 0030 044B     		ldr	r3, .L50+4
 262 0032 0230     		adds	r0, r0, #2
 263 0034 5843     		muls	r0, r3, r0
 264 0036 FFF7FEBF 		b	UTILS_EnablePLLAndSwitchSystem
 265              	.L45:
 266 003a 0120     		movs	r0, #1
 267 003c 7047     		bx	lr
 268              	.L51:
 269 003e 00BF     		.align	2
 270              	.L50:
 271 0040 00100240 		.word	1073876992
 272 0044 00093D00 		.word	4000000
 274              		.section	.text.LL_PLL_ConfigSystemClock_HSE,"ax",%progbits
 275              		.align	1
 276              		.global	LL_PLL_ConfigSystemClock_HSE
 277              		.syntax unified
 278              		.thumb
 279              		.thumb_func
 280              		.fpu softvfp
 282              	LL_PLL_ConfigSystemClock_HSE:
 283              		@ args = 0, pretend = 0, frame = 0
 284              		@ frame_needed = 0, uses_anonymous_args = 0
 285              		@ link register save eliminated.
 286 0000 F0B4     		push	{r4, r5, r6, r7}
 287 0002 184C     		ldr	r4, .L61
 288 0004 0F46     		mov	r7, r1
 289 0006 1946     		mov	r1, r3
 290 0008 2368     		ldr	r3, [r4]
 291 000a 9D01     		lsls	r5, r3, #6
 292 000c 27D4     		bmi	.L53
 293 000e D2E90056 		ldrd	r5, r6, [r2]
 294 0012 2368     		ldr	r3, [r4]
 295 0014 9A03     		lsls	r2, r3, #14
 296 0016 0ED4     		bmi	.L54
 297 0018 2368     		ldr	r3, [r4]
 298 001a 012F     		cmp	r7, #1
ARM GAS  /tmp/cchJ8fxm.s 			page 6


 299 001c 0CBF     		ite	eq
 300 001e 43F48023 		orreq	r3, r3, #262144
 301 0022 23F48023 		bicne	r3, r3, #262144
 302 0026 2360     		str	r3, [r4]
 303 0028 2368     		ldr	r3, [r4]
 304 002a 43F48033 		orr	r3, r3, #65536
 305 002e 2360     		str	r3, [r4]
 306              	.L57:
 307 0030 2368     		ldr	r3, [r4]
 308 0032 9B03     		lsls	r3, r3, #14
 309 0034 FCD5     		bpl	.L57
 310              	.L54:
 311 0036 06F44033 		and	r3, r6, #196608
 312 003a 760C     		lsrs	r6, r6, #17
 313 003c 0136     		adds	r6, r6, #1
 314 003e B0FBF6F0 		udiv	r0, r0, r6
 315 0042 6268     		ldr	r2, [r4, #4]
 316 0044 22F47C12 		bic	r2, r2, #4128768
 317 0048 1A43     		orrs	r2, r2, r3
 318 004a 2A43     		orrs	r2, r2, r5
 319 004c AD0C     		lsrs	r5, r5, #18
 320 004e 0235     		adds	r5, r5, #2
 321 0050 42F48032 		orr	r2, r2, #65536
 322 0054 6843     		muls	r0, r5, r0
 323 0056 6260     		str	r2, [r4, #4]
 324 0058 F0BC     		pop	{r4, r5, r6, r7}
 325 005a FFF7FEBF 		b	UTILS_EnablePLLAndSwitchSystem
 326              	.L53:
 327 005e 0120     		movs	r0, #1
 328 0060 F0BC     		pop	{r4, r5, r6, r7}
 329 0062 7047     		bx	lr
 330              	.L62:
 331              		.align	2
 332              	.L61:
 333 0064 00100240 		.word	1073876992
 335              		.ident	"GCC: (GNU Tools for Arm Embedded Processors 9-2019-q4-major) 9.2.1 20191025 (release) [ARM
ARM GAS  /tmp/cchJ8fxm.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_ll_utils.c
     /tmp/cchJ8fxm.s:14     .text.UTILS_SetFlashLatency.part.0:0000000000000000 $t
     /tmp/cchJ8fxm.s:21     .text.UTILS_SetFlashLatency.part.0:0000000000000000 UTILS_SetFlashLatency.part.0
     /tmp/cchJ8fxm.s:51     .text.UTILS_SetFlashLatency.part.0:0000000000000030 $d
     /tmp/cchJ8fxm.s:56     .text.UTILS_EnablePLLAndSwitchSystem:0000000000000000 $t
     /tmp/cchJ8fxm.s:62     .text.UTILS_EnablePLLAndSwitchSystem:0000000000000000 UTILS_EnablePLLAndSwitchSystem
     /tmp/cchJ8fxm.s:138    .text.UTILS_EnablePLLAndSwitchSystem:000000000000009c $d
     /tmp/cchJ8fxm.s:143    .text.LL_Init1msTick:0000000000000000 $t
     /tmp/cchJ8fxm.s:150    .text.LL_Init1msTick:0000000000000000 LL_Init1msTick
     /tmp/cchJ8fxm.s:167    .text.LL_Init1msTick:0000000000000018 $d
     /tmp/cchJ8fxm.s:170    .text.LL_mDelay:0000000000000000 $t
     /tmp/cchJ8fxm.s:177    .text.LL_mDelay:0000000000000000 LL_mDelay
     /tmp/cchJ8fxm.s:204    .text.LL_mDelay:0000000000000024 $d
     /tmp/cchJ8fxm.s:207    .text.LL_SetSystemCoreClock:0000000000000000 $t
     /tmp/cchJ8fxm.s:214    .text.LL_SetSystemCoreClock:0000000000000000 LL_SetSystemCoreClock
     /tmp/cchJ8fxm.s:224    .text.LL_SetSystemCoreClock:0000000000000008 $d
     /tmp/cchJ8fxm.s:227    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000000 $t
     /tmp/cchJ8fxm.s:234    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000000 LL_PLL_ConfigSystemClock_HSI
     /tmp/cchJ8fxm.s:271    .text.LL_PLL_ConfigSystemClock_HSI:0000000000000040 $d
     /tmp/cchJ8fxm.s:275    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000000 $t
     /tmp/cchJ8fxm.s:282    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000000 LL_PLL_ConfigSystemClock_HSE
     /tmp/cchJ8fxm.s:333    .text.LL_PLL_ConfigSystemClock_HSE:0000000000000064 $d

UNDEFINED SYMBOLS
SystemCoreClock
AHBPrescTable
