From 9d76e0aeaabffc401dfe18b61e2606dcdcb8ba2f Mon Sep 17 00:00:00 2001
From: Jared Baur <jaredbaur@fastmail.com>
Date: Mon, 4 Dec 2023 22:58:55 -0800
Subject: [PATCH 3/3] Allow for fitImage use on mt8183 and mt8192

---
 src/soc/mediatek/mt8183/memlayout.ld             | 4 ++--
 src/soc/mediatek/mt8192/include/soc/memlayout.ld | 4 ++--
 2 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/src/soc/mediatek/mt8183/memlayout.ld b/src/soc/mediatek/mt8183/memlayout.ld
index 390842693f..e1d9780c75 100644
--- a/src/soc/mediatek/mt8183/memlayout.ld
+++ b/src/soc/mediatek/mt8183/memlayout.ld
@@ -43,8 +43,8 @@ SECTIONS
 
 	DRAM_START(0x40000000)
 	DRAM_DMA(0x40000000, 1M)
-	POSTRAM_CBFS_CACHE(0x40100000, 1M)
-	RAMSTAGE(0x40200000, 256K)
+	POSTRAM_CBFS_CACHE(0x40100000, 10M)
+	RAMSTAGE(0x40b00000, 2M)
 
 	BL31(0x54600000, 0x60000)
 }
diff --git a/src/soc/mediatek/mt8192/include/soc/memlayout.ld b/src/soc/mediatek/mt8192/include/soc/memlayout.ld
index 6c238c7d8f..b131b8ef08 100644
--- a/src/soc/mediatek/mt8192/include/soc/memlayout.ld
+++ b/src/soc/mediatek/mt8192/include/soc/memlayout.ld
@@ -53,8 +53,8 @@ SECTIONS
 
 	DRAM_START(0x40000000)
 	DRAM_DMA(0x40000000, 1M)
-	POSTRAM_CBFS_CACHE(0x40100000, 2M)
-	RAMSTAGE(0x40300000, 256K)
+	POSTRAM_CBFS_CACHE(0x40100000, 10M)
+	RAMSTAGE(0x40b00000, 2M)
 
 	BL31(0x54600000, 0x60000)
 }
-- 
2.42.0

