#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-955-gd6e01d0c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5602cd3227a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5602cd33cbc0 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
 .timescale -9 -11;
P_0x5602cd26b790 .param/str "RAM_INIT_FILE" 0 3 4, "test/Assembly/jr-0.hex.txt";
P_0x5602cd26b7d0 .param/l "REF_OUT" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x5602cd26b810 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000000000001100100>;
v0x5602cd36b430_0 .net "active", 0 0, v0x5602cd367c20_0;  1 drivers
v0x5602cd36b500_0 .var "clk", 0 0;
v0x5602cd36b5a0_0 .var "clk_enable", 0 0;
v0x5602cd36b6a0_0 .net "data_address", 31 0, v0x5602cd3680d0_0;  1 drivers
v0x5602cd36b740_0 .net "data_read", 0 0, v0x5602cd368170_0;  1 drivers
v0x5602cd36b880_0 .net "data_readdata", 31 0, L_0x5602cd37d7b0;  1 drivers
v0x5602cd36b970_0 .net "data_write", 0 0, v0x5602cd368310_0;  1 drivers
v0x5602cd36ba60_0 .net "data_writedata", 31 0, v0x5602cd3683e0_0;  1 drivers
v0x5602cd36bb50_0 .net "instr_address", 31 0, L_0x5602cd37dea0;  1 drivers
v0x5602cd36bc10_0 .net "instr_readdata", 31 0, L_0x5602cd37c8d0;  1 drivers
v0x5602cd36bd20_0 .net "register_v0", 31 0, L_0x5602cd380690;  1 drivers
v0x5602cd36be30_0 .var "rst", 0 0;
S_0x5602cd3236a0 .scope module, "dMemory" "mips_cpu_dMemory" 3 23, 4 1 0, S_0x5602cd33cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /OUTPUT 32 "readdata";
L_0x5602cd350c70 .functor BUFZ 8, L_0x5602cd37cea0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5602cd37d200 .functor BUFZ 8, L_0x5602cd37cf90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5602cd37d600 .functor BUFZ 8, L_0x5602cd37d390, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5602cd37dbd0 .functor BUFZ 8, L_0x5602cd37d990, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5602cd34f6d0_0 .net *"_ivl_10", 32 0, L_0x5602cd37d030;  1 drivers
L_0x7f28fc78a210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602cd34f9e0_0 .net *"_ivl_13", 0 0, L_0x7f28fc78a210;  1 drivers
L_0x7f28fc78a258 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5602cd34fcd0_0 .net/2u *"_ivl_14", 32 0, L_0x7f28fc78a258;  1 drivers
v0x5602cd3502c0_0 .net *"_ivl_16", 32 0, L_0x5602cd37d160;  1 drivers
v0x5602cd34dca0_0 .net *"_ivl_19", 7 0, L_0x5602cd37d200;  1 drivers
v0x5602cd342780_0 .net *"_ivl_2", 7 0, L_0x5602cd37cea0;  1 drivers
v0x5602cd360dd0_0 .net *"_ivl_22", 7 0, L_0x5602cd37d390;  1 drivers
v0x5602cd360eb0_0 .net *"_ivl_24", 32 0, L_0x5602cd37d430;  1 drivers
L_0x7f28fc78a2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602cd360f90_0 .net *"_ivl_27", 0 0, L_0x7f28fc78a2a0;  1 drivers
L_0x7f28fc78a2e8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5602cd361070_0 .net/2u *"_ivl_28", 32 0, L_0x7f28fc78a2e8;  1 drivers
v0x5602cd361150_0 .net *"_ivl_30", 32 0, L_0x5602cd37d560;  1 drivers
v0x5602cd361230_0 .net *"_ivl_33", 7 0, L_0x5602cd37d600;  1 drivers
v0x5602cd361310_0 .net *"_ivl_37", 7 0, L_0x5602cd37d990;  1 drivers
v0x5602cd3613f0_0 .net *"_ivl_39", 32 0, L_0x5602cd37da30;  1 drivers
L_0x7f28fc78a330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602cd3614d0_0 .net *"_ivl_42", 0 0, L_0x7f28fc78a330;  1 drivers
L_0x7f28fc78a378 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5602cd3615b0_0 .net/2u *"_ivl_43", 32 0, L_0x7f28fc78a378;  1 drivers
v0x5602cd361690_0 .net *"_ivl_45", 32 0, L_0x5602cd37db30;  1 drivers
v0x5602cd361770_0 .net *"_ivl_48", 7 0, L_0x5602cd37dbd0;  1 drivers
v0x5602cd361850_0 .net *"_ivl_5", 7 0, L_0x5602cd350c70;  1 drivers
v0x5602cd361930_0 .net *"_ivl_8", 7 0, L_0x5602cd37cf90;  1 drivers
v0x5602cd361a10_0 .net "address", 31 0, v0x5602cd3680d0_0;  alias, 1 drivers
v0x5602cd361af0_0 .net "clk", 0 0, v0x5602cd36b500_0;  1 drivers
v0x5602cd361bb0 .array "memory", 0 100, 7 0;
v0x5602cd361c70_0 .net "read", 0 0, v0x5602cd368170_0;  alias, 1 drivers
v0x5602cd361d30_0 .net "readdata", 31 0, L_0x5602cd37d7b0;  alias, 1 drivers
v0x5602cd361e10_0 .net "write", 0 0, v0x5602cd368310_0;  alias, 1 drivers
v0x5602cd361ed0_0 .net "writedata", 31 0, v0x5602cd3683e0_0;  alias, 1 drivers
E_0x5602cd2cde10 .event posedge, v0x5602cd361af0_0;
L_0x5602cd37cea0 .array/port v0x5602cd361bb0, v0x5602cd3680d0_0;
L_0x5602cd37cf90 .array/port v0x5602cd361bb0, L_0x5602cd37d160;
L_0x5602cd37d030 .concat [ 32 1 0 0], v0x5602cd3680d0_0, L_0x7f28fc78a210;
L_0x5602cd37d160 .arith/sum 33, L_0x5602cd37d030, L_0x7f28fc78a258;
L_0x5602cd37d390 .array/port v0x5602cd361bb0, L_0x5602cd37d560;
L_0x5602cd37d430 .concat [ 32 1 0 0], v0x5602cd3680d0_0, L_0x7f28fc78a2a0;
L_0x5602cd37d560 .arith/sum 33, L_0x5602cd37d430, L_0x7f28fc78a2e8;
L_0x5602cd37d7b0 .concat8 [ 8 8 8 8], L_0x5602cd350c70, L_0x5602cd37d200, L_0x5602cd37d600, L_0x5602cd37dbd0;
L_0x5602cd37d990 .array/port v0x5602cd361bb0, L_0x5602cd37db30;
L_0x5602cd37da30 .concat [ 32 1 0 0], v0x5602cd3680d0_0, L_0x7f28fc78a330;
L_0x5602cd37db30 .arith/sum 33, L_0x5602cd37da30, L_0x7f28fc78a378;
S_0x5602cd323a40 .scope module, "harvardCpu" "mips_cpu_harvard" 3 24, 5 1 0, S_0x5602cd33cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
enum0x5602cd27d130 .enum4 (2)
   "FETCH" 2'b00,
   "DECODE" 2'b01,
   "EXEC" 2'b10,
   "HALTED" 2'b11
 ;
enum0x5602cd2a0600 .enum4 (6)
   "OP_R" 6'b000000,
   "OP_BLTZ" 6'b000001,
   "OP_JUMP" 6'b000010,
   "OP_JAL" 6'b000011,
   "OP_BEQ" 6'b000100,
   "OP_BNE" 6'b000101,
   "OP_BLEZ" 6'b000110,
   "OP_BGTZ" 6'b000111,
   "OP_ADDIU" 6'b001001,
   "OP_SLTI" 6'b001010,
   "OP_SLTIU" 6'b001011,
   "OP_ANDI" 6'b001100,
   "OP_ORI" 6'b001101,
   "OP_XORI" 6'b001110,
   "OP_LUI" 6'b001111,
   "OP_LB" 6'b100000,
   "OP_LH" 6'b100001,
   "OP_LWL" 6'b100010,
   "OP_LW" 6'b100011,
   "OP_LBU" 6'b100100,
   "OP_LHU" 6'b100101,
   "OP_LWR" 6'b100110,
   "OP_SB" 6'b101000,
   "OP_SH" 6'b101001,
   "OP_SW" 6'b101011
 ;
enum0x5602cd300e20 .enum4 (6)
   "F_SLL" 6'b000000,
   "F_SRL" 6'b000001,
   "F_SRA" 6'b000011,
   "F_SLLV" 6'b000100,
   "F_SRLV" 6'b000110,
   "F_SRAV" 6'b000111,
   "F_JR" 6'b001000,
   "F_JALR" 6'b001001,
   "F_MFHI" 6'b010000,
   "F_MTHI" 6'b010001,
   "F_MFLO" 6'b010010,
   "F_MTLO" 6'b010011,
   "F_MULT" 6'b011000,
   "F_MULTU" 6'b011001,
   "F_DIV" 6'b011010,
   "F_DIVU" 6'b011011,
   "F_ADD" 6'b100000,
   "F_ADDU" 6'b100001,
   "F_SUB" 6'b100010,
   "F_SUBU" 6'b100011,
   "F_AND" 6'b100100,
   "F_OR" 6'b100101,
   "F_XOR" 6'b100110,
   "F_NOR" 6'b100111,
   "F_SLT" 6'b101010,
   "F_SLTU" 6'b101011
 ;
L_0x5602cd37dea0 .functor BUFZ 32, v0x5602cd368950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5602cd37e210 .functor BUFZ 32, L_0x5602cd380c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5602cd37e280 .functor BUFZ 32, L_0x5602cd381270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd367270_0 .net "AluOP", 5 0, L_0x5602cd37e170;  1 drivers
v0x5602cd367380_0 .net "Alu_A", 31 0, L_0x5602cd37e210;  1 drivers
v0x5602cd367440_0 .net "Alu_B", 31 0, L_0x5602cd37e280;  1 drivers
v0x5602cd367530_0 .net "Alu_Immediate", 15 0, L_0x5602cd37e2f0;  1 drivers
v0x5602cd367620_0 .net "Alu_Out", 31 0, v0x5602cd362650_0;  1 drivers
v0x5602cd3676c0_0 .net "Alu_Shamt", 4 0, L_0x5602cd37e430;  1 drivers
v0x5602cd367790_0 .var "Branch", 0 0;
v0x5602cd367830_0 .var "Branch_Addr", 31 0;
v0x5602cd367910_0 .var "Jump", 0 0;
v0x5602cd3679d0_0 .var "Mem_Reg_Select", 0 0;
v0x5602cd367a90_0 .net "ZF", 0 0, v0x5602cd363160_0;  1 drivers
L_0x7f28fc78a3c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5602cd367b60_0 .net/2u *"_ivl_0", 31 0, L_0x7f28fc78a3c0;  1 drivers
v0x5602cd367c20_0 .var "active", 0 0;
v0x5602cd367ce0_0 .net "carryNext", 0 0, v0x5602cd3627d0_0;  1 drivers
v0x5602cd367db0_0 .var "carryReg", 0 0;
v0x5602cd367e80_0 .net "clk", 0 0, v0x5602cd36b500_0;  alias, 1 drivers
v0x5602cd367f20_0 .net "clk_enable", 0 0, v0x5602cd36b5a0_0;  1 drivers
v0x5602cd3680d0_0 .var "data_address", 31 0;
v0x5602cd368170_0 .var "data_read", 0 0;
v0x5602cd368240_0 .net "data_readdata", 31 0, L_0x5602cd37d7b0;  alias, 1 drivers
v0x5602cd368310_0 .var "data_write", 0 0;
v0x5602cd3683e0_0 .var "data_writedata", 31 0;
v0x5602cd3684b0_0 .var "delay_slot", 0 0;
v0x5602cd368550_0 .var "instr", 31 0;
v0x5602cd3685f0_0 .net "instr_address", 31 0, L_0x5602cd37dea0;  alias, 1 drivers
v0x5602cd3686d0_0 .net "instr_readdata", 31 0, L_0x5602cd37c8d0;  alias, 1 drivers
v0x5602cd3687b0_0 .net "linkNext", 0 0, v0x5602cd362aa0_0;  1 drivers
v0x5602cd368880_0 .net "opcode", 5 0, L_0x5602cd37dff0;  1 drivers
v0x5602cd368950_0 .var "pc", 31 0;
v0x5602cd368a10_0 .net "pc_next", 31 0, L_0x5602cd37de00;  1 drivers
v0x5602cd368af0_0 .net "read_data_rs", 31 0, L_0x5602cd380c90;  1 drivers
v0x5602cd368c00_0 .net "read_data_rt", 31 0, L_0x5602cd381270;  1 drivers
v0x5602cd368d10_0 .var "read_index_rs", 4 0;
v0x5602cd368fe0_0 .var "read_index_rt", 4 0;
v0x5602cd369080_0 .net "register_v0", 31 0, L_0x5602cd380690;  alias, 1 drivers
v0x5602cd369150_0 .net "reset", 0 0, v0x5602cd36be30_0;  1 drivers
v0x5602cd369220_0 .net "sig_Branch", 0 0, v0x5602cd362ee0_0;  1 drivers
v0x5602cd3692f0_0 .var "state", 1 0;
v0x5602cd369390_0 .var "write_data", 31 0;
v0x5602cd369460_0 .var "write_enable", 0 0;
v0x5602cd369530_0 .var "write_index", 4 0;
v0x5602cd369600_0 .var "write_on_next", 0 0;
L_0x5602cd37de00 .arith/sum 32, v0x5602cd368950_0, L_0x7f28fc78a3c0;
L_0x5602cd37dff0 .part L_0x5602cd37c8d0, 26, 6;
L_0x5602cd37e170 .part v0x5602cd368550_0, 0, 6;
L_0x5602cd37e2f0 .part v0x5602cd368550_0, 0, 16;
L_0x5602cd37e430 .part v0x5602cd368550_0, 6, 5;
S_0x5602cd3621e0 .scope module, "ALU" "mips_cpu_ALU" 5 301, 6 1 0, S_0x5602cd323a40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "ALU_control";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 16 "immediate";
    .port_info 4 /INPUT 32 "rs_content";
    .port_info 5 /INPUT 32 "rt_content";
    .port_info 6 /INPUT 1 "carry_in";
    .port_info 7 /OUTPUT 1 "sig_branch";
    .port_info 8 /OUTPUT 32 "ALU_result";
    .port_info 9 /OUTPUT 1 "carry_out";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "link";
v0x5602cd362550_0 .net "ALU_control", 5 0, L_0x5602cd37e170;  alias, 1 drivers
v0x5602cd362650_0 .var "ALU_result", 31 0;
v0x5602cd362730_0 .net "carry_in", 0 0, v0x5602cd367db0_0;  1 drivers
v0x5602cd3627d0_0 .var "carry_out", 0 0;
v0x5602cd362890_0 .var/i "i", 31 0;
v0x5602cd3629c0_0 .net "immediate", 15 0, L_0x5602cd37e2f0;  alias, 1 drivers
v0x5602cd362aa0_0 .var "link", 0 0;
v0x5602cd362b60_0 .net "opcode", 5 0, L_0x5602cd37dff0;  alias, 1 drivers
v0x5602cd362c40_0 .net "rs_content", 31 0, L_0x5602cd380c90;  alias, 1 drivers
v0x5602cd362d20_0 .net "rt_content", 31 0, L_0x5602cd381270;  alias, 1 drivers
v0x5602cd362e00_0 .net "shamt", 4 0, L_0x5602cd37e430;  alias, 1 drivers
v0x5602cd362ee0_0 .var "sig_branch", 0 0;
v0x5602cd362fa0_0 .var "signExtend", 31 0;
v0x5602cd363080_0 .var "temp", 31 0;
v0x5602cd363160_0 .var "zero", 0 0;
v0x5602cd363220_0 .var "zeroExtend", 31 0;
E_0x5602cd2cee80/0 .event edge, v0x5602cd362b60_0, v0x5602cd362550_0, v0x5602cd362c40_0, v0x5602cd362d20_0;
E_0x5602cd2cee80/1 .event edge, v0x5602cd362e00_0, v0x5602cd363080_0, v0x5602cd3629c0_0, v0x5602cd363220_0;
E_0x5602cd2cee80/2 .event edge, v0x5602cd362fa0_0, v0x5602cd362650_0;
E_0x5602cd2cee80 .event/or E_0x5602cd2cee80/0, E_0x5602cd2cee80/1, E_0x5602cd2cee80/2;
S_0x5602cd363480 .scope module, "Regs" "mips_cpu_regs" 5 302, 7 1 0, S_0x5602cd323a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "read_index_rs";
    .port_info 3 /OUTPUT 32 "read_data_rs";
    .port_info 4 /INPUT 5 "read_index_rt";
    .port_info 5 /OUTPUT 32 "read_data_rt";
    .port_info 6 /INPUT 5 "write_index";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /INPUT 32 "write_data";
    .port_info 9 /OUTPUT 32 "reg_v0";
v0x5602cd3668d0_0 .array/port v0x5602cd3668d0, 0;
L_0x5602cd37e520 .functor BUFZ 32, v0x5602cd3668d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_1 .array/port v0x5602cd3668d0, 1;
L_0x5602cd37e590 .functor BUFZ 32, v0x5602cd3668d0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_3 .array/port v0x5602cd3668d0, 3;
L_0x5602cd37e670 .functor BUFZ 32, v0x5602cd3668d0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_4 .array/port v0x5602cd3668d0, 4;
L_0x5602cd37e740 .functor BUFZ 32, v0x5602cd3668d0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_5 .array/port v0x5602cd3668d0, 5;
L_0x5602cd37e810 .functor BUFZ 32, v0x5602cd3668d0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_6 .array/port v0x5602cd3668d0, 6;
L_0x5602cd37e920 .functor BUFZ 32, v0x5602cd3668d0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_7 .array/port v0x5602cd3668d0, 7;
L_0x5602cd37e9c0 .functor BUFZ 32, v0x5602cd3668d0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_8 .array/port v0x5602cd3668d0, 8;
L_0x5602cd37eae0 .functor BUFZ 32, v0x5602cd3668d0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_9 .array/port v0x5602cd3668d0, 9;
L_0x5602cd37ebb0 .functor BUFZ 32, v0x5602cd3668d0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_10 .array/port v0x5602cd3668d0, 10;
L_0x5602cd37ece0 .functor BUFZ 32, v0x5602cd3668d0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_11 .array/port v0x5602cd3668d0, 11;
L_0x5602cd37edb0 .functor BUFZ 32, v0x5602cd3668d0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_12 .array/port v0x5602cd3668d0, 12;
L_0x5602cd37eef0 .functor BUFZ 32, v0x5602cd3668d0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_13 .array/port v0x5602cd3668d0, 13;
L_0x5602cd37efc0 .functor BUFZ 32, v0x5602cd3668d0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_14 .array/port v0x5602cd3668d0, 14;
L_0x5602cd37ee80 .functor BUFZ 32, v0x5602cd3668d0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_15 .array/port v0x5602cd3668d0, 15;
L_0x5602cd37f170 .functor BUFZ 32, v0x5602cd3668d0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_16 .array/port v0x5602cd3668d0, 16;
L_0x5602cd37f2d0 .functor BUFZ 32, v0x5602cd3668d0_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_17 .array/port v0x5602cd3668d0, 17;
L_0x5602cd37f3a0 .functor BUFZ 32, v0x5602cd3668d0_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_18 .array/port v0x5602cd3668d0, 18;
L_0x5602cd37f510 .functor BUFZ 32, v0x5602cd3668d0_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_19 .array/port v0x5602cd3668d0, 19;
L_0x5602cd37f5e0 .functor BUFZ 32, v0x5602cd3668d0_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_20 .array/port v0x5602cd3668d0, 20;
L_0x5602cd37f760 .functor BUFZ 32, v0x5602cd3668d0_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_21 .array/port v0x5602cd3668d0, 21;
L_0x5602cd37f830 .functor BUFZ 32, v0x5602cd3668d0_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_22 .array/port v0x5602cd3668d0, 22;
L_0x5602cd37f9c0 .functor BUFZ 32, v0x5602cd3668d0_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_23 .array/port v0x5602cd3668d0, 23;
L_0x5602cd37fa90 .functor BUFZ 32, v0x5602cd3668d0_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_24 .array/port v0x5602cd3668d0, 24;
L_0x5602cd37fc30 .functor BUFZ 32, v0x5602cd3668d0_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_25 .array/port v0x5602cd3668d0, 25;
L_0x5602cd37fd00 .functor BUFZ 32, v0x5602cd3668d0_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_26 .array/port v0x5602cd3668d0, 26;
L_0x5602cd37feb0 .functor BUFZ 32, v0x5602cd3668d0_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_27 .array/port v0x5602cd3668d0, 27;
L_0x5602cd37ff80 .functor BUFZ 32, v0x5602cd3668d0_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_28 .array/port v0x5602cd3668d0, 28;
L_0x5602cd380140 .functor BUFZ 32, v0x5602cd3668d0_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_29 .array/port v0x5602cd3668d0, 29;
L_0x5602cd380210 .functor BUFZ 32, v0x5602cd3668d0_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_30 .array/port v0x5602cd3668d0, 30;
L_0x5602cd3803e0 .functor BUFZ 32, v0x5602cd3668d0_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_31 .array/port v0x5602cd3668d0, 31;
L_0x5602cd3804b0 .functor BUFZ 32, v0x5602cd3668d0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5602cd3668d0_2 .array/port v0x5602cd3668d0, 2;
L_0x5602cd380690 .functor BUFZ 32, v0x5602cd3668d0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f28fc78a408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602cd363730_0 .net *"_ivl_101", 30 0, L_0x7f28fc78a408;  1 drivers
L_0x7f28fc78a450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5602cd363810_0 .net/2u *"_ivl_102", 31 0, L_0x7f28fc78a450;  1 drivers
v0x5602cd3638f0_0 .net *"_ivl_104", 0 0, L_0x5602cd380780;  1 drivers
L_0x7f28fc78a498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602cd363990_0 .net/2u *"_ivl_106", 31 0, L_0x7f28fc78a498;  1 drivers
v0x5602cd363a70_0 .net *"_ivl_108", 31 0, L_0x5602cd380a00;  1 drivers
v0x5602cd363ba0_0 .net *"_ivl_110", 6 0, L_0x5602cd380ad0;  1 drivers
L_0x7f28fc78a4e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5602cd363c80_0 .net *"_ivl_113", 1 0, L_0x7f28fc78a4e0;  1 drivers
v0x5602cd363d60_0 .net *"_ivl_116", 31 0, L_0x5602cd380dd0;  1 drivers
L_0x7f28fc78a528 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602cd363e40_0 .net *"_ivl_119", 30 0, L_0x7f28fc78a528;  1 drivers
L_0x7f28fc78a570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5602cd363f20_0 .net/2u *"_ivl_120", 31 0, L_0x7f28fc78a570;  1 drivers
v0x5602cd364000_0 .net *"_ivl_122", 0 0, L_0x5602cd380eb0;  1 drivers
L_0x7f28fc78a5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602cd3640c0_0 .net/2u *"_ivl_124", 31 0, L_0x7f28fc78a5b8;  1 drivers
v0x5602cd3641a0_0 .net *"_ivl_126", 31 0, L_0x5602cd380ff0;  1 drivers
v0x5602cd364280_0 .net *"_ivl_128", 6 0, L_0x5602cd3810e0;  1 drivers
L_0x7f28fc78a600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5602cd364360_0 .net *"_ivl_131", 1 0, L_0x7f28fc78a600;  1 drivers
v0x5602cd364440_0 .net *"_ivl_98", 31 0, L_0x5602cd37f470;  1 drivers
v0x5602cd364520_0 .net "clk", 0 0, v0x5602cd36b500_0;  alias, 1 drivers
v0x5602cd3645c0_0 .var/i "index", 31 0;
v0x5602cd364680_0 .net "read_data_rs", 31 0, L_0x5602cd380c90;  alias, 1 drivers
v0x5602cd364770_0 .net "read_data_rt", 31 0, L_0x5602cd381270;  alias, 1 drivers
v0x5602cd364840_0 .net "read_index_rs", 4 0, v0x5602cd368d10_0;  1 drivers
v0x5602cd364900_0 .net "read_index_rt", 4 0, v0x5602cd368fe0_0;  1 drivers
v0x5602cd3649e0_0 .net "reg_0", 31 0, L_0x5602cd37e520;  1 drivers
v0x5602cd364ac0_0 .net "reg_1", 31 0, L_0x5602cd37e590;  1 drivers
v0x5602cd364ba0_0 .net "reg_10", 31 0, L_0x5602cd37ece0;  1 drivers
v0x5602cd364c80_0 .net "reg_11", 31 0, L_0x5602cd37edb0;  1 drivers
v0x5602cd364d60_0 .net "reg_12", 31 0, L_0x5602cd37eef0;  1 drivers
v0x5602cd364e40_0 .net "reg_13", 31 0, L_0x5602cd37efc0;  1 drivers
v0x5602cd364f20_0 .net "reg_14", 31 0, L_0x5602cd37ee80;  1 drivers
v0x5602cd365000_0 .net "reg_15", 31 0, L_0x5602cd37f170;  1 drivers
v0x5602cd3650e0_0 .net "reg_16", 31 0, L_0x5602cd37f2d0;  1 drivers
v0x5602cd3651c0_0 .net "reg_17", 31 0, L_0x5602cd37f3a0;  1 drivers
v0x5602cd3652a0_0 .net "reg_18", 31 0, L_0x5602cd37f510;  1 drivers
v0x5602cd365590_0 .net "reg_19", 31 0, L_0x5602cd37f5e0;  1 drivers
v0x5602cd365670_0 .net "reg_2", 31 0, v0x5602cd3668d0_2;  1 drivers
v0x5602cd365750_0 .net "reg_20", 31 0, L_0x5602cd37f760;  1 drivers
v0x5602cd365830_0 .net "reg_21", 31 0, L_0x5602cd37f830;  1 drivers
v0x5602cd365910_0 .net "reg_22", 31 0, L_0x5602cd37f9c0;  1 drivers
v0x5602cd3659f0_0 .net "reg_23", 31 0, L_0x5602cd37fa90;  1 drivers
v0x5602cd365ad0_0 .net "reg_24", 31 0, L_0x5602cd37fc30;  1 drivers
v0x5602cd365bb0_0 .net "reg_25", 31 0, L_0x5602cd37fd00;  1 drivers
v0x5602cd365c90_0 .net "reg_26", 31 0, L_0x5602cd37feb0;  1 drivers
v0x5602cd365d70_0 .net "reg_27", 31 0, L_0x5602cd37ff80;  1 drivers
v0x5602cd365e50_0 .net "reg_28", 31 0, L_0x5602cd380140;  1 drivers
v0x5602cd365f30_0 .net "reg_29", 31 0, L_0x5602cd380210;  1 drivers
v0x5602cd366010_0 .net "reg_3", 31 0, L_0x5602cd37e670;  1 drivers
v0x5602cd3660f0_0 .net "reg_30", 31 0, L_0x5602cd3803e0;  1 drivers
v0x5602cd3661d0_0 .net "reg_31", 31 0, L_0x5602cd3804b0;  1 drivers
v0x5602cd3662b0_0 .net "reg_4", 31 0, L_0x5602cd37e740;  1 drivers
v0x5602cd366390_0 .net "reg_5", 31 0, L_0x5602cd37e810;  1 drivers
v0x5602cd366470_0 .net "reg_6", 31 0, L_0x5602cd37e920;  1 drivers
v0x5602cd366550_0 .net "reg_7", 31 0, L_0x5602cd37e9c0;  1 drivers
v0x5602cd366630_0 .net "reg_8", 31 0, L_0x5602cd37eae0;  1 drivers
v0x5602cd366710_0 .net "reg_9", 31 0, L_0x5602cd37ebb0;  1 drivers
v0x5602cd3667f0_0 .net "reg_v0", 31 0, L_0x5602cd380690;  alias, 1 drivers
v0x5602cd3668d0 .array "regs", 0 31, 31 0;
v0x5602cd366d90_0 .net "reset", 0 0, v0x5602cd36be30_0;  alias, 1 drivers
v0x5602cd366e50_0 .net "write_data", 31 0, v0x5602cd369390_0;  1 drivers
v0x5602cd366f30_0 .net "write_enable", 0 0, v0x5602cd369460_0;  1 drivers
v0x5602cd366ff0_0 .net "write_index", 4 0, v0x5602cd369530_0;  1 drivers
L_0x5602cd37f470 .concat [ 1 31 0 0], v0x5602cd36be30_0, L_0x7f28fc78a408;
L_0x5602cd380780 .cmp/eq 32, L_0x5602cd37f470, L_0x7f28fc78a450;
L_0x5602cd380a00 .array/port v0x5602cd3668d0, L_0x5602cd380ad0;
L_0x5602cd380ad0 .concat [ 5 2 0 0], v0x5602cd368d10_0, L_0x7f28fc78a4e0;
L_0x5602cd380c90 .functor MUXZ 32, L_0x5602cd380a00, L_0x7f28fc78a498, L_0x5602cd380780, C4<>;
L_0x5602cd380dd0 .concat [ 1 31 0 0], v0x5602cd36be30_0, L_0x7f28fc78a528;
L_0x5602cd380eb0 .cmp/eq 32, L_0x5602cd380dd0, L_0x7f28fc78a570;
L_0x5602cd380ff0 .array/port v0x5602cd3668d0, L_0x5602cd3810e0;
L_0x5602cd3810e0 .concat [ 5 2 0 0], v0x5602cd368fe0_0, L_0x7f28fc78a600;
L_0x5602cd381270 .functor MUXZ 32, L_0x5602cd380ff0, L_0x7f28fc78a5b8, L_0x5602cd380eb0, C4<>;
S_0x5602cd369800 .scope module, "iMemory" "mips_cpu_iMemory" 3 22, 8 1 0, S_0x5602cd33cbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_address";
    .port_info 1 /OUTPUT 32 "readdata";
P_0x5602cd369a10 .param/str "MEM_INIT_FILE" 0 8 6, "test/Assembly/jr-0.hex.txt";
L_0x5602cd34db80 .functor BUFZ 8, L_0x5602cd37c020, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5602cd2acf00 .functor BUFZ 8, L_0x5602cd37c160, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5602cd2ce110 .functor BUFZ 8, L_0x5602cd37c4d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5602cd350c00 .functor BUFZ 8, L_0x5602cd37ca60, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f28fc78a018 .functor BUFT 1, C4<10111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602cd369e10_0 .net/2u *"_ivl_0", 31 0, L_0x7f28fc78a018;  1 drivers
v0x5602cd369f10_0 .net *"_ivl_12", 7 0, L_0x5602cd37c160;  1 drivers
v0x5602cd369ff0_0 .net *"_ivl_14", 32 0, L_0x5602cd37c200;  1 drivers
L_0x7f28fc78a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602cd36a0b0_0 .net *"_ivl_17", 0 0, L_0x7f28fc78a060;  1 drivers
L_0x7f28fc78a0a8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5602cd36a190_0 .net/2u *"_ivl_18", 32 0, L_0x7f28fc78a0a8;  1 drivers
v0x5602cd36a2c0_0 .net *"_ivl_20", 32 0, L_0x5602cd37c2f0;  1 drivers
v0x5602cd36a3a0_0 .net *"_ivl_23", 7 0, L_0x5602cd2acf00;  1 drivers
v0x5602cd36a480_0 .net *"_ivl_26", 7 0, L_0x5602cd37c4d0;  1 drivers
v0x5602cd36a560_0 .net *"_ivl_28", 32 0, L_0x5602cd37c5b0;  1 drivers
L_0x7f28fc78a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602cd36a640_0 .net *"_ivl_31", 0 0, L_0x7f28fc78a0f0;  1 drivers
L_0x7f28fc78a138 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5602cd36a720_0 .net/2u *"_ivl_32", 32 0, L_0x7f28fc78a138;  1 drivers
v0x5602cd36a800_0 .net *"_ivl_34", 32 0, L_0x5602cd37c6a0;  1 drivers
v0x5602cd36a8e0_0 .net *"_ivl_37", 7 0, L_0x5602cd2ce110;  1 drivers
v0x5602cd36a9c0_0 .net *"_ivl_41", 7 0, L_0x5602cd37ca60;  1 drivers
v0x5602cd36aaa0_0 .net *"_ivl_43", 32 0, L_0x5602cd37cb60;  1 drivers
L_0x7f28fc78a180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602cd36ab80_0 .net *"_ivl_46", 0 0, L_0x7f28fc78a180;  1 drivers
L_0x7f28fc78a1c8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5602cd36ac60_0 .net/2u *"_ivl_47", 32 0, L_0x7f28fc78a1c8;  1 drivers
v0x5602cd36ad40_0 .net *"_ivl_49", 32 0, L_0x5602cd37cc00;  1 drivers
v0x5602cd36ae20_0 .net *"_ivl_52", 7 0, L_0x5602cd350c00;  1 drivers
v0x5602cd36af00_0 .net *"_ivl_6", 7 0, L_0x5602cd37c020;  1 drivers
v0x5602cd36afe0_0 .net *"_ivl_9", 7 0, L_0x5602cd34db80;  1 drivers
v0x5602cd36b0c0_0 .net "address", 31 0, L_0x5602cd37bf30;  1 drivers
v0x5602cd36b1a0 .array "memory", 0 400, 7 0;
v0x5602cd36b260_0 .net "read_address", 31 0, L_0x5602cd37dea0;  alias, 1 drivers
v0x5602cd36b320_0 .net "readdata", 31 0, L_0x5602cd37c8d0;  alias, 1 drivers
L_0x5602cd37bf30 .arith/sub 32, L_0x5602cd37dea0, L_0x7f28fc78a018;
L_0x5602cd37c020 .array/port v0x5602cd36b1a0, L_0x5602cd37bf30;
L_0x5602cd37c160 .array/port v0x5602cd36b1a0, L_0x5602cd37c2f0;
L_0x5602cd37c200 .concat [ 32 1 0 0], L_0x5602cd37bf30, L_0x7f28fc78a060;
L_0x5602cd37c2f0 .arith/sum 33, L_0x5602cd37c200, L_0x7f28fc78a0a8;
L_0x5602cd37c4d0 .array/port v0x5602cd36b1a0, L_0x5602cd37c6a0;
L_0x5602cd37c5b0 .concat [ 32 1 0 0], L_0x5602cd37bf30, L_0x7f28fc78a0f0;
L_0x5602cd37c6a0 .arith/sum 33, L_0x5602cd37c5b0, L_0x7f28fc78a138;
L_0x5602cd37c8d0 .concat8 [ 8 8 8 8], L_0x5602cd34db80, L_0x5602cd2acf00, L_0x5602cd2ce110, L_0x5602cd350c00;
L_0x5602cd37ca60 .array/port v0x5602cd36b1a0, L_0x5602cd37cc00;
L_0x5602cd37cb60 .concat [ 32 1 0 0], L_0x5602cd37bf30, L_0x7f28fc78a180;
L_0x5602cd37cc00 .arith/sum 33, L_0x5602cd37cb60, L_0x7f28fc78a1c8;
S_0x5602cd369b10 .scope begin, "$unm_blk_80" "$unm_blk_80" 8 12, 8 12 0, S_0x5602cd369800;
 .timescale 0 0;
v0x5602cd369d10_0 .var/i "i", 31 0;
    .scope S_0x5602cd369800;
T_0 ;
    %fork t_1, S_0x5602cd369b10;
    %jmp t_0;
    .scope S_0x5602cd369b10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602cd369d10_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5602cd369d10_0;
    %cmpi/s 401, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5602cd369d10_0;
    %store/vec4a v0x5602cd36b1a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5602cd369d10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5602cd369d10_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 8 18 "$readmemh", P_0x5602cd369a10, v0x5602cd36b1a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000110010000 {0 0 0};
    %end;
    .scope S_0x5602cd369800;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x5602cd3236a0;
T_1 ;
    %end;
    .thread T_1;
    .scope S_0x5602cd3236a0;
T_2 ;
    %wait E_0x5602cd2cde10;
    %load/vec4 v0x5602cd361e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5602cd361ed0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5602cd361a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5602cd361bb0, 0, 4;
    %load/vec4 v0x5602cd361ed0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5602cd361a10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5602cd361bb0, 0, 4;
    %load/vec4 v0x5602cd361ed0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5602cd361a10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5602cd361bb0, 0, 4;
    %load/vec4 v0x5602cd361ed0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5602cd361a10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5602cd361bb0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5602cd3621e0;
T_3 ;
    %wait E_0x5602cd2cee80;
    %load/vec4 v0x5602cd362b60_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5602cd362550_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %jmp T_3.14;
T_3.2 ;
    %load/vec4 v0x5602cd362c40_0;
    %load/vec4 v0x5602cd362d20_0;
    %add;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.14;
T_3.3 ;
    %load/vec4 v0x5602cd362c40_0;
    %load/vec4 v0x5602cd362d20_0;
    %sub;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.14;
T_3.4 ;
    %load/vec4 v0x5602cd362c40_0;
    %load/vec4 v0x5602cd362d20_0;
    %and;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.14;
T_3.5 ;
    %load/vec4 v0x5602cd362c40_0;
    %load/vec4 v0x5602cd362d20_0;
    %or;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.14;
T_3.6 ;
    %load/vec4 v0x5602cd362c40_0;
    %load/vec4 v0x5602cd362d20_0;
    %xor;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.14;
T_3.7 ;
    %load/vec4 v0x5602cd362d20_0;
    %store/vec4 v0x5602cd363080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602cd362890_0, 0, 32;
T_3.15 ;
    %load/vec4 v0x5602cd362890_0;
    %load/vec4 v0x5602cd362e00_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.16, 5;
    %load/vec4 v0x5602cd363080_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5602cd363080_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5602cd363080_0, 0, 32;
    %load/vec4 v0x5602cd362890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5602cd362890_0, 0, 32;
    %jmp T_3.15;
T_3.16 ;
    %load/vec4 v0x5602cd363080_0;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.14;
T_3.8 ;
    %load/vec4 v0x5602cd362d20_0;
    %store/vec4 v0x5602cd363080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602cd362890_0, 0, 32;
T_3.17 ;
    %load/vec4 v0x5602cd362890_0;
    %load/vec4 v0x5602cd362c40_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.18, 5;
    %load/vec4 v0x5602cd363080_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5602cd363080_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5602cd363080_0, 0, 32;
    %load/vec4 v0x5602cd362890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5602cd362890_0, 0, 32;
    %jmp T_3.17;
T_3.18 ;
    %load/vec4 v0x5602cd363080_0;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.14;
T_3.9 ;
    %load/vec4 v0x5602cd362d20_0;
    %ix/getv 4, v0x5602cd362e00_0;
    %shiftr 4;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.14;
T_3.10 ;
    %load/vec4 v0x5602cd362d20_0;
    %load/vec4 v0x5602cd362c40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.14;
T_3.11 ;
    %load/vec4 v0x5602cd362d20_0;
    %ix/getv 4, v0x5602cd362e00_0;
    %shiftl 4;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.14;
T_3.12 ;
    %load/vec4 v0x5602cd362d20_0;
    %load/vec4 v0x5602cd362c40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x5602cd362c40_0;
    %load/vec4 v0x5602cd362d20_0;
    %cmp/u;
    %jmp/0xz  T_3.19, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602cd362650_0, 0, 32;
T_3.20 ;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5602cd3629c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5602cd3629c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5602cd362fa0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5602cd3629c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5602cd363220_0, 0, 32;
    %load/vec4 v0x5602cd362b60_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %jmp T_3.33;
T_3.21 ;
    %load/vec4 v0x5602cd362c40_0;
    %load/vec4 v0x5602cd363220_0;
    %add;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.33;
T_3.22 ;
    %load/vec4 v0x5602cd362c40_0;
    %load/vec4 v0x5602cd362fa0_0;
    %and;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.33;
T_3.23 ;
    %load/vec4 v0x5602cd362c40_0;
    %load/vec4 v0x5602cd362d20_0;
    %sub;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %load/vec4 v0x5602cd362650_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
T_3.35 ;
    %jmp T_3.33;
T_3.24 ;
    %load/vec4 v0x5602cd362c40_0;
    %load/vec4 v0x5602cd362d20_0;
    %sub;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %load/vec4 v0x5602cd362650_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.36, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.37;
T_3.36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
T_3.37 ;
    %jmp T_3.33;
T_3.25 ;
    %load/vec4 v0x5602cd362d20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.38, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd362aa0_0, 0, 1;
    %load/vec4 v0x5602cd362c40_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
T_3.41 ;
    %jmp T_3.39;
T_3.38 ;
    %load/vec4 v0x5602cd362d20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.42, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd362aa0_0, 0, 1;
    %load/vec4 v0x5602cd362c40_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.44, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
    %jmp T_3.45;
T_3.44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
T_3.45 ;
    %jmp T_3.43;
T_3.42 ;
    %load/vec4 v0x5602cd362d20_0;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_3.46, 4;
    %load/vec4 v0x5602cd362c40_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cd362aa0_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd362aa0_0, 0, 1;
T_3.49 ;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x5602cd362c40_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cd362aa0_0, 0, 1;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd362aa0_0, 0, 1;
T_3.51 ;
T_3.47 ;
T_3.43 ;
T_3.39 ;
    %jmp T_3.33;
T_3.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd362aa0_0, 0, 1;
    %load/vec4 v0x5602cd362c40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
T_3.53 ;
    %jmp T_3.33;
T_3.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd362aa0_0, 0, 1;
    %load/vec4 v0x5602cd362c40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd362ee0_0, 0, 1;
T_3.55 ;
    %jmp T_3.33;
T_3.28 ;
    %load/vec4 v0x5602cd3629c0_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.33;
T_3.29 ;
    %load/vec4 v0x5602cd362c40_0;
    %load/vec4 v0x5602cd363220_0;
    %or;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.33;
T_3.30 ;
    %load/vec4 v0x5602cd362c40_0;
    %load/vec4 v0x5602cd363220_0;
    %xor;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.33;
T_3.31 ;
    %load/vec4 v0x5602cd362c40_0;
    %load/vec4 v0x5602cd362fa0_0;
    %cmp/s;
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602cd362650_0, 0, 32;
T_3.57 ;
    %jmp T_3.33;
T_3.32 ;
    %load/vec4 v0x5602cd362c40_0;
    %load/vec4 v0x5602cd362fa0_0;
    %cmp/u;
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5602cd362650_0, 0, 32;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602cd362650_0, 0, 32;
T_3.59 ;
    %jmp T_3.33;
T_3.33 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5602cd3621e0;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x5602cd363480;
T_5 ;
    %wait E_0x5602cd2cde10;
    %load/vec4 v0x5602cd366d90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602cd3645c0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5602cd3645c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5602cd3645c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5602cd3668d0, 0, 4;
    %load/vec4 v0x5602cd3645c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5602cd3645c0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5602cd366f30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5602cd366ff0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5602cd366e50_0;
    %load/vec4 v0x5602cd366ff0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5602cd3668d0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5602cd323a40;
T_6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5602cd3692f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd367c20_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5602cd323a40;
T_7 ;
    %wait E_0x5602cd2cde10;
    %load/vec4 v0x5602cd369150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5602cd368950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd367c20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5602cd3692f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5602cd367f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5602cd3692f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x5602cd3686d0_0;
    %assign/vec4 v0x5602cd368550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd368170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd368310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd369460_0, 0;
    %load/vec4 v0x5602cd3686d0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x5602cd368d10_0, 0;
    %load/vec4 v0x5602cd3686d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x5602cd368fe0_0, 0;
    %load/vec4 v0x5602cd3686d0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x5602cd3686d0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x5602cd369530_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x5602cd3686d0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x5602cd369530_0, 0;
T_7.9 ;
    %load/vec4 v0x5602cd368950_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd367c20_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5602cd3692f0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5602cd3692f0_0, 0;
T_7.11 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x5602cd368880_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %jmp T_7.28;
T_7.12 ;
    %load/vec4 v0x5602cd368a10_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5602cd368550_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5602cd367830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd367910_0, 0;
    %jmp T_7.28;
T_7.13 ;
    %load/vec4 v0x5602cd367270_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %jmp T_7.39;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.39;
T_7.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.39;
T_7.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.39;
T_7.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.39;
T_7.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.39;
T_7.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.39;
T_7.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.39;
T_7.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.39;
T_7.37 ;
    %load/vec4 v0x5602cd368af0_0;
    %assign/vec4 v0x5602cd367830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd367910_0, 0;
    %jmp T_7.39;
T_7.38 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %load/vec4 v0x5602cd368a10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5602cd3683e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd367910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %load/vec4 v0x5602cd368af0_0;
    %assign/vec4 v0x5602cd367830_0, 0;
    %jmp T_7.39;
T_7.39 ;
    %pop/vec4 1;
    %jmp T_7.28;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x5602cd369530_0, 0;
    %load/vec4 v0x5602cd368a10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5602cd3683e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd367910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %load/vec4 v0x5602cd368a10_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5602cd368550_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x5602cd367830_0, 0;
    %jmp T_7.28;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.28;
T_7.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.28;
T_7.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.28;
T_7.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.28;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.28;
T_7.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.28;
T_7.21 ;
    %load/vec4 v0x5602cd368af0_0;
    %load/vec4 v0x5602cd368550_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %muli 4, 0, 32;
    %assign/vec4 v0x5602cd3680d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd368170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd368310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %jmp T_7.28;
T_7.22 ;
    %load/vec4 v0x5602cd368af0_0;
    %load/vec4 v0x5602cd368550_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %add;
    %muli 4, 0, 32;
    %assign/vec4 v0x5602cd3680d0_0, 0;
    %load/vec4 v0x5602cd368c00_0;
    %assign/vec4 v0x5602cd3683e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd368310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd368170_0, 0;
    %jmp T_7.28;
T_7.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %load/vec4 v0x5602cd369220_0;
    %assign/vec4 v0x5602cd367790_0, 0;
    %jmp T_7.28;
T_7.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %load/vec4 v0x5602cd369220_0;
    %assign/vec4 v0x5602cd367790_0, 0;
    %jmp T_7.28;
T_7.25 ;
    %load/vec4 v0x5602cd369220_0;
    %assign/vec4 v0x5602cd367790_0, 0;
    %load/vec4 v0x5602cd3687b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.40, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x5602cd369530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %load/vec4 v0x5602cd368a10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5602cd369390_0, 0;
T_7.40 ;
    %jmp T_7.28;
T_7.26 ;
    %load/vec4 v0x5602cd369220_0;
    %assign/vec4 v0x5602cd367790_0, 0;
    %load/vec4 v0x5602cd3687b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x5602cd369530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %load/vec4 v0x5602cd368a10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5602cd369390_0, 0;
T_7.42 ;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v0x5602cd369220_0;
    %assign/vec4 v0x5602cd367790_0, 0;
    %load/vec4 v0x5602cd3687b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.44, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3679d0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x5602cd369530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %load/vec4 v0x5602cd368a10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5602cd369390_0, 0;
T_7.44 ;
    %jmp T_7.28;
T_7.28 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5602cd3692f0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x5602cd367ce0_0;
    %assign/vec4 v0x5602cd367db0_0, 0;
    %load/vec4 v0x5602cd3679d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %load/vec4 v0x5602cd368240_0;
    %assign/vec4 v0x5602cd369390_0, 0;
    %jmp T_7.47;
T_7.46 ;
    %load/vec4 v0x5602cd367620_0;
    %assign/vec4 v0x5602cd369390_0, 0;
T_7.47 ;
    %load/vec4 v0x5602cd369600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.48, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd369460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd369600_0, 0;
    %jmp T_7.49;
T_7.48 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd369460_0, 0;
T_7.49 ;
    %load/vec4 v0x5602cd3684b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.50, 8;
    %load/vec4 v0x5602cd367830_0;
    %assign/vec4 v0x5602cd368950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd367910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd367790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd3684b0_0, 0;
    %jmp T_7.51;
T_7.50 ;
    %load/vec4 v0x5602cd367790_0;
    %load/vec4 v0x5602cd367910_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.52, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd3684b0_0, 0;
    %load/vec4 v0x5602cd368a10_0;
    %assign/vec4 v0x5602cd368950_0, 0;
    %jmp T_7.53;
T_7.52 ;
    %load/vec4 v0x5602cd368a10_0;
    %assign/vec4 v0x5602cd368950_0, 0;
T_7.53 ;
T_7.51 ;
    %load/vec4 v0x5602cd367790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.54, 8;
    %load/vec4 v0x5602cd368a10_0;
    %load/vec4 v0x5602cd367530_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x5602cd367530_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x5602cd367830_0, 0;
T_7.54 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5602cd3692f0_0, 0;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5602cd33cbc0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602cd36b500_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x5602cd36b500_0;
    %nor/r;
    %store/vec4 v0x5602cd36b500_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x5602cd36b500_0;
    %nor/r;
    %store/vec4 v0x5602cd36b500_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 35 "$fatal", 32'sb00000000000000000000000000000010, "CPU Timed Out, Infinite Loop", P_0x5602cd26b810 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5602cd33cbc0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd36be30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd36b5a0_0, 0;
    %wait E_0x5602cd2cde10;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602cd36be30_0, 0;
    %wait E_0x5602cd2cde10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602cd36be30_0, 0;
    %wait E_0x5602cd2cde10;
    %load/vec4 v0x5602cd36b430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 47 "$display", "CPU signal active != 1 after reset" {0 0 0};
T_9.1 ;
T_9.2 ;
    %load/vec4 v0x5602cd36b430_0;
    %flag_set/vec4 8;
    %jmp/0xz T_9.3, 8;
    %wait E_0x5602cd2cde10;
    %jmp T_9.2;
T_9.3 ;
    %load/vec4 v0x5602cd36bd20_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %vpi_call/w 3 59 "$fatal", 32'sb00000000000000000000000000000001, "Reference Outputs do not match Testbench Output: %h, %h", v0x5602cd36bd20_0, P_0x5602cd26b7d0 {0 0 0};
T_9.4 ;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/mips_cpu_harvard_tb.v";
    "rtl/mips_cpu/mips_cpu_dMemory.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/mips_cpu_ALU.v";
    "rtl/mips_cpu/mips_cpu_regs.v";
    "rtl/mips_cpu/mips_cpu_iMemory.v";
