Warning (10268): Verilog HDL information at RegisterFile.sv(12): always construct contains both blocking and non-blocking assignments File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/RegisterFile.sv Line: 12
Info (10281): Verilog HDL Declaration information at plus_n.sv(1): object "N" differs only in case from object "n" in the same scope File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/plus_n.sv Line: 1
Info (10281): Verilog HDL Declaration information at cpu.sv(15): object "extImmE" differs only in case from object "ExtImmE" in the same scope File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv Line: 15
Info (10281): Verilog HDL Declaration information at cpu.sv(15): object "aluResultW" differs only in case from object "ALUResultW" in the same scope File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv Line: 15
Warning (10268): Verilog HDL information at adder_alu.sv(11): always construct contains both blocking and non-blocking assignments File: C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/adder_alu.sv Line: 11
