// Seed: 1718099203
module module_0 (
    output id_0,
    input  id_1,
    input  id_2
);
  logic id_3;
  type_10(
      1, 1
  );
  logic id_4;
  assign id_3 = id_3;
  logic id_5;
  always @(posedge 1'b0, 1) begin
    id_0 = 1;
  end
  assign id_4 = id_5;
  assign id_3 = 1'b0;
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9 = 1 ? 1 : id_8;
  initial begin
    SystemTFIdentifier(1'b0 / id_4);
  end
endmodule
