\hypertarget{struct_d_f_s_d_m___channel___type_def}{}\doxysection{D\+F\+S\+D\+M\+\_\+\+Channel\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_f_s_d_m___channel___type_def}\index{DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}}


D\+F\+S\+DM channel configuration registers.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_a6474939794d707eb2461f6c4676cfba0}{C\+H\+C\+F\+G\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_a8f9a4670481941148f0a423a049d9e08}{C\+H\+C\+F\+G\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_a50fec5775dbe9eb22dd1296c34606bde}{C\+H\+A\+W\+S\+C\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_a740efbe39d3bc5571d73e5e0ecfde121}{C\+H\+W\+D\+A\+T\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_a0f161db4fcf5ef2d473ad06677711e65}{C\+H\+D\+A\+T\+I\+NR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
D\+F\+S\+DM channel configuration registers. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_f_s_d_m___channel___type_def_a50fec5775dbe9eb22dd1296c34606bde}\label{struct_d_f_s_d_m___channel___type_def_a50fec5775dbe9eb22dd1296c34606bde}} 
\index{DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}!CHAWSCDR@{CHAWSCDR}}
\index{CHAWSCDR@{CHAWSCDR}!DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHAWSCDR}{CHAWSCDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+H\+A\+W\+S\+C\+DR}

D\+F\+S\+DM channel analog watchdog and short circuit detector register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_d_f_s_d_m___channel___type_def_a6474939794d707eb2461f6c4676cfba0}\label{struct_d_f_s_d_m___channel___type_def_a6474939794d707eb2461f6c4676cfba0}} 
\index{DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}!CHCFGR1@{CHCFGR1}}
\index{CHCFGR1@{CHCFGR1}!DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHCFGR1}{CHCFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+H\+C\+F\+G\+R1}

D\+F\+S\+DM channel configuration register1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_d_f_s_d_m___channel___type_def_a8f9a4670481941148f0a423a049d9e08}\label{struct_d_f_s_d_m___channel___type_def_a8f9a4670481941148f0a423a049d9e08}} 
\index{DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}!CHCFGR2@{CHCFGR2}}
\index{CHCFGR2@{CHCFGR2}!DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHCFGR2}{CHCFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+H\+C\+F\+G\+R2}

D\+F\+S\+DM channel configuration register2, Address offset\+: 0x04 \mbox{\Hypertarget{struct_d_f_s_d_m___channel___type_def_a0f161db4fcf5ef2d473ad06677711e65}\label{struct_d_f_s_d_m___channel___type_def_a0f161db4fcf5ef2d473ad06677711e65}} 
\index{DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}!CHDATINR@{CHDATINR}}
\index{CHDATINR@{CHDATINR}!DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHDATINR}{CHDATINR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+H\+D\+A\+T\+I\+NR}

D\+F\+S\+DM channel data input register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_d_f_s_d_m___channel___type_def_a740efbe39d3bc5571d73e5e0ecfde121}\label{struct_d_f_s_d_m___channel___type_def_a740efbe39d3bc5571d73e5e0ecfde121}} 
\index{DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}!CHWDATAR@{CHWDATAR}}
\index{CHWDATAR@{CHWDATAR}!DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHWDATAR}{CHWDATAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+H\+W\+D\+A\+T\+AR}

D\+F\+S\+DM channel watchdog filter data register, Address offset\+: 0x0C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
