

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
================================================================
* Date:           Fri Mar 17 13:50:41 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7189|     7189|  71.890 us|  71.890 us|  7189|  7189|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH  |     7187|     7187|        13|          1|          1|  7176|       yes|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.27>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 19 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten42 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%select_ln24_3_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %select_ln24_3"   --->   Operation 21 'read' 'select_ln24_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_mid130_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_mid130"   --->   Operation 22 'read' 'p_mid130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_feature_map"   --->   Operation 23 'read' 'input_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_mid2258_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_mid2258"   --->   Operation 24 'read' 'p_mid2258_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%select_ln24_3_cast = zext i11 %select_ln24_3_read"   --->   Operation 25 'zext' 'select_ln24_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 1, void @empty_16, void @empty_17, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten42"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %c"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten42_load = load i13 %indvar_flatten42" [utils.cpp:33]   --->   Operation 33 'load' 'indvar_flatten42_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.09ns)   --->   "%icmp_ln33 = icmp_eq  i13 %indvar_flatten42_load, i13 7176" [utils.cpp:33]   --->   Operation 34 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.67ns)   --->   "%add_ln33_2 = add i13 %indvar_flatten42_load, i13 1" [utils.cpp:33]   --->   Operation 35 'add' 'add_ln33_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc37.i, void %for.inc.loopexit.exitStub" [utils.cpp:33]   --->   Operation 36 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i12 %indvar_flatten" [utils.cpp:36]   --->   Operation 37 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.99ns)   --->   "%icmp_ln36 = icmp_eq  i12 %indvar_flatten_load_1, i12 2392" [utils.cpp:36]   --->   Operation 38 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [utils.cpp:36]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.54ns)   --->   "%add_ln36_1 = add i12 %indvar_flatten_load, i12 1" [utils.cpp:36]   --->   Operation 40 'add' 'add_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.69ns)   --->   "%select_ln36_4 = select i1 %icmp_ln36, i12 1, i12 %add_ln36_1" [utils.cpp:36]   --->   Operation 41 'select' 'select_ln36_4' <Predicate = (!icmp_ln33)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln39 = store i13 %add_ln33_2, i13 %indvar_flatten42" [utils.cpp:39]   --->   Operation 42 'store' 'store_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln39 = store i12 %select_ln36_4, i12 %indvar_flatten" [utils.cpp:39]   --->   Operation 43 'store' 'store_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_3 = load i6 %i" [utils.cpp:36]   --->   Operation 44 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [utils.cpp:39]   --->   Operation 45 'load' 'j_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [utils.cpp:33]   --->   Operation 46 'load' 'c_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.56ns)   --->   "%add_ln33 = add i2 %c_load, i2 1" [utils.cpp:33]   --->   Operation 47 'add' 'add_ln33' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.18ns)   --->   "%select_ln33 = select i1 %icmp_ln36, i6 0, i6 %i_3" [utils.cpp:33]   --->   Operation 48 'select' 'select_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.99ns)   --->   "%select_ln33_1 = select i1 %icmp_ln36, i2 %add_ln33, i2 %c_load" [utils.cpp:33]   --->   Operation 49 'select' 'select_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln33)   --->   "%xor_ln33 = xor i1 %icmp_ln36, i1 1" [utils.cpp:33]   --->   Operation 50 'xor' 'xor_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.42ns)   --->   "%icmp_ln39 = icmp_eq  i6 %j_load, i6 46" [utils.cpp:39]   --->   Operation 51 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln33 = and i1 %icmp_ln39, i1 %xor_ln33" [utils.cpp:33]   --->   Operation 52 'and' 'and_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.82ns)   --->   "%add_ln36 = add i6 %select_ln33, i6 1" [utils.cpp:36]   --->   Operation 53 'add' 'add_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln36)   --->   "%or_ln36 = or i1 %and_ln33, i1 %icmp_ln36" [utils.cpp:36]   --->   Operation 54 'or' 'or_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln36 = select i1 %or_ln36, i6 0, i6 %j_load" [utils.cpp:36]   --->   Operation 55 'select' 'select_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.18ns)   --->   "%select_ln36_1 = select i1 %and_ln33, i6 %add_ln36, i6 %select_ln33" [utils.cpp:36]   --->   Operation 56 'select' 'select_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %select_ln36" [utils.cpp:48]   --->   Operation 57 'zext' 'zext_ln48' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.82ns)   --->   "%add_ln50_1 = add i7 %zext_ln48, i7 125" [utils.cpp:50]   --->   Operation 58 'add' 'add_ln50_1' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln39 = add i6 %select_ln36, i6 1" [utils.cpp:39]   --->   Operation 59 'add' 'add_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln39 = store i2 %select_ln33_1, i2 %c" [utils.cpp:39]   --->   Operation 60 'store' 'store_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln39 = store i6 %select_ln36_1, i6 %i" [utils.cpp:39]   --->   Operation 61 'store' 'store_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln39 = store i6 %add_ln39, i6 %j" [utils.cpp:39]   --->   Operation 62 'store' 'store_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %i_3" [utils.cpp:36]   --->   Operation 64 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.63ns)   --->   "%empty = add i11 %p_mid2258_read, i11 %zext_ln36" [utils.cpp:36]   --->   Operation 65 'add' 'empty' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.88ns)   --->   "%empty_35 = icmp_ugt  i11 %empty, i11 735" [utils.cpp:36]   --->   Operation 66 'icmp' 'empty_35' <Predicate = (!icmp_ln36 & !and_ln33)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i2 %select_ln33_1" [utils.cpp:33]   --->   Operation 68 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (6.32ns)   --->   "%mul_ln33 = mul i23 %zext_ln33_1, i23 1884160" [utils.cpp:33]   --->   Operation 69 'mul' 'mul_ln33' <Predicate = (!icmp_ln33)> <Delay = 6.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln50)   --->   "%select_ln33_2 = select i1 %icmp_ln36, i1 %p_mid130_read, i1 %empty_35" [utils.cpp:33]   --->   Operation 70 'select' 'select_ln33_2' <Predicate = (!icmp_ln33 & !and_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_3)   --->   "%select_ln33_3 = select i1 %icmp_ln36, i11 %p_mid2258_read, i11 %empty" [utils.cpp:33]   --->   Operation 71 'select' 'select_ln33_3' <Predicate = (!icmp_ln33 & !and_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i6 %add_ln36" [utils.cpp:36]   --->   Operation 72 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.63ns)   --->   "%p_mid1 = add i11 %p_mid2258_read, i11 %zext_ln36_2" [utils.cpp:36]   --->   Operation 73 'add' 'p_mid1' <Predicate = (!icmp_ln33)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.88ns)   --->   "%p_mid17 = icmp_ugt  i11 %p_mid1, i11 735" [utils.cpp:36]   --->   Operation 74 'icmp' 'p_mid17' <Predicate = (!icmp_ln33 & and_ln33)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln50)   --->   "%select_ln36_2 = select i1 %and_ln33, i1 %p_mid17, i1 %select_ln33_2" [utils.cpp:36]   --->   Operation 75 'select' 'select_ln36_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln36_3 = select i1 %and_ln33, i11 %p_mid1, i11 %select_ln33_3" [utils.cpp:36]   --->   Operation 76 'select' 'select_ln36_3' <Predicate = (!icmp_ln33)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln53_1_mid2_v = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %select_ln36_3, i11 0" [utils.cpp:36]   --->   Operation 77 'bitconcatenate' 'sext_ln53_1_mid2_v' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i22 %sext_ln53_1_mid2_v" [utils.cpp:36]   --->   Operation 78 'sext' 'sext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln39_mid2_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i11.i9, i11 %select_ln36_3, i9 0" [utils.cpp:36]   --->   Operation 79 'bitconcatenate' 'sext_ln39_mid2_v' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln39_mid2_v_cast = sext i20 %sext_ln39_mid2_v" [utils.cpp:36]   --->   Operation 80 'sext' 'sext_ln39_mid2_v_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i7 %add_ln50_1" [utils.cpp:50]   --->   Operation 81 'sext' 'sext_ln50' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.63ns)   --->   "%add_ln50 = add i12 %sext_ln50, i12 %select_ln24_3_cast" [utils.cpp:50]   --->   Operation 82 'add' 'add_ln50' <Predicate = (!icmp_ln33)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.99ns)   --->   "%icmp_ln50 = icmp_ugt  i12 %add_ln50, i12 1279" [utils.cpp:50]   --->   Operation 83 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln33)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln50 = or i1 %icmp_ln50, i1 %select_ln36_2" [utils.cpp:50]   --->   Operation 84 'or' 'or_ln50' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln50 = br i1 %or_ln50, void %if.else.i, void %for.inc.i" [utils.cpp:50]   --->   Operation 85 'br' 'br_ln50' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln50, i1 0" [utils.cpp:53]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i13 %tmp_s" [utils.cpp:53]   --->   Operation 87 'zext' 'zext_ln53' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53 = add i23 %sext_ln36, i23 %zext_ln53" [utils.cpp:53]   --->   Operation 88 'add' 'add_ln53' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln53_1 = add i23 %add_ln53, i23 %sext_ln39_mid2_v_cast" [utils.cpp:53]   --->   Operation 89 'add' 'add_ln53_1' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 4.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.04>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i23 %mul_ln33" [utils.cpp:33]   --->   Operation 90 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (3.52ns)   --->   "%add_ln33_1 = add i64 %zext_ln33_2, i64 %input_feature_map_read" [utils.cpp:33]   --->   Operation 91 'add' 'add_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i23 %add_ln53_1" [utils.cpp:53]   --->   Operation 92 'sext' 'sext_ln53_1' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (3.52ns)   --->   "%add_ln53_2 = add i64 %sext_ln53_1, i64 %add_ln33_1" [utils.cpp:53]   --->   Operation 93 'add' 'add_ln53_2' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln53_2, i32 1, i32 63" [utils.cpp:53]   --->   Operation 94 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i63 %trunc_ln1" [utils.cpp:53]   --->   Operation 95 'sext' 'sext_ln53' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln53" [utils.cpp:53]   --->   Operation 96 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 97 [7/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:53]   --->   Operation 97 'readreq' 'fm_load_req' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 98 [6/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:53]   --->   Operation 98 'readreq' 'fm_load_req' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 99 [5/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:53]   --->   Operation 99 'readreq' 'fm_load_req' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 100 [4/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:53]   --->   Operation 100 'readreq' 'fm_load_req' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 101 [3/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:53]   --->   Operation 101 'readreq' 'fm_load_req' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %select_ln33_1" [utils.cpp:51]   --->   Operation 102 'zext' 'zext_ln51' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (3.74ns)   --->   "%mul_ln51 = mul i8 %zext_ln51, i8 52" [utils.cpp:51]   --->   Operation 103 'mul' 'mul_ln51' <Predicate = (!icmp_ln33)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i6 %select_ln36_1" [utils.cpp:51]   --->   Operation 104 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (1.65ns) (grouped into DSP with root node add_ln51_1)   --->   "%add_ln51 = add i8 %mul_ln51, i8 %zext_ln51_1" [utils.cpp:51]   --->   Operation 105 'add' 'add_ln51' <Predicate = (!icmp_ln33)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 106 [1/1] (0.00ns) (grouped into DSP with root node add_ln51_1)   --->   "%zext_ln36_1 = zext i8 %add_ln51" [utils.cpp:36]   --->   Operation 106 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 107 [3/3] (1.05ns) (grouped into DSP with root node add_ln51_1)   --->   "%mul_ln36 = mul i13 %zext_ln36_1, i13 46" [utils.cpp:36]   --->   Operation 107 'mul' 'mul_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 108 [2/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:53]   --->   Operation 108 'readreq' 'fm_load_req' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 109 [2/3] (1.05ns) (grouped into DSP with root node add_ln51_1)   --->   "%mul_ln36 = mul i13 %zext_ln36_1, i13 46" [utils.cpp:36]   --->   Operation 109 'mul' 'mul_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 110 [1/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1" [utils.cpp:53]   --->   Operation 110 'readreq' 'fm_load_req' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node add_ln51_1)   --->   "%mul_ln36 = mul i13 %zext_ln36_1, i13 46" [utils.cpp:36]   --->   Operation 111 'mul' 'mul_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i6 %select_ln36" [utils.cpp:51]   --->   Operation 112 'zext' 'zext_ln51_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 113 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln51_1 = add i13 %mul_ln36, i13 %zext_ln51_2" [utils.cpp:51]   --->   Operation 113 'add' 'add_ln51_1' <Predicate = (!icmp_ln33)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 114 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:53]   --->   Operation 114 'read' 'fm_addr_read' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.35>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 115 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7176, i64 7176, i64 7176"   --->   Operation 116 'speclooptripcount' 'empty_36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 117 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 118 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 119 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 120 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln51_1 = add i13 %mul_ln36, i13 %zext_ln51_2" [utils.cpp:51]   --->   Operation 120 'add' 'add_ln51_1' <Predicate = (!icmp_ln33)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i13 %add_ln51_1" [utils.cpp:51]   --->   Operation 121 'zext' 'zext_ln51_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln51_3" [utils.cpp:51]   --->   Operation 122 'getelementptr' 'conv_in_buf_V_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [utils.cpp:39]   --->   Operation 123 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 1.58>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%storemerge5 = phi i16 %fm_addr_read, void %if.else.i, i16 0, void %for.inc37.i" [utils.cpp:53]   --->   Operation 125 'phi' 'storemerge5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln51 = store i16 %storemerge5, i13 %conv_in_buf_V_addr" [utils.cpp:51]   --->   Operation 126 'store' 'store_ln51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body9.i" [utils.cpp:39]   --->   Operation 127 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.28ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [9]  (0 ns)
	'load' operation ('indvar_flatten_load_1', utils.cpp:36) on local variable 'indvar_flatten' [37]  (0 ns)
	'icmp' operation ('icmp_ln36', utils.cpp:36) [42]  (1.99 ns)
	'select' operation ('select_ln36_4', utils.cpp:36) [107]  (0.697 ns)
	'store' operation ('store_ln39', utils.cpp:39) of variable 'select_ln36_4', utils.cpp:36 on local variable 'indvar_flatten' [110]  (1.59 ns)

 <State 2>: 7.01ns
The critical path consists of the following:
	'load' operation ('j_load', utils.cpp:39) on local variable 'j' [36]  (0 ns)
	'icmp' operation ('icmp_ln39', utils.cpp:39) [55]  (1.43 ns)
	'and' operation ('and_ln33', utils.cpp:33) [56]  (0.978 ns)
	'or' operation ('or_ln36', utils.cpp:36) [59]  (0 ns)
	'select' operation ('select_ln36', utils.cpp:36) [60]  (1.19 ns)
	'add' operation ('add_ln39', utils.cpp:39) [105]  (1.83 ns)
	'store' operation ('store_ln39', utils.cpp:39) of variable 'add_ln39', utils.cpp:39 on local variable 'j' [112]  (1.59 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'add' operation ('empty', utils.cpp:36) [29]  (1.64 ns)
	'select' operation ('select_ln33_3', utils.cpp:33) [52]  (0 ns)
	'select' operation ('select_ln36_3', utils.cpp:36) [70]  (0.692 ns)
	'add' operation ('add_ln53', utils.cpp:53) [91]  (0 ns)
	'add' operation ('add_ln53_1', utils.cpp:53) [92]  (4.11 ns)

 <State 4>: 7.04ns
The critical path consists of the following:
	'add' operation ('add_ln33_1', utils.cpp:33) [50]  (3.52 ns)
	'add' operation ('add_ln53_2', utils.cpp:53) [94]  (3.52 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:53) on port 'fm' (utils.cpp:53) [98]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:53) on port 'fm' (utils.cpp:53) [98]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:53) on port 'fm' (utils.cpp:53) [98]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:53) on port 'fm' (utils.cpp:53) [98]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:53) on port 'fm' (utils.cpp:53) [98]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:53) on port 'fm' (utils.cpp:53) [98]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_load_req', utils.cpp:53) on port 'fm' (utils.cpp:53) [98]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('fm_addr_read', utils.cpp:53) on port 'fm' (utils.cpp:53) [99]  (7.3 ns)

 <State 13>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[77] ('add_ln51_1', utils.cpp:51) [77]  (2.1 ns)
	'getelementptr' operation ('conv_in_buf_V_addr', utils.cpp:51) [79]  (0 ns)
	'store' operation ('store_ln51', utils.cpp:51) of variable 'storemerge5', utils.cpp:53 on array 'conv_in_buf_V' [104]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
