digraph "CFG for '_Z9imageBlurPfS_ii' function" {
	label="CFG for '_Z9imageBlurPfS_ii' function";

	Node0x59d6a10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = add i32 %12, %5\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !5, !invariant.load !6\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = add i32 %20, %14\l  %22 = icmp sgt i32 %21, %3\l  br i1 %22, label %72, label %23\l|{<s0>T|<s1>F}}"];
	Node0x59d6a10:s0 -> Node0x59da380;
	Node0x59d6a10:s1 -> Node0x59da410;
	Node0x59da410 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%23:\l23:                                               \l  %24 = icmp sle i32 %13, %2\l  %25 = icmp sgt i32 %21, 0\l  %26 = select i1 %24, i1 %25, i1 false\l  %27 = icmp sgt i32 %13, 0\l  %28 = and i1 %27, %26\l  br i1 %28, label %29, label %72\l|{<s0>T|<s1>F}}"];
	Node0x59da410:s0 -> Node0x59da870;
	Node0x59da410:s1 -> Node0x59da380;
	Node0x59da870 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%29:\l29:                                               \l  %30 = shl i32 %21, 8\l  %31 = add i32 %30, %13\l  %32 = add i32 %31, 256\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %0, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %36 = fptosi float %35 to i32\l  %37 = add nsw i32 %31, -1\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds float, float addrspace(1)* %0, i64 %38\l  %40 = load float, float addrspace(1)* %39, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %41 = fptosi float %40 to i32\l  %42 = sext i32 %31 to i64\l  %43 = getelementptr inbounds float, float addrspace(1)* %0, i64 %42\l  %44 = load float, float addrspace(1)* %43, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %45 = fptosi float %44 to i32\l  %46 = add i32 %31, 1\l  %47 = sext i32 %46 to i64\l  %48 = getelementptr inbounds float, float addrspace(1)* %0, i64 %47\l  %49 = load float, float addrspace(1)* %48, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %50 = fptosi float %49 to i32\l  %51 = add nsw i32 %31, -256\l  %52 = sext i32 %51 to i64\l  %53 = getelementptr inbounds float, float addrspace(1)* %0, i64 %52\l  %54 = load float, float addrspace(1)* %53, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %55 = fptosi float %54 to i32\l  %56 = sitofp i32 %36 to double\l  %57 = fmul contract double %56, 2.000000e-01\l  %58 = sitofp i32 %41 to double\l  %59 = fmul contract double %58, 2.000000e-01\l  %60 = fadd contract double %57, %59\l  %61 = sitofp i32 %45 to double\l  %62 = fmul contract double %61, 2.000000e-01\l  %63 = fadd contract double %60, %62\l  %64 = sitofp i32 %50 to double\l  %65 = fmul contract double %64, 2.000000e-01\l  %66 = fadd contract double %63, %65\l  %67 = sitofp i32 %55 to double\l  %68 = fmul contract double %67, 2.000000e-01\l  %69 = fadd contract double %66, %68\l  %70 = fptrunc double %69 to float\l  %71 = getelementptr inbounds float, float addrspace(1)* %1, i64 %42\l  store float %70, float addrspace(1)* %71, align 4, !tbaa !7\l  br label %72\l}"];
	Node0x59da870 -> Node0x59da380;
	Node0x59da380 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%72:\l72:                                               \l  ret void\l}"];
}
