"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/axi_pcie3_v3_0_7
"C:\Program Files\ModelSim\win64/vmap" axi_pcie3_v3_0_7 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/axi_pcie3_v3_0_7
"C:\Program Files\ModelSim\win64/vlog"  -64 +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -work axi_pcie3_v3_0_7 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/axi_pcie3_v3_0_7/.cxl.verilog.axi_pcie3_v3_0_7.axi_pcie3_v3_0_7.nt64.cmf
