Analysis & Synthesis report for de0_nano
Wed Aug  5 19:28:45 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state
 11. State Machine - |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state
 12. State Machine - |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state
 13. State Machine - |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state
 14. State Machine - |orpsoc_top|uart_top:uart16550_0|uart_wb:wb_interface|wbstate
 15. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state
 16. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state
 17. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state
 18. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state
 19. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state
 20. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state
 21. State Machine - |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state
 22. State Machine - |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state
 23. State Machine - |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wr_fsm_state
 24. State Machine - |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state
 25. State Machine - |orpsoc_top|adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state
 26. State Machine - |orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state
 27. State Machine - |orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg
 28. State Machine - |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state
 29. State Machine - |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|state
 30. Registers Removed During Synthesis
 31. Removed Registers Triggering Further Register Optimizations
 32. General Register Statistics
 33. Inverted Register Statistics
 34. Registers Added for RAM Pass-Through Logic
 35. Registers Packed Into Inferred Megafunctions
 36. Multiplexer Restructuring Statistics (Restructuring Performed)
 37. Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated
 38. Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated
 39. Source assignments for or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_bsd1:auto_generated
 40. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated
 41. Source assignments for or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated
 42. Source assignments for or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated
 43. Source assignments for or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated
 44. Source assignments for or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_7sd1:auto_generated
 45. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v1e1:auto_generated
 46. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v1e1:auto_generated
 47. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v1e1:auto_generated
 48. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v1e1:auto_generated
 49. Source assignments for or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated
 50. Source assignments for or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated
 51. Source assignments for or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated
 52. Source assignments for uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated
 53. Source assignments for uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated
 54. Source assignments for wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_hf71:auto_generated
 55. Parameter Settings for User Entity Instance: Top-level Entity: |orpsoc_top
 56. Parameter Settings for User Entity Instance: clkgen:clkgen0|pll:pll0|altpll:altpll_component
 57. Parameter Settings for User Entity Instance: wb_intercon_dbg:wb_intercon_dbg0|wb_mux:wb_mux_or1k_d
 58. Parameter Settings for User Entity Instance: wb_intercon_dbg:wb_intercon_dbg0|wb_mux:wb_mux_dbg
 59. Parameter Settings for User Entity Instance: wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus
 60. Parameter Settings for User Entity Instance: wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus|arbiter:arbiter0
 61. Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_mux:wb_mux_or1k_i
 62. Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_mux:wb_mux_dbus
 63. Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_uart0
 64. Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_gpio0
 65. Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_gpio1
 66. Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_i2c0
 67. Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_i2c1
 68. Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_spi0
 69. Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_spi1
 70. Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_spi2
 71. Parameter Settings for User Entity Instance: altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component
 72. Parameter Settings for User Entity Instance: or1200_top:or1200_top0
 73. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_wb_biu:iwb_biu
 74. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_wb_biu:dwb_biu
 75. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top
 76. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb
 77. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram
 78. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram
 79. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top
 80. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram
 81. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0
 82. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag
 83. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0
 84. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu
 85. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc
 86. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf
 87. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a
 88. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b
 89. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes
 90. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu
 91. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu
 92. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac
 93. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs
 94. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu
 95. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg
 96. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem
 97. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux
 98. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top
 99. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb
100. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram
101. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram
102. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top
103. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram
104. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram
105. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag
106. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0
107. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top
108. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_sb:or1200_sb
109. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_du:or1200_du
110. Parameter Settings for User Entity Instance: wb_bootrom:bootrom
111. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0
112. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl
113. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter
114. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port
115. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram
116. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
117. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
118. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo
119. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port
120. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram
121. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
122. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
123. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo
124. Parameter Settings for User Entity Instance: uart_top:uart16550_0
125. Parameter Settings for User Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter
126. Parameter Settings for User Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx
127. Parameter Settings for User Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo
128. Parameter Settings for User Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops
129. Parameter Settings for User Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver
130. Parameter Settings for User Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx
131. Parameter Settings for User Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo
132. Parameter Settings for User Entity Instance: i2c_master_top:i2c0
133. Parameter Settings for User Entity Instance: i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller
134. Parameter Settings for User Entity Instance: i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
135. Parameter Settings for User Entity Instance: i2c_master_top:i2c1
136. Parameter Settings for User Entity Instance: i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller
137. Parameter Settings for User Entity Instance: i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller
138. Parameter Settings for User Entity Instance: simple_spi:spi0
139. Parameter Settings for User Entity Instance: simple_spi:spi0|fifo4:rfifo
140. Parameter Settings for User Entity Instance: simple_spi:spi0|fifo4:wfifo
141. Parameter Settings for User Entity Instance: simple_spi:spi1
142. Parameter Settings for User Entity Instance: simple_spi:spi1|fifo4:rfifo
143. Parameter Settings for User Entity Instance: simple_spi:spi1|fifo4:wfifo
144. Parameter Settings for User Entity Instance: simple_spi:spi2
145. Parameter Settings for User Entity Instance: simple_spi:spi2|fifo4:rfifo
146. Parameter Settings for User Entity Instance: simple_spi:spi2|fifo4:wfifo
147. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0
148. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0
149. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0
150. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0
151. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0
152. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0
153. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0
154. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0
155. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0
156. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0
157. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0
158. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0
159. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0
160. Parameter Settings for Inferred Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0
161. Parameter Settings for Inferred Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0
162. Parameter Settings for Inferred Entity Instance: wb_bootrom:bootrom|altsyncram:mem_rtl_0
163. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|lpm_add_sub:Add0
164. altpll Parameter Settings by Entity Instance
165. altsyncram Parameter Settings by Entity Instance
166. Port Connectivity Checks: "gpio:gpio1"
167. Port Connectivity Checks: "simple_spi:spi2"
168. Port Connectivity Checks: "uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver"
169. Port Connectivity Checks: "uart_top:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops"
170. Port Connectivity Checks: "uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"
171. Port Connectivity Checks: "uart_top:uart16550_0|uart_wb:wb_interface"
172. Port Connectivity Checks: "uart_top:uart16550_0"
173. Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"
174. Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram"
175. Port Connectivity Checks: "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo"
176. Port Connectivity Checks: "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:ack_sff"
177. Port Connectivity Checks: "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff"
178. Port Connectivity Checks: "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff"
179. Port Connectivity Checks: "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:wen_sff"
180. Port Connectivity Checks: "adbg_top:dbg_if0"
181. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"
182. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"
183. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu"
184. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top"
185. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"
186. Port Connectivity Checks: "or1200_top:or1200_top0"
187. Port Connectivity Checks: "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component"
188. Port Connectivity Checks: "altera_virtual_jtag:jtag_tap0"
189. Port Connectivity Checks: "wb_intercon:wb_intercon0"
190. Port Connectivity Checks: "wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus|arbiter:arbiter0"
191. Port Connectivity Checks: "wb_intercon_dbg:wb_intercon_dbg0"
192. Port Connectivity Checks: "clkgen:clkgen0|pll:pll0"
193. Port Connectivity Checks: "clkgen:clkgen0"
194. Virtual JTAG Settings
195. Post-Synthesis Netlist Statistics for Top Partition
196. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
197. Elapsed Time Per Partition
198. Analysis & Synthesis Messages
199. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug  5 19:28:44 2015      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; de0_nano                                   ;
; Top-level Entity Name              ; orpsoc_top                                 ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 11,190                                     ;
;     Total combinational functions  ; 9,246                                      ;
;     Dedicated logic registers      ; 4,891                                      ;
; Total registers                    ; 4891                                       ;
; Total pins                         ; 73                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 92,032                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; orpsoc_top         ; de0_nano           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                            ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                            ; Library     ;
+-----------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v          ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v                ;             ;
; ../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v       ;             ;
; ../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v         ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v               ;             ;
; ../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v     ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v           ;             ;
; ../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v             ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v                   ;             ;
; ../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v           ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v                 ;             ;
; ../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v      ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v            ;             ;
; ../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v             ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v                   ;             ;
; ../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v             ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v                   ;             ;
; ../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v        ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v              ;             ;
; ../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_defines.v    ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_defines.v          ;             ;
; ../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v              ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v                    ;             ;
; ../src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v       ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v             ;             ;
; ../src/altera_virtual_jtag/altera_virtual_jtag.v                            ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/altera_virtual_jtag/altera_virtual_jtag.v                                  ;             ;
; ../src/gpio/gpio.v                                                          ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/gpio/gpio.v                                                                ;             ;
; ../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v                                ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v                                      ;             ;
; ../src/i2c/rtl/verilog/i2c_master_byte_ctrl.v                               ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_byte_ctrl.v                                     ;             ;
; ../src/i2c/rtl/verilog/i2c_master_top.v                                     ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_top.v                                           ;             ;
; ../src/or1200/rtl/verilog/or1200_alu.v                                      ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_alu.v                                            ;             ;
; ../src/or1200/rtl/verilog/or1200_cfgr.v                                     ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cfgr.v                                           ;             ;
; ../src/or1200/rtl/verilog/or1200_cpu.v                                      ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v                                            ;             ;
; ../src/or1200/rtl/verilog/or1200_ctrl.v                                     ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ctrl.v                                           ;             ;
; ../src/or1200/rtl/verilog/or1200_dc_fsm.v                                   ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_fsm.v                                         ;             ;
; ../src/or1200/rtl/verilog/or1200_dc_ram.v                                   ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_ram.v                                         ;             ;
; ../src/or1200/rtl/verilog/or1200_dc_tag.v                                   ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_tag.v                                         ;             ;
; ../src/or1200/rtl/verilog/or1200_dc_top.v                                   ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_top.v                                         ;             ;
; ../src/or1200/rtl/verilog/or1200_dmmu_tlb.v                                 ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dmmu_tlb.v                                       ;             ;
; ../src/or1200/rtl/verilog/or1200_dmmu_top.v                                 ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dmmu_top.v                                       ;             ;
; ../src/or1200/rtl/verilog/or1200_dpram.v                                    ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dpram.v                                          ;             ;
; ../src/or1200/rtl/verilog/or1200_du.v                                       ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_du.v                                             ;             ;
; ../src/or1200/rtl/verilog/or1200_except.v                                   ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_except.v                                         ;             ;
; ../src/or1200/rtl/verilog/or1200_fpu.v                                      ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu.v                                            ;             ;
; ../src/or1200/rtl/verilog/or1200_freeze.v                                   ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_freeze.v                                         ;             ;
; ../src/or1200/rtl/verilog/or1200_genpc.v                                    ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_genpc.v                                          ;             ;
; ../src/or1200/rtl/verilog/or1200_ic_fsm.v                                   ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_fsm.v                                         ;             ;
; ../src/or1200/rtl/verilog/or1200_ic_ram.v                                   ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_ram.v                                         ;             ;
; ../src/or1200/rtl/verilog/or1200_ic_tag.v                                   ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_tag.v                                         ;             ;
; ../src/or1200/rtl/verilog/or1200_ic_top.v                                   ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_top.v                                         ;             ;
; ../src/or1200/rtl/verilog/or1200_if.v                                       ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_if.v                                             ;             ;
; ../src/or1200/rtl/verilog/or1200_immu_tlb.v                                 ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_immu_tlb.v                                       ;             ;
; ../src/or1200/rtl/verilog/or1200_immu_top.v                                 ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_immu_top.v                                       ;             ;
; ../src/or1200/rtl/verilog/or1200_lsu.v                                      ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_lsu.v                                            ;             ;
; ../src/or1200/rtl/verilog/or1200_mem2reg.v                                  ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mem2reg.v                                        ;             ;
; ../src/or1200/rtl/verilog/or1200_mult_mac.v                                 ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mult_mac.v                                       ;             ;
; ../src/or1200/rtl/verilog/or1200_operandmuxes.v                             ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_operandmuxes.v                                   ;             ;
; ../src/or1200/rtl/verilog/or1200_pic.v                                      ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_pic.v                                            ;             ;
; ../src/or1200/rtl/verilog/or1200_pm.v                                       ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_pm.v                                             ;             ;
; ../src/or1200/rtl/verilog/or1200_qmem_top.v                                 ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_qmem_top.v                                       ;             ;
; ../src/or1200/rtl/verilog/or1200_reg2mem.v                                  ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_reg2mem.v                                        ;             ;
; ../src/or1200/rtl/verilog/or1200_rf.v                                       ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_rf.v                                             ;             ;
; ../src/or1200/rtl/verilog/or1200_sb.v                                       ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sb.v                                             ;             ;
; ../src/or1200/rtl/verilog/or1200_spram_32_bw.v                              ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_32_bw.v                                    ;             ;
; ../src/or1200/rtl/verilog/or1200_spram.v                                    ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram.v                                          ;             ;
; ../src/or1200/rtl/verilog/or1200_sprs.v                                     ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sprs.v                                           ;             ;
; ../src/or1200/rtl/verilog/or1200_top.v                                      ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v                                            ;             ;
; ../src/or1200/rtl/verilog/or1200_tt.v                                       ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_tt.v                                             ;             ;
; ../src/or1200/rtl/verilog/or1200_wb_biu.v                                   ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v                                         ;             ;
; ../src/or1200/rtl/verilog/or1200_wbmux.v                                    ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wbmux.v                                          ;             ;
; ../src/or1k_bootloaders-0.9/wb_bootrom.v                                    ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1k_bootloaders-0.9/wb_bootrom.v                                          ;             ;
; ../src/simple_spi/rtl/verilog/fifo4.v                                       ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/fifo4.v                                             ;             ;
; ../src/simple_spi/rtl/verilog/simple_spi_top.v                              ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/simple_spi_top.v                                    ;             ;
; ../src/uart16550-1.5/rtl/verilog/raminfr.v                                  ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/raminfr.v                                        ;             ;
; ../src/uart16550-1.5/rtl/verilog/uart_receiver.v                            ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_receiver.v                                  ;             ;
; ../src/uart16550-1.5/rtl/verilog/uart_regs.v                                ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v                                      ;             ;
; ../src/uart16550-1.5/rtl/verilog/uart_rfifo.v                               ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_rfifo.v                                     ;             ;
; ../src/uart16550-1.5/rtl/verilog/uart_sync_flops.v                          ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_sync_flops.v                                ;             ;
; ../src/uart16550-1.5/rtl/verilog/uart_tfifo.v                               ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_tfifo.v                                     ;             ;
; ../src/uart16550-1.5/rtl/verilog/uart_top.v                                 ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_top.v                                       ;             ;
; ../src/uart16550-1.5/rtl/verilog/uart_transmitter.v                         ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_transmitter.v                               ;             ;
; ../src/uart16550-1.5/rtl/verilog/uart_wb.v                                  ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_wb.v                                        ;             ;
; ../src/verilog-arbiter-r1/src/arbiter.v                                     ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/verilog-arbiter-r1/src/arbiter.v                                           ;             ;
; ../src/wb_intercon-1.0/rtl/verilog/wb_arbiter.v                             ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_arbiter.v                                   ;             ;
; ../src/wb_intercon-1.0/rtl/verilog/wb_data_resize.v                         ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_data_resize.v                               ;             ;
; ../src/wb_intercon-1.0/rtl/verilog/wb_mux.v                                 ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_mux.v                                       ;             ;
; ../src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v                          ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v                                ;             ;
; ../src/wb_sdram_ctrl/rtl/verilog/bufram.v                                   ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/bufram.v                                         ;             ;
; ../src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v                             ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v                                   ;             ;
; ../src/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v                          ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v                                ;             ;
; ../src/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v                               ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v                                     ;             ;
; ../src/wb_sdram_ctrl/rtl/verilog/wb_port.v                                  ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v                                        ;             ;
; ../src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v                            ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v                                  ;             ;
; ../src/de0_nano/rtl/verilog/clkgen.v                                        ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/clkgen.v                                              ;             ;
; ../src/de0_nano/rtl/verilog/orpsoc_top.v                                    ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v                                          ;             ;
; ../src/de0_nano/backend/rtl/verilog/pll.v                                   ; yes             ; User Wizard-Generated File                            ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/backend/rtl/verilog/pll.v                                         ;             ;
; ../src/de0_nano/rtl/verilog/wb_intercon.v                                   ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v                                         ;             ;
; ../src/de0_nano/rtl/verilog/wb_intercon_dbg.v                               ; yes             ; User Verilog HDL File                                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon_dbg.v                                     ;             ;
; or1200_defines.v                                                            ; yes             ; Auto-Found Verilog HDL File                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/include/or1200_defines.v                              ;             ;
; uart_defines.v                                                              ; yes             ; Auto-Found Verilog HDL File                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/include/uart_defines.v                                ;             ;
; adbg_defines.v                                                              ; yes             ; Auto-Found Verilog HDL File                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_defines.v               ;             ;
; adbg_wb_defines.v                                                           ; yes             ; Auto-Found Verilog HDL File                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_defines.v            ;             ;
; mor1kx_utils.vh                                                             ; yes             ; Auto-Found Unspecified File                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_utils.vh                                     ;             ;
; verilog_utils.vh                                                            ; yes             ; Auto-Found Unspecified File                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/verilog_utils/verilog_utils.vh                                             ;             ;
; i2c_master_defines.v                                                        ; yes             ; Auto-Found Verilog HDL File                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_defines.v                                       ;             ;
; orpsoc-defines.v                                                            ; yes             ; Auto-Found Verilog HDL File                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/include/orpsoc-defines.v                              ;             ;
; timescale.v                                                                 ; yes             ; Auto-Found Verilog HDL File                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/include/timescale.v                                   ;             ;
; wb_intercon.vh                                                              ; yes             ; Auto-Found Unspecified File                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.vh                                        ;             ;
; wb_intercon_dbg.vh                                                          ; yes             ; Auto-Found Unspecified File                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon_dbg.vh                                    ;             ;
; altpll.tdf                                                                  ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                                                       ;             ;
; aglobal150.inc                                                              ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                   ;             ;
; stratix_pll.inc                                                             ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                  ;             ;
; stratixii_pll.inc                                                           ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                ;             ;
; cycloneii_pll.inc                                                           ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                ;             ;
; db/pll_altpll.v                                                             ; yes             ; Auto-Generated Megafunction                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/pll_altpll.v                                                    ;             ;
; sld_virtual_jtag.v                                                          ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag.v                                                               ;             ;
; sld_virtual_jtag_basic.v                                                    ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                               ; yes             ; Encrypted Megafunction                                ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                           ; yes             ; Encrypted Megafunction                                ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                ;             ;
; altsyncram.tdf                                                              ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                   ;             ;
; stratix_ram_block.inc                                                       ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                            ;             ;
; lpm_mux.inc                                                                 ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                      ;             ;
; lpm_decode.inc                                                              ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                   ;             ;
; a_rdenreg.inc                                                               ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                    ;             ;
; altrom.inc                                                                  ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                       ;             ;
; altram.inc                                                                  ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                       ;             ;
; altdpram.inc                                                                ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                     ;             ;
; db/altsyncram_ses1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_ses1.tdf                                             ;             ;
; sld_hub.vhd                                                                 ; yes             ; Encrypted Megafunction                                ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                      ; altera_sld  ;
; db/ip/sldbdeafd9f/alt_sld_fab.v                                             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/ip/sldbdeafd9f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v                      ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv               ; yes             ; Auto-Found SystemVerilog HDL File                     ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd          ; yes             ; Encrypted Auto-Found VHDL File                        ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                            ; yes             ; Encrypted Megafunction                                ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                 ;             ;
; sld_rom_sr.vhd                                                              ; yes             ; Encrypted Megafunction                                ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                   ;             ;
; db/altsyncram_bsd1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_bsd1.tdf                                             ;             ;
; db/altsyncram_fvd1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_fvd1.tdf                                             ;             ;
; db/altsyncram_9sd1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_9sd1.tdf                                             ;             ;
; db/altsyncram_7sd1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_7sd1.tdf                                             ;             ;
; db/altsyncram_v1e1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_v1e1.tdf                                             ;             ;
; db/altsyncram_trd1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_trd1.tdf                                             ;             ;
; db/altsyncram_p4e1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_p4e1.tdf                                             ;             ;
; db/altsyncram_u9c1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_u9c1.tdf                                             ;             ;
; db/altsyncram_hf71.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/altsyncram_hf71.tdf                                             ;             ;
; db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif                                ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif                       ;             ;
; lpm_add_sub.tdf                                                             ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                  ;             ;
; addcore.inc                                                                 ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                                                      ;             ;
; look_add.inc                                                                ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                                                     ;             ;
; bypassff.inc                                                                ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                     ;             ;
; altshift.inc                                                                ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                     ;             ;
; alt_stratix_add_sub.inc                                                     ; yes             ; Megafunction                                          ; /home/kyle/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                          ;             ;
; db/add_sub_pvi.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/add_sub_pvi.tdf                                                 ;             ;
+-----------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 11,190                                                                                     ;
;                                             ;                                                                                            ;
; Total combinational functions               ; 9246                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                            ;
;     -- 4 input functions                    ; 5324                                                                                       ;
;     -- 3 input functions                    ; 2398                                                                                       ;
;     -- <=2 input functions                  ; 1524                                                                                       ;
;                                             ;                                                                                            ;
; Logic elements by mode                      ;                                                                                            ;
;     -- normal mode                          ; 8285                                                                                       ;
;     -- arithmetic mode                      ; 961                                                                                        ;
;                                             ;                                                                                            ;
; Total registers                             ; 4891                                                                                       ;
;     -- Dedicated logic registers            ; 4891                                                                                       ;
;     -- I/O registers                        ; 0                                                                                          ;
;                                             ;                                                                                            ;
; I/O pins                                    ; 73                                                                                         ;
; Total memory bits                           ; 92032                                                                                      ;
;                                             ;                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                          ;
;                                             ;                                                                                            ;
; Total PLLs                                  ; 1                                                                                          ;
;     -- PLLs                                 ; 1                                                                                          ;
;                                             ;                                                                                            ;
; Maximum fan-out node                        ; clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4618                                                                                       ;
; Total fan-out                               ; 53065                                                                                      ;
; Average fan-out                             ; 3.62                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |orpsoc_top                                                                                         ; 9246 (2)          ; 4891 (0)     ; 92032       ; 0            ; 0       ; 0         ; 73   ; 0            ; |orpsoc_top                                                                                                                                                                                                                                                                     ; work         ;
;    |adbg_top:dbg_if0|                                                                               ; 691 (54)          ; 669 (55)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0                                                                                                                                                                                                                                                    ; work         ;
;       |adbg_jsp_module:i_dbg_jsp|                                                                   ; 110 (71)          ; 86 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp                                                                                                                                                                                                                          ; work         ;
;          |adbg_jsp_biu:jsp_biu_i|                                                                   ; 39 (7)            ; 52 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i                                                                                                                                                                                                   ; work         ;
;             |bytefifo:rd_fifo|                                                                      ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo                                                                                                                                                                                  ; work         ;
;             |bytefifo:wr_fifo|                                                                      ; 10 (10)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:wr_fifo                                                                                                                                                                                  ; work         ;
;             |syncflop:ren_sff|                                                                      ; 1 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff                                                                                                                                                                                  ; work         ;
;             |syncflop:wen_sff|                                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:wen_sff                                                                                                                                                                                  ; work         ;
;             |syncreg:bytesavail_syncreg|                                                            ; 8 (5)             ; 15 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg                                                                                                                                                                        ; work         ;
;                |syncflop:ack_sff|                                                                   ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:ack_sff                                                                                                                                                       ; work         ;
;                |syncflop:strobe_sff|                                                                ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff                                                                                                                                                    ; work         ;
;             |syncreg:freespace_syncreg|                                                             ; 9 (6)             ; 17 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg                                                                                                                                                                         ; work         ;
;                |syncflop:ack_sff|                                                                   ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:ack_sff                                                                                                                                                        ; work         ;
;                |syncflop:strobe_sff|                                                                ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff                                                                                                                                                     ; work         ;
;       |adbg_or1k_module:i_dbg_cpu_or1k|                                                             ; 218 (167)         ; 246 (98)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k                                                                                                                                                                                                                    ; work         ;
;          |adbg_crc32:or1k_crc_i|                                                                    ; 35 (35)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i                                                                                                                                                                                              ; work         ;
;          |adbg_or1k_biu:or1k_biu_i|                                                                 ; 12 (12)           ; 107 (107)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i                                                                                                                                                                                           ; work         ;
;          |adbg_or1k_status_reg:or1k_statusreg_i|                                                    ; 4 (4)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i                                                                                                                                                                              ; work         ;
;       |adbg_wb_module:i_dbg_wb|                                                                     ; 309 (176)         ; 282 (135)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb                                                                                                                                                                                                                            ; work         ;
;          |adbg_crc32:wb_crc_i|                                                                      ; 35 (35)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i                                                                                                                                                                                                        ; work         ;
;          |adbg_wb_biu:wb_biu_i|                                                                     ; 98 (98)           ; 115 (115)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i                                                                                                                                                                                                       ; work         ;
;    |altera_virtual_jtag:jtag_tap0|                                                                  ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|altera_virtual_jtag:jtag_tap0                                                                                                                                                                                                                                       ; work         ;
;       |sld_virtual_jtag:sld_virtual_jtag_component|                                                 ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component                                                                                                                                                                                           ; work         ;
;          |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                                                        ; work         ;
;    |clkgen:clkgen0|                                                                                 ; 1 (0)             ; 33 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|clkgen:clkgen0                                                                                                                                                                                                                                                      ; work         ;
;       |pll:pll0|                                                                                    ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|clkgen:clkgen0|pll:pll0                                                                                                                                                                                                                                             ; work         ;
;          |altpll:altpll_component|                                                                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|clkgen:clkgen0|pll:pll0|altpll:altpll_component                                                                                                                                                                                                                     ; work         ;
;             |pll_altpll:auto_generated|                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                           ; work         ;
;    |gpio:gpio0|                                                                                     ; 12 (12)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|gpio:gpio0                                                                                                                                                                                                                                                          ; work         ;
;    |gpio:gpio1|                                                                                     ; 11 (11)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|gpio:gpio1                                                                                                                                                                                                                                                          ; work         ;
;    |i2c_master_top:i2c0|                                                                            ; 389 (98)          ; 201 (62)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|i2c_master_top:i2c0                                                                                                                                                                                                                                                 ; work         ;
;       |i2c_master_byte_ctrl:byte_controller|                                                        ; 291 (110)         ; 139 (42)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                            ; work         ;
;          |i2c_master_bit_ctrl:bit_controller|                                                       ; 181 (181)         ; 97 (97)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                         ; work         ;
;    |i2c_master_top:i2c1|                                                                            ; 393 (102)         ; 201 (62)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|i2c_master_top:i2c1                                                                                                                                                                                                                                                 ; work         ;
;       |i2c_master_byte_ctrl:byte_controller|                                                        ; 291 (110)         ; 139 (42)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller                                                                                                                                                                                                            ; work         ;
;          |i2c_master_bit_ctrl:bit_controller|                                                       ; 181 (181)         ; 97 (97)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                                                                                                                                                                         ; work         ;
;    |or1200_top:or1200_top0|                                                                         ; 4476 (0)          ; 1629 (0)     ; 83072       ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0                                                                                                                                                                                                                                              ; work         ;
;       |or1200_cpu:or1200_cpu|                                                                       ; 3484 (4)          ; 818 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu                                                                                                                                                                                                                        ; work         ;
;          |or1200_alu:or1200_alu|                                                                    ; 693 (628)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu                                                                                                                                                                                                  ; work         ;
;             |lpm_add_sub:Add0|                                                                      ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|lpm_add_sub:Add0                                                                                                                                                                                 ; work         ;
;                |add_sub_pvi:auto_generated|                                                         ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|lpm_add_sub:Add0|add_sub_pvi:auto_generated                                                                                                                                                      ; work         ;
;          |or1200_cfgr:or1200_cfgr|                                                                  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cfgr:or1200_cfgr                                                                                                                                                                                                ; work         ;
;          |or1200_ctrl:or1200_ctrl|                                                                  ; 215 (215)         ; 124 (124)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl                                                                                                                                                                                                ; work         ;
;          |or1200_except:or1200_except|                                                              ; 425 (425)         ; 232 (232)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except                                                                                                                                                                                            ; work         ;
;          |or1200_freeze:or1200_freeze|                                                              ; 26 (26)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze                                                                                                                                                                                            ; work         ;
;          |or1200_genpc:or1200_genpc|                                                                ; 248 (248)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc                                                                                                                                                                                              ; work         ;
;          |or1200_if:or1200_if|                                                                      ; 132 (132)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if                                                                                                                                                                                                    ; work         ;
;          |or1200_lsu:or1200_lsu|                                                                    ; 157 (72)          ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu                                                                                                                                                                                                  ; work         ;
;             |or1200_mem2reg:or1200_mem2reg|                                                         ; 63 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg                                                                                                                                                                    ; work         ;
;             |or1200_reg2mem:or1200_reg2mem|                                                         ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem                                                                                                                                                                    ; work         ;
;          |or1200_mult_mac:or1200_mult_mac|                                                          ; 430 (430)         ; 143 (143)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac                                                                                                                                                                                        ; work         ;
;          |or1200_operandmuxes:or1200_operandmuxes|                                                  ; 145 (145)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes                                                                                                                                                                                ; work         ;
;          |or1200_rf:or1200_rf|                                                                      ; 95 (61)           ; 93 (7)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf                                                                                                                                                                                                    ; work         ;
;             |or1200_dpram:rf_a|                                                                     ; 34 (34)           ; 43 (43)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a                                                                                                                                                                                  ; work         ;
;                |altsyncram:mem_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0                                                                                                                                                             ; work         ;
;                   |altsyncram_trd1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated                                                                                                                              ; work         ;
;             |or1200_dpram:rf_b|                                                                     ; 0 (0)             ; 43 (43)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b                                                                                                                                                                                  ; work         ;
;                |altsyncram:mem_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0                                                                                                                                                             ; work         ;
;                   |altsyncram_trd1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated                                                                                                                              ; work         ;
;          |or1200_sprs:or1200_sprs|                                                                  ; 455 (455)         ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs                                                                                                                                                                                                ; work         ;
;          |or1200_wbmux:or1200_wbmux|                                                                ; 448 (448)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux                                                                                                                                                                                              ; work         ;
;       |or1200_dc_top:or1200_dc_top|                                                                 ; 252 (101)         ; 198 (0)      ; 38144       ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top                                                                                                                                                                                                                  ; work         ;
;          |or1200_dc_fsm:or1200_dc_fsm|                                                              ; 86 (86)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm                                                                                                                                                                                      ; work         ;
;          |or1200_dc_ram:or1200_dc_ram|                                                              ; 40 (0)            ; 116 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram                                                                                                                                                                                      ; work         ;
;             |or1200_spram_32_bw:dc_ram|                                                             ; 40 (40)           ; 116 (116)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram                                                                                                                                                            ; work         ;
;                |altsyncram:mem0_rtl_0|                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0                                                                                                                                      ; work         ;
;                   |altsyncram_v1e1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v1e1:auto_generated                                                                                                       ; work         ;
;                |altsyncram:mem1_rtl_0|                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0                                                                                                                                      ; work         ;
;                   |altsyncram_v1e1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v1e1:auto_generated                                                                                                       ; work         ;
;                |altsyncram:mem2_rtl_0|                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0                                                                                                                                      ; work         ;
;                   |altsyncram_v1e1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v1e1:auto_generated                                                                                                       ; work         ;
;                |altsyncram:mem3_rtl_0|                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0                                                                                                                                      ; work         ;
;                   |altsyncram_v1e1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v1e1:auto_generated                                                                                                       ; work         ;
;          |or1200_dc_tag:or1200_dc_tag|                                                              ; 25 (0)            ; 38 (0)       ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag                                                                                                                                                                                      ; work         ;
;             |or1200_spram:dc_tag0|                                                                  ; 25 (25)           ; 38 (38)      ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0                                                                                                                                                                 ; work         ;
;                |altsyncram:mem_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0                                                                                                                                            ; work         ;
;                   |altsyncram_fvd1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated                                                                                                             ; work         ;
;       |or1200_dmmu_top:or1200_dmmu_top|                                                             ; 98 (36)           ; 65 (1)       ; 2432        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top                                                                                                                                                                                                              ; work         ;
;          |or1200_dmmu_tlb:or1200_dmmu_tlb|                                                          ; 62 (18)           ; 64 (0)       ; 2432        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb                                                                                                                                                                              ; work         ;
;             |or1200_spram:dtlb_ram|                                                                 ; 19 (19)           ; 27 (27)      ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram                                                                                                                                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0                                                                                                                                   ; work         ;
;                   |altsyncram_9sd1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated                                                                                                    ; work         ;
;             |or1200_spram:dtlb_tr_ram|                                                              ; 25 (25)           ; 37 (37)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram                                                                                                                                                     ; work         ;
;                |altsyncram:mem_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0                                                                                                                                ; work         ;
;                   |altsyncram_bsd1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_bsd1:auto_generated                                                                                                 ; work         ;
;       |or1200_du:or1200_du|                                                                         ; 78 (78)           ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du                                                                                                                                                                                                                          ; work         ;
;       |or1200_ic_top:or1200_ic_top|                                                                 ; 217 (142)         ; 130 (0)      ; 38144       ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top                                                                                                                                                                                                                  ; work         ;
;          |or1200_ic_fsm:or1200_ic_fsm|                                                              ; 59 (59)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm                                                                                                                                                                                      ; work         ;
;          |or1200_ic_ram:or1200_ic_ram|                                                              ; 7 (0)             ; 53 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram                                                                                                                                                                                      ; work         ;
;             |or1200_spram:ic_ram0|                                                                  ; 7 (7)             ; 53 (53)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0                                                                                                                                                                 ; work         ;
;                |altsyncram:mem_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0                                                                                                                                            ; work         ;
;                   |altsyncram_p4e1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated                                                                                                             ; work         ;
;          |or1200_ic_tag:or1200_ic_tag|                                                              ; 9 (0)             ; 38 (0)       ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag                                                                                                                                                                                      ; work         ;
;             |or1200_spram:ic_tag0|                                                                  ; 9 (9)             ; 38 (38)      ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0                                                                                                                                                                 ; work         ;
;                |altsyncram:mem_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0                                                                                                                                            ; work         ;
;                   |altsyncram_fvd1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 5376        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated                                                                                                             ; work         ;
;       |or1200_immu_top:or1200_immu_top|                                                             ; 202 (157)         ; 138 (76)     ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top                                                                                                                                                                                                              ; work         ;
;          |or1200_immu_tlb:or1200_immu_tlb|                                                          ; 45 (20)           ; 62 (0)       ; 2304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb                                                                                                                                                                              ; work         ;
;             |or1200_spram:itlb_mr_ram|                                                              ; 19 (19)           ; 27 (27)      ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram                                                                                                                                                     ; work         ;
;                |altsyncram:mem_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0                                                                                                                                ; work         ;
;                   |altsyncram_9sd1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated                                                                                                 ; work         ;
;             |or1200_spram:itlb_tr_ram|                                                              ; 6 (6)             ; 35 (35)      ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram                                                                                                                                                     ; work         ;
;                |altsyncram:mem_rtl_0|                                                               ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0                                                                                                                                ; work         ;
;                   |altsyncram_7sd1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_7sd1:auto_generated                                                                                                 ; work         ;
;       |or1200_pic:or1200_pic|                                                                       ; 18 (18)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_pic:or1200_pic                                                                                                                                                                                                                        ; work         ;
;       |or1200_tt:or1200_tt|                                                                         ; 58 (58)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_tt:or1200_tt                                                                                                                                                                                                                          ; work         ;
;       |or1200_wb_biu:dwb_biu|                                                                       ; 36 (36)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:dwb_biu                                                                                                                                                                                                                        ; work         ;
;       |or1200_wb_biu:iwb_biu|                                                                       ; 33 (33)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu                                                                                                                                                                                                                        ; work         ;
;    |simple_spi:spi0|                                                                                ; 167 (106)         ; 132 (58)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|simple_spi:spi0                                                                                                                                                                                                                                                     ; work         ;
;       |fifo4:rfifo|                                                                                 ; 31 (31)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|simple_spi:spi0|fifo4:rfifo                                                                                                                                                                                                                                         ; work         ;
;       |fifo4:wfifo|                                                                                 ; 30 (30)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|simple_spi:spi0|fifo4:wfifo                                                                                                                                                                                                                                         ; work         ;
;    |simple_spi:spi1|                                                                                ; 153 (92)          ; 132 (58)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|simple_spi:spi1                                                                                                                                                                                                                                                     ; work         ;
;       |fifo4:rfifo|                                                                                 ; 31 (31)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|simple_spi:spi1|fifo4:rfifo                                                                                                                                                                                                                                         ; work         ;
;       |fifo4:wfifo|                                                                                 ; 30 (30)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|simple_spi:spi1|fifo4:wfifo                                                                                                                                                                                                                                         ; work         ;
;    |simple_spi:spi2|                                                                                ; 151 (90)          ; 131 (57)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|simple_spi:spi2                                                                                                                                                                                                                                                     ; work         ;
;       |fifo4:rfifo|                                                                                 ; 31 (31)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|simple_spi:spi2|fifo4:rfifo                                                                                                                                                                                                                                         ; work         ;
;       |fifo4:wfifo|                                                                                 ; 30 (30)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|simple_spi:spi2|fifo4:wfifo                                                                                                                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 110 (1)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub                                                                                                                                                                                                                                                    ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 109 (0)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                      ; 109 (1)           ; 78 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                           ; 108 (0)           ; 73 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                       ; 108 (72)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                         ; 18 (18)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                       ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |uart_top:uart16550_0|                                                                           ; 597 (0)           ; 343 (0)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|uart_top:uart16550_0                                                                                                                                                                                                                                                ; work         ;
;       |uart_regs:regs|                                                                              ; 576 (200)         ; 317 (112)    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs                                                                                                                                                                                                                                 ; work         ;
;          |uart_receiver:receiver|                                                                   ; 273 (125)         ; 142 (54)     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver                                                                                                                                                                                                          ; work         ;
;             |uart_rfifo:fifo_rx|                                                                    ; 148 (146)         ; 88 (62)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx                                                                                                                                                                                       ; work         ;
;                |raminfr:rfifo|                                                                      ; 2 (2)             ; 26 (26)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo                                                                                                                                                                         ; work         ;
;                   |altsyncram:ram_rtl_0|                                                            ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0                                                                                                                                                    ; work         ;
;                      |altsyncram_u9c1:auto_generated|                                               ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated                                                                                                                     ; work         ;
;          |uart_sync_flops:i_uart_sync_flops|                                                        ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops                                                                                                                                                                                               ; work         ;
;          |uart_transmitter:transmitter|                                                             ; 102 (56)          ; 61 (22)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter                                                                                                                                                                                                    ; work         ;
;             |uart_tfifo:fifo_tx|                                                                    ; 46 (32)           ; 39 (13)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx                                                                                                                                                                                 ; work         ;
;                |raminfr:tfifo|                                                                      ; 14 (14)           ; 26 (26)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo                                                                                                                                                                   ; work         ;
;                   |altsyncram:ram_rtl_0|                                                            ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0                                                                                                                                              ; work         ;
;                      |altsyncram_u9c1:auto_generated|                                               ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated                                                                                                               ; work         ;
;       |uart_wb:wb_interface|                                                                        ; 21 (21)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|uart_top:uart16550_0|uart_wb:wb_interface                                                                                                                                                                                                                           ; work         ;
;    |wb_bootrom:bootrom|                                                                             ; 1 (1)             ; 1 (1)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_bootrom:bootrom                                                                                                                                                                                                                                                  ; work         ;
;       |altsyncram:mem_rtl_0|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_bootrom:bootrom|altsyncram:mem_rtl_0                                                                                                                                                                                                                             ; work         ;
;          |altsyncram_hf71:auto_generated|                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_hf71:auto_generated                                                                                                                                                                                              ; work         ;
;    |wb_intercon:wb_intercon0|                                                                       ; 477 (0)           ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_intercon:wb_intercon0                                                                                                                                                                                                                                            ; work         ;
;       |wb_data_resize:wb_data_resize_i2c1|                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_i2c1                                                                                                                                                                                                         ; work         ;
;       |wb_data_resize:wb_data_resize_spi0|                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_spi0                                                                                                                                                                                                         ; work         ;
;       |wb_mux:wb_mux_dbus|                                                                          ; 417 (417)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_intercon:wb_intercon0|wb_mux:wb_mux_dbus                                                                                                                                                                                                                         ; work         ;
;       |wb_mux:wb_mux_or1k_i|                                                                        ; 42 (42)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_intercon:wb_intercon0|wb_mux:wb_mux_or1k_i                                                                                                                                                                                                                       ; work         ;
;    |wb_intercon_dbg:wb_intercon_dbg0|                                                               ; 146 (0)           ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_intercon_dbg:wb_intercon_dbg0                                                                                                                                                                                                                                    ; work         ;
;       |wb_arbiter:wb_arbiter_dbus|                                                                  ; 146 (140)         ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus                                                                                                                                                                                                         ; work         ;
;          |arbiter:arbiter0|                                                                         ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus|arbiter:arbiter0                                                                                                                                                                                        ; work         ;
;    |wb_sdram_ctrl:wb_sdram_ctrl0|                                                                   ; 1466 (0)          ; 1293 (0)     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0                                                                                                                                                                                                                                        ; work         ;
;       |sdram_ctrl:sdram_ctrl|                                                                       ; 456 (456)         ; 232 (232)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl                                                                                                                                                                                                                  ; work         ;
;       |wb_port_arbiter:wb_port_arbiter|                                                             ; 1010 (109)        ; 1061 (63)    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter                                                                                                                                                                                                        ; work         ;
;          |wb_port:wbports[0].wb_port|                                                               ; 622 (295)         ; 794 (239)    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port                                                                                                                                                                             ; work         ;
;             |bufram:bufram|                                                                         ; 1 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram                                                                                                                                                               ; work         ;
;                |dpram_altera:dpram_altera.dpram_altera|                                             ; 1 (1)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                                                                        ; work         ;
;                   |altsyncram:altsyncram_component|                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                                                                        ; work         ;
;                      |altsyncram_ses1:auto_generated|                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated                                                         ; work         ;
;             |dual_clock_fifo:wrfifo|                                                                ; 326 (326)         ; 555 (555)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo                                                                                                                                                      ; work         ;
;          |wb_port:wbports[1].wb_port|                                                               ; 279 (272)         ; 204 (200)    ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port                                                                                                                                                                             ; work         ;
;             |bufram:bufram|                                                                         ; 1 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram                                                                                                                                                               ; work         ;
;                |dpram_altera:dpram_altera.dpram_altera|                                             ; 1 (1)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                                                                        ; work         ;
;                   |altsyncram:altsyncram_component|                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                                                                        ; work         ;
;                      |altsyncram_ses1:auto_generated|                                               ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated                                                         ; work         ;
;             |dual_clock_fifo:wrfifo|                                                                ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo                                                                                                                                                      ; work         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                         ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                         ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v1e1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                         ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v1e1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                         ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v1e1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                         ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v1e1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                         ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376  ; None                                         ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None                                         ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_bsd1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 24           ; 64           ; 24           ; 1536  ; None                                         ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                         ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 256          ; 21           ; 256          ; 21           ; 5376  ; None                                         ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None                                         ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_7sd1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 22           ; 64           ; 22           ; 1408  ; None                                         ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                         ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                         ;
; wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_hf71:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512   ; None                                         ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512   ; None                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|c_state                                                                                                                                              ;
+-----------------------+-----------------+-----------------------+--------------------+------------------+------------------+-------------------+-----------------+----------------+------------------+-----------------+------------------+
; Name                  ; c_state.ST_IDLE ; c_state.ST_SL_PRELOAD ; c_state.ST_SL_WAIT ; c_state.ST_SL_WR ; c_state.ST_SL_RD ; c_state.ST_SL_ACK ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+-----------------------+-----------------+-----------------------+--------------------+------------------+------------------+-------------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE       ; 0               ; 0                     ; 0                  ; 0                ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START      ; 1               ; 0                     ; 0                  ; 0                ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ       ; 1               ; 0                     ; 0                  ; 0                ; 0                ; 0                 ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE      ; 1               ; 0                     ; 0                  ; 0                ; 0                ; 0                 ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK        ; 1               ; 0                     ; 0                  ; 0                ; 0                ; 0                 ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP       ; 1               ; 0                     ; 0                  ; 0                ; 0                ; 0                 ; 1               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_SL_ACK     ; 1               ; 0                     ; 0                  ; 0                ; 0                ; 1                 ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_SL_RD      ; 1               ; 0                     ; 0                  ; 0                ; 1                ; 0                 ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_SL_WR      ; 1               ; 0                     ; 0                  ; 1                ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_SL_WAIT    ; 1               ; 0                     ; 1                  ; 0                ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_SL_PRELOAD ; 1               ; 1                     ; 0                  ; 0                ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0               ; 0                ;
+-----------------------+-----------------+-----------------------+--------------------+------------------+------------------+-------------------+-----------------+----------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state                                                                                                ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------+------------------------+------------------------+----------------------+------------------------+
; Name                              ; slave_state.slave_wait_next_cmd_2 ; slave_state.slave_wait_next_cmd_1 ; slave_state.slave_wr ; slave_state.slave_idle ; slave_state.slave_rd_a ; slave_state.slave_rd ; slave_state.slave_wr_a ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------+------------------------+------------------------+----------------------+------------------------+
; slave_state.slave_idle            ; 0                                 ; 0                                 ; 0                    ; 0                      ; 0                      ; 0                    ; 0                      ;
; slave_state.slave_wr              ; 0                                 ; 0                                 ; 1                    ; 1                      ; 0                      ; 0                    ; 0                      ;
; slave_state.slave_wr_a            ; 0                                 ; 0                                 ; 0                    ; 1                      ; 0                      ; 0                    ; 1                      ;
; slave_state.slave_rd              ; 0                                 ; 0                                 ; 0                    ; 1                      ; 0                      ; 1                    ; 0                      ;
; slave_state.slave_rd_a            ; 0                                 ; 0                                 ; 0                    ; 1                      ; 1                      ; 0                    ; 0                      ;
; slave_state.slave_wait_next_cmd_1 ; 0                                 ; 1                                 ; 0                    ; 1                      ; 0                      ; 0                    ; 0                      ;
; slave_state.slave_wait_next_cmd_2 ; 1                                 ; 0                                 ; 0                    ; 1                      ; 0                      ; 0                    ; 0                      ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------+------------------------+------------------------+----------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|c_state                                                                                                                                              ;
+-----------------------+-----------------+-----------------------+--------------------+------------------+------------------+-------------------+-----------------+----------------+------------------+-----------------+------------------+
; Name                  ; c_state.ST_IDLE ; c_state.ST_SL_PRELOAD ; c_state.ST_SL_WAIT ; c_state.ST_SL_WR ; c_state.ST_SL_RD ; c_state.ST_SL_ACK ; c_state.ST_STOP ; c_state.ST_ACK ; c_state.ST_WRITE ; c_state.ST_READ ; c_state.ST_START ;
+-----------------------+-----------------+-----------------------+--------------------+------------------+------------------+-------------------+-----------------+----------------+------------------+-----------------+------------------+
; c_state.ST_IDLE       ; 0               ; 0                     ; 0                  ; 0                ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_START      ; 1               ; 0                     ; 0                  ; 0                ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0               ; 1                ;
; c_state.ST_READ       ; 1               ; 0                     ; 0                  ; 0                ; 0                ; 0                 ; 0               ; 0              ; 0                ; 1               ; 0                ;
; c_state.ST_WRITE      ; 1               ; 0                     ; 0                  ; 0                ; 0                ; 0                 ; 0               ; 0              ; 1                ; 0               ; 0                ;
; c_state.ST_ACK        ; 1               ; 0                     ; 0                  ; 0                ; 0                ; 0                 ; 0               ; 1              ; 0                ; 0               ; 0                ;
; c_state.ST_STOP       ; 1               ; 0                     ; 0                  ; 0                ; 0                ; 0                 ; 1               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_SL_ACK     ; 1               ; 0                     ; 0                  ; 0                ; 0                ; 1                 ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_SL_RD      ; 1               ; 0                     ; 0                  ; 0                ; 1                ; 0                 ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_SL_WR      ; 1               ; 0                     ; 0                  ; 1                ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_SL_WAIT    ; 1               ; 0                     ; 1                  ; 0                ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0               ; 0                ;
; c_state.ST_SL_PRELOAD ; 1               ; 1                     ; 0                  ; 0                ; 0                ; 0                 ; 0               ; 0              ; 0                ; 0               ; 0                ;
+-----------------------+-----------------+-----------------------+--------------------+------------------+------------------+-------------------+-----------------+----------------+------------------+-----------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state                                                                                                ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------+------------------------+------------------------+----------------------+------------------------+
; Name                              ; slave_state.slave_wait_next_cmd_2 ; slave_state.slave_wait_next_cmd_1 ; slave_state.slave_wr ; slave_state.slave_idle ; slave_state.slave_rd_a ; slave_state.slave_rd ; slave_state.slave_wr_a ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------+------------------------+------------------------+----------------------+------------------------+
; slave_state.slave_idle            ; 0                                 ; 0                                 ; 0                    ; 0                      ; 0                      ; 0                    ; 0                      ;
; slave_state.slave_wr              ; 0                                 ; 0                                 ; 1                    ; 1                      ; 0                      ; 0                    ; 0                      ;
; slave_state.slave_wr_a            ; 0                                 ; 0                                 ; 0                    ; 1                      ; 0                      ; 0                    ; 1                      ;
; slave_state.slave_rd              ; 0                                 ; 0                                 ; 0                    ; 1                      ; 0                      ; 1                    ; 0                      ;
; slave_state.slave_rd_a            ; 0                                 ; 0                                 ; 0                    ; 1                      ; 1                      ; 0                    ; 0                      ;
; slave_state.slave_wait_next_cmd_1 ; 0                                 ; 1                                 ; 0                    ; 1                      ; 0                      ; 0                    ; 0                      ;
; slave_state.slave_wait_next_cmd_2 ; 1                                 ; 0                                 ; 0                    ; 1                      ; 0                      ; 0                    ; 0                      ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------+------------------------+------------------------+----------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|uart_top:uart16550_0|uart_wb:wb_interface|wbstate ;
+------------+------------+------------+------------+---------------------------+
; Name       ; wbstate.11 ; wbstate.10 ; wbstate.01 ; wbstate.00                ;
+------------+------------+------------+------------+---------------------------+
; wbstate.00 ; 0          ; 0          ; 0          ; 0                         ;
; wbstate.01 ; 0          ; 0          ; 1          ; 1                         ;
; wbstate.10 ; 0          ; 1          ; 0          ; 1                         ;
; wbstate.11 ; 1          ; 0          ; 0          ; 1                         ;
+------------+------------+------------+------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state ;
+-------------------+------------------+-------------------+----------------------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                                     ;
+-------------------+------------------+-------------------+----------------------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                                    ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                                    ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                                    ;
+-------------------+------------------+-------------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+---------------------------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                                           ;
+-----------------+-----------------+----------------+---------------+---------------------------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                                       ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                                       ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                                       ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                                       ;
+-----------------+-----------------+----------------+---------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state ;
+-------------------+------------------+-------------------+----------------------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                                     ;
+-------------------+------------------+-------------------+----------------------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                                    ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                                    ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                                    ;
+-------------------+------------------+-------------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+---------------------------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                                           ;
+-----------------+-----------------+----------------+---------------+---------------------------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                                       ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                                       ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                                       ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                                       ;
+-----------------+-----------------+----------------+---------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state      ;
+---------------------+-----------------+-----------------+----------------+---------------------+
; Name                ; next_state.READ ; next_state.IDLE ; next_state.PRE ; next_state.ACTIVATE ;
+---------------------+-----------------+-----------------+----------------+---------------------+
; next_state.IDLE     ; 0               ; 0               ; 0              ; 0                   ;
; next_state.READ     ; 1               ; 1               ; 0              ; 0                   ;
; next_state.ACTIVATE ; 0               ; 1               ; 0              ; 1                   ;
; next_state.PRE      ; 0               ; 1               ; 1              ; 0                   ;
+---------------------+-----------------+-----------------+----------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state                                                                                                              ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+
; Name                ; state.REF ; state.PRE_ALL ; state.PRE ; state.ACTIVATE ; state.WRITE ; state.READ ; state.IDLE ; state.INIT_PGM_MODE ; state.INIT_REF ; state.INIT_PRE ; state.INIT_POWERUP ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+
; state.INIT_POWERUP  ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 0                  ;
; state.INIT_PRE      ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 1              ; 1                  ;
; state.INIT_REF      ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 1              ; 0              ; 1                  ;
; state.INIT_PGM_MODE ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 1                   ; 0              ; 0              ; 1                  ;
; state.IDLE          ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 1          ; 0                   ; 0              ; 0              ; 1                  ;
; state.READ          ; 0         ; 0             ; 0         ; 0              ; 0           ; 1          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.WRITE         ; 0         ; 0             ; 0         ; 0              ; 1           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.ACTIVATE      ; 0         ; 0             ; 0         ; 1              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.PRE           ; 0         ; 0             ; 1         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.PRE_ALL       ; 0         ; 1             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.REF           ; 1         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state                      ;
+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; rd_module_state.011 ; rd_module_state.010 ; rd_module_state.001 ; rd_module_state.000 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+
; rd_module_state.000 ; 0                   ; 0                   ; 0                   ; 0                   ;
; rd_module_state.001 ; 0                   ; 0                   ; 1                   ; 1                   ;
; rd_module_state.010 ; 0                   ; 1                   ; 0                   ; 1                   ;
; rd_module_state.011 ; 1                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state                      ;
+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; wr_module_state.011 ; wr_module_state.010 ; wr_module_state.001 ; wr_module_state.000 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+
; wr_module_state.000 ; 0                   ; 0                   ; 0                   ; 0                   ;
; wr_module_state.001 ; 0                   ; 0                   ; 1                   ; 1                   ;
; wr_module_state.010 ; 0                   ; 1                   ; 0                   ; 1                   ;
; wr_module_state.011 ; 1                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wr_fsm_state ;
+-----------------+-----------------+-----------------+------------------------------------------------------+
; Name            ; wr_fsm_state.00 ; wr_fsm_state.10 ; wr_fsm_state.01                                      ;
+-----------------+-----------------+-----------------+------------------------------------------------------+
; wr_fsm_state.00 ; 0               ; 0               ; 0                                                    ;
; wr_fsm_state.01 ; 1               ; 0               ; 1                                                    ;
; wr_fsm_state.10 ; 1               ; 1               ; 0                                                    ;
+-----------------+-----------------+-----------------+------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state ;
+-----------------+-----------------+-----------------+-----------------+------------------------------------+
; Name            ; rd_fsm_state.11 ; rd_fsm_state.10 ; rd_fsm_state.01 ; rd_fsm_state.00                    ;
+-----------------+-----------------+-----------------+-----------------+------------------------------------+
; rd_fsm_state.00 ; 0               ; 0               ; 0               ; 0                                  ;
; rd_fsm_state.01 ; 0               ; 0               ; 1               ; 1                                  ;
; rd_fsm_state.10 ; 0               ; 1               ; 0               ; 1                                  ;
; rd_fsm_state.11 ; 1               ; 0               ; 0               ; 1                                  ;
+-----------------+-----------------+-----------------+-----------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state                                                                                                                                                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; module_state.1011 ; module_state.1010 ; module_state.1001 ; module_state.1000 ; module_state.0111 ; module_state.0110 ; module_state.0101 ; module_state.0100 ; module_state.0011 ; module_state.0010 ; module_state.0001 ; module_state.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; module_state.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; module_state.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; module_state.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; module_state.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; module_state.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state                                                                                                                                                                                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; module_state.1011 ; module_state.1010 ; module_state.1001 ; module_state.1000 ; module_state.0111 ; module_state.0110 ; module_state.0101 ; module_state.0100 ; module_state.0011 ; module_state.0010 ; module_state.0001 ; module_state.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; module_state.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; module_state.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; module_state.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; module_state.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; module_state.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg                                    ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; sel_reg.1111 ; sel_reg.1100 ; sel_reg.1000 ; sel_reg.0100 ; sel_reg.0011 ; sel_reg.0010 ; sel_reg.0001 ; sel_reg.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; sel_reg.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; sel_reg.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; sel_reg.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; sel_reg.0011 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; sel_reg.0100 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; sel_reg.1000 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; sel_reg.1100 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; sel_reg.1111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------------+
; Name      ; state.111 ; state.110 ; state.101 ; state.100 ; state.011 ; state.010 ; state.001 ; state.000        ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------------+
; state.000 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0                ;
; state.001 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1                ;
; state.010 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1                ;
; state.011 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1                ;
; state.100 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1                ;
; state.101 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1                ;
; state.110 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1                ;
; state.111 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1                ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|state ;
+----------+----------+----------+---------------------------------------------------------------------------------+
; Name     ; state.00 ; state.10 ; state.01                                                                        ;
+----------+----------+----------+---------------------------------------------------------------------------------+
; state.00 ; 0        ; 0        ; 0                                                                               ;
; state.01 ; 1        ; 0        ; 1                                                                               ;
; state.10 ; 1        ; 1        ; 0                                                                               ;
+----------+----------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][31]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][30]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][29]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][28]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][27]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][26]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][25]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][24]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][23]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][22]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][21]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][20]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][19]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][18]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][17]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][16]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][15]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][14]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][13]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][12]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][11]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][10]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][9]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][8]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][7]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][6]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][5]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][4]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][3]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][2]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][1]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_dat[0][0]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg0[0..7]                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg1[0..7]                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg2[0..7]                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg3[0..7]                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg4[0..7]                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg5[0..7]                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg6[0..7]                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg7[0..7]                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_du:or1200_du|dmr1[0..21,24]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cti_o[1]                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_bte_o[1]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_bte_o[0]                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_ack_cnt                                                                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_err_cnt                                                                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|biu_ack_cnt                                                                              ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|biu_err_cnt                                                                              ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cti_o[1]                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_bte_o[1]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_bte_o[0]                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_we_o                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_sel_o[0..3]                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_ack_cnt                                                                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_err_cnt                                                                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|biu_ack_cnt                                                                              ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|biu_err_cnt                                                                              ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_intercon_dbg:wb_intercon_dbg0|wb_mux:wb_mux_dbg|wbm_err                                                                            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_intercon_dbg:wb_intercon_dbg0|wb_mux:wb_mux_or1k_d|wbm_err                                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][31]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][30]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][29]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][28]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][27]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][26]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][25]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][24]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][23]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][22]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][21]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][20]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][19]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][18]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][17]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][16]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][15]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][14]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][13]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][12]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][11]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][10]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][9]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][8]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][7]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][6]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][5]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][4]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][3]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][2]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_sel[0][3]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_sel[0][2]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_sel[0][1]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_sel[0][0]                                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_we[0]                                                             ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_write_bufram                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_write_ack                                  ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0..65]       ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_sel[0..3]                                  ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0]   ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|full_o                 ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0..2]     ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[1,2] ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0..2]  ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr[0..2]          ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|reg_dlab_bit                                                        ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|adr_o_r[1]                                    ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0]        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0]     ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1,2]      ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|adr_o_r[1]                                    ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[0,1]                                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0]   ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1,2]   ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1,2] ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[59..65]      ; Lost fanout                                                                                                                                ;
; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                   ; Merged with i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                        ;
; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                   ; Merged with i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]                        ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]             ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2] ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[2]             ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2] ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|saved_b                                          ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|saved_a                                   ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|spr_dat_reg[2..5,8..11]                                                        ; Merged with or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|spr_dat_reg[12]                                                         ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[17..31]                                                  ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                               ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[1]                                                 ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[0]                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|sr_reg_bit_eph_select                                            ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_select                                            ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_select                                                                ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_select                                            ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[1]                                                     ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[0]                                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc[1]                                                     ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc[0]                                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[1]                                               ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[0]                                        ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rdata[1..7]                                                         ; Merged with adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rdata[0]                                                     ;
; uart_top:uart16550_0|uart_regs:regs|msr[1..3]                                                                                         ; Merged with uart_top:uart16550_0|uart_regs:regs|msr[0]                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[1]                                                        ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[0]                                                 ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[1]                                                     ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[0]                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_dat[1..31]                                 ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_dat[0]                              ;
; uart_top:uart16550_0|uart_regs:regs|delayed_modem_signals[1..3]                                                                       ; Merged with uart_top:uart16550_0|uart_regs:regs|delayed_modem_signals[0]                                                                   ;
; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[17]                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[17]                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|rfwb_op[3]                                                       ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[0]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|spr_dat_reg[12]                                                                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[0]                                               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rdata[0]                                                            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_dat[0]                                     ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cti_o[0]                                                                              ; Merged with or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cti_o[2]                                                                       ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cti_o[0]                                                                              ; Merged with or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cti_o[2]                                                                       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[0]                                                 ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cache_spr_block_writeback                              ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cache_spr_block_flush                                  ; Stuck at GND due to stuck port data_in                                                                                                     ;
; simple_spi:spi0|spcr[4]                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; simple_spi:spi1|spcr[4]                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; simple_spi:spi2|spcr[4]                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff|srflop                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|srflop               ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cache_dirty_needs_writeback                            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|saved_a                                          ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wr_fsm_state.10                                                     ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wr_fsm_state.00                                                     ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state.01                                                     ; Lost fanout                                                                                                                                ;
; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state~11                            ; Lost fanout                                                                                                                                ;
; i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state~15                            ; Lost fanout                                                                                                                                ;
; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state~11                            ; Lost fanout                                                                                                                                ;
; i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state~15                            ; Lost fanout                                                                                                                                ;
; uart_top:uart16550_0|uart_wb:wb_interface|wbstate~8                                                                                   ; Lost fanout                                                                                                                                ;
; uart_top:uart16550_0|uart_wb:wb_interface|wbstate~9                                                                                   ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state~5                                 ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~6                                    ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~7                                    ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state~8                                    ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state~5                                 ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state~6                                    ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state~7                                    ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state~8                                    ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state~6                                                                       ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state~9                                                                       ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~10                                                                           ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~11                                                                           ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~12                                                                           ; Lost fanout                                                                                                                                ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~13                                                                           ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state~4                                                                          ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state~5                                                                          ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state~6                                                                          ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state~4                                                                          ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state~5                                                                          ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state~6                                                                          ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state~4                                                      ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rd_fsm_state~5                                                      ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state~4                                                                       ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state~5                                                                       ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state~6                                                                       ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state~7                                                                       ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state~4                                                                               ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state~5                                                                               ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state~6                                                                               ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state~7                                                                               ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg~12                                                              ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg~13                                                              ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg~14                                                              ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg~15                                                              ; Lost fanout                                                                                                                                ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state~6                                                ; Lost fanout                                                                                                                                ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state~7                                                ; Lost fanout                                                                                                                                ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state~8                                                ; Lost fanout                                                                                                                                ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1000                                                                    ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1000                                                                            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|wr_module_state.000                                                                        ; Merged with adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|rd_module_state.000                                                                 ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.101                                              ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state.WRITE                                ; Stuck at GND due to stuck port data_in                                                                                                     ;
; uart_top:uart16550_0|uart_wb:wb_interface|wbstate.00                                                                                  ; Merged with uart_top:uart16550_0|uart_wb:wb_interface|wre                                                                                  ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.110                                              ; Stuck at GND due to stuck port data_in                                                                                                     ;
; uart_top:uart16550_0|uart_wb:wb_interface|wbstate.01                                                                                  ; Merged with uart_top:uart16550_0|uart_wb:wb_interface|wb_ack_o                                                                             ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:wen_sff|srflop                                             ; Merged with adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|wr_fsm_state.01                                              ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state.111                                              ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][25]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][26]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][27]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][28]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][29]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][30]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[1][31]                                                        ; Stuck at GND due to stuck port data_in                                                                                                     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|multicycle_cnt[2]                                            ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[3]                                         ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regA[3]                                  ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regB[3]                                  ; Stuck at GND due to stuck port data_in                                                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[7]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                     ;
; Total Number of Removed Registers = 452                                                                                               ;                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_we_o                                                                    ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][31],                                                      ;
;                                                                                                                         ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][30],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][29],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][28],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][27],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][26],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][25],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][24],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][23],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][22],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][21],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][20],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][19],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][18],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][17],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][16],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][15],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][14],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][13],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][12],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][11],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][10],                                                      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][9],                                                       ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][8],                                                       ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][7],                                                       ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][6],                                                       ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][5],                                                       ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][4],                                                       ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][3],                                                       ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_adr[0][2],                                                       ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_sel[0][3],                                                       ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_sel[0][2],                                                       ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_sel[0][1],                                                       ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_sel[0][0],                                                       ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|p_bufw_we[0],                                                           ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_write_bufram,                             ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_sel[0],                                   ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_sel[1],                                   ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_sel[2],                                   ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_sel[3],                                   ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|full_o,               ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_dat[0]                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_write_ack                    ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0], ;
;                                                                                                                         ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[1], ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[2], ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0],   ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1],   ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2],   ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr[1],           ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0],      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0],   ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1],      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2],      ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0], ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1],   ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[2],   ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1], ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[2]  ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_sel_o[3]                                                                ; Stuck at VCC              ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3],         ;
;                                                                                                                         ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2],         ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1],         ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0],         ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[36],        ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[37],        ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[38],        ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[39],        ;
;                                                                                                                         ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[40]         ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_ack_cnt                                                                 ; Stuck at GND              ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|biu_ack_cnt,                                                                            ;
;                                                                                                                         ; due to stuck port data_in ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc[0],                                                   ;
;                                                                                                                         ;                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[0],                                             ;
;                                                                                                                         ;                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[0]                                                    ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_err_cnt                                                                 ; Stuck at GND              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[0],                                               ;
;                                                                                                                         ; due to stuck port data_in ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cache_dirty_needs_writeback,                          ;
;                                                                                                                         ;                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|saved_a                                         ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_ack_cnt                                                                 ; Stuck at GND              ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|biu_ack_cnt,                                                                            ;
;                                                                                                                         ; due to stuck port data_in ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[1],                                               ;
;                                                                                                                         ;                           ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[0]                                                ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|syncflop:strobe_sff|srflop ; Stuck at GND              ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regB[3],                                ;
;                                                                                                                         ; due to stuck port data_in ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[7]                                                                     ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|reg0[0]                              ; Stuck at GND              ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|rdata[0]                                                           ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                                      ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_err_cnt                                                                 ; Stuck at GND              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[0]                                                       ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                                      ;
; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[3]                           ; Stuck at GND              ; adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:bytesavail_syncreg|regA[3]                                 ;
;                                                                                                                         ; due to stuck port data_in ;                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4891  ;
; Number of registers using Synchronous Clear  ; 466   ;
; Number of registers using Synchronous Load   ; 538   ;
; Number of registers using Asynchronous Clear ; 2566  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3356  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                       ;
+------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------+---------+
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[0]                  ; 2       ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[1]                  ; 2       ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[2]                  ; 2       ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[3]                  ; 2       ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[4]                  ; 2       ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[5]                  ; 2       ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[6]                  ; 2       ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[9]                  ; 2       ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[0]                  ; 2       ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[1]                  ; 2       ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[2]                  ; 2       ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[3]                  ; 2       ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[4]                  ; 2       ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[7]                  ; 2       ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp               ; 4       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o                      ; 7       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[0]                      ; 3       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[1]                      ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[2]                      ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]                      ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[4]                      ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[5]                      ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[6]                      ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]                      ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                      ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]                      ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]                     ; 2       ;
; adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]                     ; 3       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o          ; 5       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[0]            ; 3       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[1]            ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[2]            ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[3]            ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[4]            ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]            ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]            ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]            ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]            ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]            ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]           ; 2       ;
; adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]           ; 3       ;
; clkgen:clkgen0|sdram_rst_shr[15]                                                         ; 153     ;
; clkgen:clkgen0|wb_rst_shr[15]                                                            ; 1583    ;
; uart_top:uart16550_0|uart_wb:wb_interface|wre                                            ; 3       ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[0]                                 ; 2       ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[1]                                 ; 2       ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[2]                                 ; 2       ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[3]                                 ; 53      ;
; clkgen:clkgen0|sdram_rst_shr[14]                                                         ; 1       ;
; clkgen:clkgen0|wb_rst_shr[14]                                                            ; 1       ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_fsm_state_cur.00                         ; 8       ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|sr_reg[0]           ; 8       ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[0]          ; 2       ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|alu_op[2]           ; 79      ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_fsm_state_cur.00                         ; 7       ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_select      ; 193     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[23] ; 1       ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[22] ; 1       ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[21] ; 1       ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[20] ; 1       ;
; Total number of inverted registers = 259*                                                ;         ;
+------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                        ; RAM Name                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[0]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[1]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[2]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[3]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[4]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[5]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[6]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[7]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[8]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[9]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[10] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[11] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[12] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[13] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[14] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[15] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[16] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[17] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[18] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[19] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[20] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[21] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[22] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[23] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[24] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[25] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[26] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[27] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[28] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[29] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[30] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[31] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[32] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[33] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[34] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[35] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[36] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[0]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[1]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[2]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[3]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[4]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[5]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[6]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[7]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[8]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[9]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[10]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[11]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[12]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[13]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[14]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[15]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[16]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[17]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[18]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[19]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[20]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[21]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[22]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[23]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[24]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[25]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[26]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[27]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[28]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[29]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[30]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[31]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[32]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[33]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[34]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[35]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[36]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[37]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[0]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[1]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[2]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[3]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[4]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[5]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[6]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[7]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[8]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[9]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[10]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[11]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[12]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[13]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[14]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[15]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[16]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[17]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[18]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[19]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[20]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[21]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[22]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[23]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[24]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[25]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[26]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[0]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[1]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[2]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[3]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[4]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[5]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[6]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[7]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[8]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[9]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[10]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[11]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[12]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[13]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[14]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[15]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[16]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[17]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[18]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[19]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[20]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[21]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[22]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[23]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[24]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[25]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[26]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[27]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[28]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[29]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[30]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[31]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[32]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[33]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[34]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[35]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[36]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[37]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[0]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[1]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[2]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[3]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[4]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[5]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[6]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[7]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[8]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[9]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[10] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[11] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[12] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[13] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[14] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[15] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[16] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[17] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[18] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[19] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[20] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[21] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[22] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[23] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[24] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[25] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[26] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[0]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[1]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[2]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[3]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[4]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[5]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[6]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[7]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[8]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[9]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[10] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[11] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[12] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[13] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[14] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[15] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[16] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[17] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[18] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[19] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[20] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[21] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[22] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[23] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[24] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[25] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[26] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[27] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[28] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[29] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[30] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[31] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[32] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[33] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[34] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[0]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[1]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[2]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[3]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[4]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[5]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[6]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[7]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[8]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[9]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[10]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[11]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[12]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[13]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[14]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[15]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[16]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[17]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[18]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[19]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[20]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[21]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[22]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[23]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[24]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[25]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[26]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[27]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[28]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[0]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[1]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[2]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[3]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[4]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[5]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[6]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[7]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[8]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[9]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[10]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[11]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[12]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[13]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[14]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[15]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[16]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[17]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[18]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[19]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[20]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[21]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[22]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[23]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[24]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[25]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[26]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[27]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[28]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[0]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[1]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[2]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[3]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[4]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[5]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[6]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[7]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[8]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[9]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[10]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[11]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[12]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[13]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[14]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[15]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[16]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[17]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[18]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[19]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[20]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[21]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[22]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[23]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[24]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[25]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[26]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[27]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[28]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[0]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[1]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[2]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[3]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[4]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[5]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[6]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[7]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[8]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[9]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[10]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[11]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[12]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[13]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[14]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[15]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[16]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[17]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[18]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[19]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[20]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[21]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[22]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[23]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[24]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[25]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[26]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[27]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[28]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[0]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[1]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[3]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[5]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[7]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[9]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[11]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[12]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[13]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[14]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[15]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[16]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[17]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[18]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[19]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[20]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[21]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[22]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[23]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[24]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[25]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[26]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[27]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[28]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[29]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[30]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[31]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[32]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[33]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[34]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[35]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[36]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[37]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[38]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[39]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[40]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[41]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[42]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[0]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[1]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[2]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[3]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[4]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[5]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[6]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[7]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[8]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[9]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[10]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[11]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[12]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[13]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[14]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[15]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[16]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[17]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[18]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[19]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[20]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[21]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[22]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[23]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[24]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[25]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[26]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[27]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[28]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[29]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[30]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[31]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[32]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[33]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[34]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[35]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[36]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[37]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[38]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[39]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[40]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[41]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[42]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[0]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[1]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[2]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[3]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[4]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[5]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[6]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[7]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[8]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[9]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[10]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[11]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[12]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[13]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[14]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[15]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[16]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[17]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[18]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[19]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[20]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[21]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[22]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[23]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[24]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[25]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[26]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[27]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[28]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[29]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[30]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[31]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[32]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[33]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[34]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[35]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[36]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[37]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[38]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[39]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[40]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[41]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[42]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[43]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[44]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[45]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[46]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[47]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[48]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[49]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[50]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[51]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[52]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[0]                ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[1]                ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[2]                ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[3]                ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[4]                ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[5]                ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[6]                ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[7]                ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[8]                ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[9]                ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[10]               ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[11]               ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[12]               ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[13]               ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[14]               ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[15]               ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[16]               ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0               ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[0]                      ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1]                      ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[2]                      ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3]                      ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[4]                      ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                      ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6]                      ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                      ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[8]                      ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[9]                      ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[10]                     ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[11]                     ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[12]                     ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[13]                     ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[14]                     ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[15]                     ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[16]                     ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                  ; Megafunction                                                                                                              ; Type ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------+
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|addr_reg[0..5] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ; RAM  ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|addr_reg[0..7]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ; RAM  ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|addr_reg[0..5]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ; RAM  ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|addr_reg[0..7]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ; RAM  ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|addr_reg[0..5] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ; RAM  ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|addr_reg[0..5] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ; RAM  ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|addr_reg[0..9]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ; RAM  ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|addr_a_reg[0..4]                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ; RAM  ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|addr_a_reg[0..4]                            ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ; RAM  ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|addr_reg[0..9]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ; RAM  ;
; wb_bootrom:bootrom|wb_dat_o[0..31]                                                                                             ; wb_bootrom:bootrom|mem_rtl_0                                                                                              ; RAM  ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_adr[9]                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[0]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sig_trap                                                                                                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[2]                                                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[0]                                                                                                                                                                                                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_adr[5]                                                                                                                                                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]                                                                                                                                                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_adr[1]                                                                                                                                                                          ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|port_sel[1]                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|burst_len[3]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[3]                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0]                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[2]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[3]                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|read_bit_count[3]                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|write_bit_count[0]                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|multicycle_cnt[2]                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|fifo4:wfifo|wp[0]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi1|fifo4:wfifo|wp[1]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi2|fifo4:wfifo|wp[1]                                                                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|serial_mul_cnt[2]                                                                                                                                                                                    ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|mul_prod_r[23]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|iir[3]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|fifo4:rfifo|wp[0]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi1|fifo4:rfifo|wp[0]                                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi2|fifo4:rfifo|rp[0]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi2|fifo4:rfifo|wp[0]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi1|fifo4:rfifo|rp[1]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|fifo4:rfifo|rp[0]                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[7]                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|block_cnt[2]                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|block_cnt[3]                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[5]                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[30]                                                                                                                                                                                                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[23]                                                                                                                                                                                                ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|alu_op2[0]                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo|counter[1]                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[1]                                                                                                                                                                                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]                                                                                                                                                                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]                                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|ack_count[21]                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|cycle_count[24]                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|ack_count[14]                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|cycle_count[13]                                                                                                                                                                           ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |orpsoc_top|simple_spi:spi1|dat_o[5]                                                                                                                                                                                                                                                          ;
; 8:1                ; 15 bits   ; 75 LEs        ; 45 LEs               ; 30 LEs                 ; Yes        ; |orpsoc_top|simple_spi:spi0|dat_o[7]                                                                                                                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi2|dat_o[0]                                                                                                                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|wb_dat_o[7]                                                                                                                                                                                                                                                   ;
; 8:1                ; 14 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|wb_dat_o[0]                                                                                                                                                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|spcr[2]                                                                                                                                                                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi1|spcr[6]                                                                                                                                                                                                                                                           ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi2|spcr[6]                                                                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|sper[2]                                                                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi1|sper[6]                                                                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi2|sper[6]                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[2]                                                                                                                                                                                                                    ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[29]                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[0]                                                                                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|data_out_shift_reg[5]                                                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|cr[2]                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|sladr[3]                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|sladr[5]                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|txr[6]                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|txr[6]                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|ctr[1]                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|ctr[3]                                                                                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|cr[1]                                                                                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[2]                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[0]                                                                                                                                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[2]                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus|arbiter:arbiter0|token[0]                                                                                                                                                                                             ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|mul_prod_r[38]                                                                                                                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|div_cntr[3]                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|div_quot_r[24]                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[0]                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|tcnt[1]                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi1|tcnt[0]                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi2|tcnt[1]                                                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|err_saved[2]                                                                                                                                                                                                     ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[4]                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_exceptflags[2]                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc_val                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|gpio:gpio1|gpio_dir_o[6]                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_tt:or1200_tt|ttcr[5]                                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[7]                                                                                                                                                                                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[2]                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|cr[6]                                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|cr[4]                                                                                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[3]                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[6]                                                                                                                                                                                                      ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|div_quot_r[60]                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[26]                                                                                                                                                                                                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                                                                                                                                                                    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                                                                                                                                                                    ;
; 5:1                ; 28 bits   ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[20]                                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|bcnt[0]                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|simple_spi:spi0|treg[6]                                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi1|bcnt[1]                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|simple_spi:spi1|treg[7]                                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi2|bcnt[2]                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|simple_spi:spi2|treg[7]                                                                                                                                                                                                                                                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|rf_addrw[4]                                                                                                                                                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                                                                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[27]                                                                                                                                                                                                           ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[8]                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|counter[2]                                                                                                                                                                                                       ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rbit_counter[1]                                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                                                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[1]                                                                                                                                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[0]                                                                                                                                                                                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_b[8]                                                                                                                                                                                 ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[16]                                                                                                                                                                                ;
; 6:1                ; 66 bits   ; 264 LEs       ; 66 LEs               ; 198 LEs                ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_dat[25]                                                                                                                                                                                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|except_type[3]                                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|counter[4]                                                                                                                                                                                                       ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rshift[3]                                                                                                                                                                                                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|bit_counter[0]                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[3]                                                                                                                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][1]                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][2]                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][0]                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][2]                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][1]                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][2]                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][2]                                                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][0]                                                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][0]                                                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][2]                                                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0]                                                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][2]                                                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][0]                                                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][0]                                                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][0]                                                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][2]                                                                                                                                                                                          ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rcounter16[2]                                                                                                                                                                                                          ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_wb:wb_interface|wb_dat_o[4]                                                                                                                                                                                                                             ;
; 19:1               ; 9 bits    ; 108 LEs       ; 9 LEs                ; 99 LEs                 ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[6]                                                                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|slave_cmd[0]                                                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|slave_cmd[0]                                                                                                                                                                                                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|state[0]                                                                                                                                                                                                 ;
; 66:1               ; 2 bits    ; 88 LEs        ; 28 LEs               ; 60 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|alu_op[1]                                                                                                                                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[2]                                                                                                                                                                                             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[9]                                                                                                                                                                                          ;
; 9:1                ; 30 bits   ; 180 LEs       ; 90 LEs               ; 90 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[7]                                                                                                                                                                                                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_wb:wb_interface|wb_dat_o[0]                                                                                                                                                                                                                             ;
; 10:1               ; 21 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[18]                                                                                                                                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[3]                                                                                                                                                                                          ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[4]                                                                                                                                                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[2]                                                                                                                                                                                    ;
; 9:1                ; 20 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[27]                                                                                                                                                                                   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[0]                                                                                                                                                                                                                          ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                                                                                                                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                                                                                                                                              ;
; 12:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[2]                                                                                                                                                                                                                       ;
; 14:1               ; 2 bits    ; 18 LEs        ; 14 LEs               ; 4 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0]                                                                                                                                                                                                                       ;
; 17:1               ; 32 bits   ; 352 LEs       ; 64 LEs               ; 288 LEs                ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[26]                                                                                                                                                                                                                ;
; 17:1               ; 30 bits   ; 330 LEs       ; 120 LEs              ; 210 LEs                ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[15]                                                                                                                                                                                                 ;
; 21:1               ; 7 bits    ; 98 LEs        ; 14 LEs               ; 84 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[12]                                                                                                                                                                                                                          ;
; 19:1               ; 5 bits    ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[8]                                                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[1]                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[9]                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[0]                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[3]                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[28]                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_insn[16]                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA[0]                                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[0]                                                                                                                                                                               ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]                                                                                                                                                                                                    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]                                                                                                                                                                                                     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[4]                                                                                                                                                                                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|gpio:gpio0|gpio_dir_o[4]                                                                                                                                                                                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|sladr[2]                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|sladr[6]                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|prer[8]                                                                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|prer[10]                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c1|prer[5]                                                                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|i2c_master_top:i2c0|prer[1]                                                                                                                                                                                                                                                       ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[16]                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|gpio:gpio0|gpio_o[6]                                                                                                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[22]                                                                                                                                                                                                   ;
; 13:1               ; 16 bits   ; 128 LEs       ; 48 LEs               ; 80 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[12]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|core_cmd                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |orpsoc_top|wb_intercon:wb_intercon0|wb_mux:wb_mux_dbus|ShiftLeft0                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |orpsoc_top|wb_intercon:wb_intercon0|wb_mux:wb_mux_dbus|ShiftLeft0                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_write_ack                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_write_ack                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_tag_o[3]                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus|Mux61                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftRight0                                                                                                                                                                                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|dc_addr                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftLeft1                                                                                                                                                                                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftLeft1                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg|Mux4                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_b[0]                                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|y[23]                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|x[5]                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_bufram_addr                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_bufram_addr[0]                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_tag_o[3]                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|rf_addra[4]                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|icqmem_dat_o[0]                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram                                                                                                                                                                             ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|adr_o[22]                                                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|if_insn[29]                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftRight0                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|to_sr[1]                                                                                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|to_sr[8]                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|dc_addr                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg|Mux3                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem|Selector1                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|Selector30                                                                                                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|sr_reg                                                                                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftRight0                                                                                                                                                                                                    ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|Mux61                                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |orpsoc_top|wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_i2c1|wbs_dat_o[4]                                                                                                                                                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom                                                                                                                                                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |orpsoc_top|uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom                                                                                                                                                                                              ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|spr_dat_o[17]                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |orpsoc_top|adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|Selector0                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftRight0                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|wb_intercon:wb_intercon0|wb_mux:wb_mux_dbus|slave_sel[1]                                                                                                                                                                                                                          ;
; 34:1               ; 7 bits    ; 154 LEs       ; 42 LEs               ; 112 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux19                                                                                                                                                                                                        ;
; 34:1               ; 2 bits    ; 44 LEs        ; 10 LEs               ; 34 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux23                                                                                                                                                                                                        ;
; 34:1               ; 2 bits    ; 44 LEs        ; 12 LEs               ; 32 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux24                                                                                                                                                                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state                                                                                                                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state                                                                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state                                                                                                                                                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|sdram_state                                                                                                                                                                               ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|sdram_state                                                                                                                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |orpsoc_top|i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state                                                                                                                                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |orpsoc_top|i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|slave_state                                                                                                                                                                           ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|Selector0                                                                                                                                                                                          ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|wb_state                                                                                                                                                                                  ;
; 37:1               ; 15 bits   ; 360 LEs       ; 120 LEs              ; 240 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux6                                                                                                                                                                                                         ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|wb_state                                                                                                                                                                                  ;
; 14:1               ; 4 bits    ; 36 LEs        ; 16 LEs               ; 20 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|Selector0                                                                                                                                                                                                  ;
; 24:1               ; 8 bits    ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; No         ; |orpsoc_top|wb_intercon:wb_intercon0|wb_mux:wb_mux_dbus|Mux27                                                                                                                                                                                                                                 ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux8                                                                                                                                                                                                         ;
; 16:1               ; 22 bits   ; 220 LEs       ; 88 LEs               ; 132 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|Selector5                                                                                                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|Selector21                                                                                                                                                                                                 ;
; 14:1               ; 4 bits    ; 36 LEs        ; 20 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|Selector4                                                                                                                                                                                          ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|Selector10                                                                                                                                                                                         ;
; 32:1               ; 8 bits    ; 168 LEs       ; 80 LEs               ; 88 LEs                 ; No         ; |orpsoc_top|wb_intercon:wb_intercon0|wb_mux:wb_mux_dbus|Mux18                                                                                                                                                                                                                                 ;
; 73:1               ; 8 bits    ; 384 LEs       ; 112 LEs              ; 272 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux13                                                                                                                                                                                                      ;
; 22:1               ; 3 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state                                                                                                                                                                                                                          ;
; 74:1               ; 4 bits    ; 196 LEs       ; 60 LEs               ; 136 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux4                                                                                                                                                                                                       ;
; 72:1               ; 2 bits    ; 96 LEs        ; 26 LEs               ; 70 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux24                                                                                                                                                                                                      ;
; 75:1               ; 2 bits    ; 100 LEs       ; 32 LEs               ; 68 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux2                                                                                                                                                                                                       ;
; 73:1               ; 8 bits    ; 384 LEs       ; 112 LEs              ; 272 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux18                                                                                                                                                                                                      ;
; 40:1               ; 8 bits    ; 208 LEs       ; 80 LEs               ; 128 LEs                ; No         ; |orpsoc_top|wb_intercon:wb_intercon0|wb_mux:wb_mux_dbus|Mux15                                                                                                                                                                                                                                 ;
; 40:1               ; 8 bits    ; 208 LEs       ; 80 LEs               ; 128 LEs                ; No         ; |orpsoc_top|wb_intercon:wb_intercon0|wb_mux:wb_mux_dbus|Mux7                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |orpsoc_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_bsd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_fvd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_9sd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_7sd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v1e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v1e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v1e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v1e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_trd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_p4e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for wb_bootrom:bootrom|altsyncram:mem_rtl_0|altsyncram_hf71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |orpsoc_top    ;
+-------------------+-----------------------------------------+-----------------+
; Parameter Name    ; Value                                   ; Type            ;
+-------------------+-----------------------------------------+-----------------+
; BOOTROM_FILE      ; ../src/de0_nano/sw/spi_uimage_loader.vh ; String          ;
; uart0_aw          ; 3                                       ; Signed Integer  ;
; HV1_SADR          ; 01000101                                ; Unsigned Binary ;
; i2c0_wb_adr_width ; 3                                       ; Signed Integer  ;
; i2c1_wb_adr_width ; 3                                       ; Signed Integer  ;
+-------------------+-----------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clkgen0|pll:pll0|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------------------+
; Parameter Name                ; Value                 ; Type                                 ;
+-------------------------------+-----------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                              ;
; PLL_TYPE                      ; AUTO                  ; Untyped                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK1                  ; Untyped                              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                              ;
; LOCK_HIGH                     ; 1                     ; Untyped                              ;
; LOCK_LOW                      ; 1                     ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                              ;
; SKIP_VCO                      ; OFF                   ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                              ;
; BANDWIDTH                     ; 0                     ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                              ;
; DOWN_SPREAD                   ; 0                     ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 2                     ; Signed Integer                       ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer                       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 3                     ; Signed Integer                       ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer                       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; -1806                 ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                              ;
; DPA_DIVIDER                   ; 0                     ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                              ;
; VCO_MIN                       ; 0                     ; Untyped                              ;
; VCO_MAX                       ; 0                     ; Untyped                              ;
; VCO_CENTER                    ; 0                     ; Untyped                              ;
; PFD_MIN                       ; 0                     ; Untyped                              ;
; PFD_MAX                       ; 0                     ; Untyped                              ;
; M_INITIAL                     ; 0                     ; Untyped                              ;
; M                             ; 0                     ; Untyped                              ;
; N                             ; 1                     ; Untyped                              ;
; M2                            ; 1                     ; Untyped                              ;
; N2                            ; 1                     ; Untyped                              ;
; SS                            ; 1                     ; Untyped                              ;
; C0_HIGH                       ; 0                     ; Untyped                              ;
; C1_HIGH                       ; 0                     ; Untyped                              ;
; C2_HIGH                       ; 0                     ; Untyped                              ;
; C3_HIGH                       ; 0                     ; Untyped                              ;
; C4_HIGH                       ; 0                     ; Untyped                              ;
; C5_HIGH                       ; 0                     ; Untyped                              ;
; C6_HIGH                       ; 0                     ; Untyped                              ;
; C7_HIGH                       ; 0                     ; Untyped                              ;
; C8_HIGH                       ; 0                     ; Untyped                              ;
; C9_HIGH                       ; 0                     ; Untyped                              ;
; C0_LOW                        ; 0                     ; Untyped                              ;
; C1_LOW                        ; 0                     ; Untyped                              ;
; C2_LOW                        ; 0                     ; Untyped                              ;
; C3_LOW                        ; 0                     ; Untyped                              ;
; C4_LOW                        ; 0                     ; Untyped                              ;
; C5_LOW                        ; 0                     ; Untyped                              ;
; C6_LOW                        ; 0                     ; Untyped                              ;
; C7_LOW                        ; 0                     ; Untyped                              ;
; C8_LOW                        ; 0                     ; Untyped                              ;
; C9_LOW                        ; 0                     ; Untyped                              ;
; C0_INITIAL                    ; 0                     ; Untyped                              ;
; C1_INITIAL                    ; 0                     ; Untyped                              ;
; C2_INITIAL                    ; 0                     ; Untyped                              ;
; C3_INITIAL                    ; 0                     ; Untyped                              ;
; C4_INITIAL                    ; 0                     ; Untyped                              ;
; C5_INITIAL                    ; 0                     ; Untyped                              ;
; C6_INITIAL                    ; 0                     ; Untyped                              ;
; C7_INITIAL                    ; 0                     ; Untyped                              ;
; C8_INITIAL                    ; 0                     ; Untyped                              ;
; C9_INITIAL                    ; 0                     ; Untyped                              ;
; C0_MODE                       ; BYPASS                ; Untyped                              ;
; C1_MODE                       ; BYPASS                ; Untyped                              ;
; C2_MODE                       ; BYPASS                ; Untyped                              ;
; C3_MODE                       ; BYPASS                ; Untyped                              ;
; C4_MODE                       ; BYPASS                ; Untyped                              ;
; C5_MODE                       ; BYPASS                ; Untyped                              ;
; C6_MODE                       ; BYPASS                ; Untyped                              ;
; C7_MODE                       ; BYPASS                ; Untyped                              ;
; C8_MODE                       ; BYPASS                ; Untyped                              ;
; C9_MODE                       ; BYPASS                ; Untyped                              ;
; C0_PH                         ; 0                     ; Untyped                              ;
; C1_PH                         ; 0                     ; Untyped                              ;
; C2_PH                         ; 0                     ; Untyped                              ;
; C3_PH                         ; 0                     ; Untyped                              ;
; C4_PH                         ; 0                     ; Untyped                              ;
; C5_PH                         ; 0                     ; Untyped                              ;
; C6_PH                         ; 0                     ; Untyped                              ;
; C7_PH                         ; 0                     ; Untyped                              ;
; C8_PH                         ; 0                     ; Untyped                              ;
; C9_PH                         ; 0                     ; Untyped                              ;
; L0_HIGH                       ; 1                     ; Untyped                              ;
; L1_HIGH                       ; 1                     ; Untyped                              ;
; G0_HIGH                       ; 1                     ; Untyped                              ;
; G1_HIGH                       ; 1                     ; Untyped                              ;
; G2_HIGH                       ; 1                     ; Untyped                              ;
; G3_HIGH                       ; 1                     ; Untyped                              ;
; E0_HIGH                       ; 1                     ; Untyped                              ;
; E1_HIGH                       ; 1                     ; Untyped                              ;
; E2_HIGH                       ; 1                     ; Untyped                              ;
; E3_HIGH                       ; 1                     ; Untyped                              ;
; L0_LOW                        ; 1                     ; Untyped                              ;
; L1_LOW                        ; 1                     ; Untyped                              ;
; G0_LOW                        ; 1                     ; Untyped                              ;
; G1_LOW                        ; 1                     ; Untyped                              ;
; G2_LOW                        ; 1                     ; Untyped                              ;
; G3_LOW                        ; 1                     ; Untyped                              ;
; E0_LOW                        ; 1                     ; Untyped                              ;
; E1_LOW                        ; 1                     ; Untyped                              ;
; E2_LOW                        ; 1                     ; Untyped                              ;
; E3_LOW                        ; 1                     ; Untyped                              ;
; L0_INITIAL                    ; 1                     ; Untyped                              ;
; L1_INITIAL                    ; 1                     ; Untyped                              ;
; G0_INITIAL                    ; 1                     ; Untyped                              ;
; G1_INITIAL                    ; 1                     ; Untyped                              ;
; G2_INITIAL                    ; 1                     ; Untyped                              ;
; G3_INITIAL                    ; 1                     ; Untyped                              ;
; E0_INITIAL                    ; 1                     ; Untyped                              ;
; E1_INITIAL                    ; 1                     ; Untyped                              ;
; E2_INITIAL                    ; 1                     ; Untyped                              ;
; E3_INITIAL                    ; 1                     ; Untyped                              ;
; L0_MODE                       ; BYPASS                ; Untyped                              ;
; L1_MODE                       ; BYPASS                ; Untyped                              ;
; G0_MODE                       ; BYPASS                ; Untyped                              ;
; G1_MODE                       ; BYPASS                ; Untyped                              ;
; G2_MODE                       ; BYPASS                ; Untyped                              ;
; G3_MODE                       ; BYPASS                ; Untyped                              ;
; E0_MODE                       ; BYPASS                ; Untyped                              ;
; E1_MODE                       ; BYPASS                ; Untyped                              ;
; E2_MODE                       ; BYPASS                ; Untyped                              ;
; E3_MODE                       ; BYPASS                ; Untyped                              ;
; L0_PH                         ; 0                     ; Untyped                              ;
; L1_PH                         ; 0                     ; Untyped                              ;
; G0_PH                         ; 0                     ; Untyped                              ;
; G1_PH                         ; 0                     ; Untyped                              ;
; G2_PH                         ; 0                     ; Untyped                              ;
; G3_PH                         ; 0                     ; Untyped                              ;
; E0_PH                         ; 0                     ; Untyped                              ;
; E1_PH                         ; 0                     ; Untyped                              ;
; E2_PH                         ; 0                     ; Untyped                              ;
; E3_PH                         ; 0                     ; Untyped                              ;
; M_PH                          ; 0                     ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; CLK0_COUNTER                  ; G0                    ; Untyped                              ;
; CLK1_COUNTER                  ; G0                    ; Untyped                              ;
; CLK2_COUNTER                  ; G0                    ; Untyped                              ;
; CLK3_COUNTER                  ; G0                    ; Untyped                              ;
; CLK4_COUNTER                  ; G0                    ; Untyped                              ;
; CLK5_COUNTER                  ; G0                    ; Untyped                              ;
; CLK6_COUNTER                  ; E0                    ; Untyped                              ;
; CLK7_COUNTER                  ; E1                    ; Untyped                              ;
; CLK8_COUNTER                  ; E2                    ; Untyped                              ;
; CLK9_COUNTER                  ; E3                    ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                              ;
; M_TIME_DELAY                  ; 0                     ; Untyped                              ;
; N_TIME_DELAY                  ; 0                     ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                              ;
; VCO_POST_SCALE                ; 0                     ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                       ;
+-------------------------------+-----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_intercon_dbg:wb_intercon_dbg0|wb_mux:wb_mux_or1k_d ;
+----------------+----------------------------------+------------------------------------------------+
; Parameter Name ; Value                            ; Type                                           ;
+----------------+----------------------------------+------------------------------------------------+
; dw             ; 32                               ; Signed Integer                                 ;
; aw             ; 32                               ; Signed Integer                                 ;
; num_slaves     ; 1                                ; Signed Integer                                 ;
; MATCH_ADDR     ; 00000000000000000000000000000000 ; Unsigned Binary                                ;
; MATCH_MASK     ; 00000000000000000000000000000000 ; Unsigned Binary                                ;
+----------------+----------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_intercon_dbg:wb_intercon_dbg0|wb_mux:wb_mux_dbg ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; dw             ; 32                               ; Signed Integer                              ;
; aw             ; 32                               ; Signed Integer                              ;
; num_slaves     ; 1                                ; Signed Integer                              ;
; MATCH_ADDR     ; 00000000000000000000000000000000 ; Unsigned Binary                             ;
; MATCH_MASK     ; 00000000000000000000000000000000 ; Unsigned Binary                             ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                  ;
; aw             ; 32    ; Signed Integer                                                                  ;
; num_masters    ; 2     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus|arbiter:arbiter0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; NUM_PORTS      ; 2     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_mux:wb_mux_or1k_i          ;
+----------------+------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                            ; Type            ;
+----------------+------------------------------------------------------------------+-----------------+
; dw             ; 32                                                               ; Signed Integer  ;
; aw             ; 32                                                               ; Signed Integer  ;
; num_slaves     ; 2                                                                ; Signed Integer  ;
; MATCH_ADDR     ; 0000000000000000000000000000000011110000000000000000000000000000 ; Unsigned Binary ;
; MATCH_MASK     ; 1111111000000000000000000000000011111111111111111111110000000000 ; Unsigned Binary ;
+----------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_mux:wb_mux_dbus                                                                                                                                                                                                                                            ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                                                                                                                                                                                                                                            ; Type            ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; dw             ; 32                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; aw             ; 32                                                                                                                                                                                                                                                                                               ; Signed Integer  ;
; num_slaves     ; 9                                                                                                                                                                                                                                                                                                ; Signed Integer  ;
; MATCH_ADDR     ; 000000000000000000000000000000001001000000000000000000000000000010010001000000000000000000000000100100100000000000000000000000001010000000000000000000000000000010100001000000000000000000000000101100000000000000000000000000001011000100000000000000000000000010110010000000000000000000000000 ; Unsigned Binary ;
; MATCH_MASK     ; 111111100000000000000000000000001111111111111111111111111110000011111111111111111111111111111110111111111111111111111111111111101111111111111111111111111111100011111111111111111111111111111000111111111111111111111111111110001111111111111111111111111111100011111111111111111111111111111000 ; Unsigned Binary ;
+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_uart0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; aw             ; 32    ; Signed Integer                                                                   ;
; mdw            ; 32    ; Signed Integer                                                                   ;
; sdw            ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_gpio0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; aw             ; 32    ; Signed Integer                                                                   ;
; mdw            ; 32    ; Signed Integer                                                                   ;
; sdw            ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_gpio1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; aw             ; 32    ; Signed Integer                                                                   ;
; mdw            ; 32    ; Signed Integer                                                                   ;
; sdw            ; 8     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_i2c0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; aw             ; 32    ; Signed Integer                                                                  ;
; mdw            ; 32    ; Signed Integer                                                                  ;
; sdw            ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_i2c1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; aw             ; 32    ; Signed Integer                                                                  ;
; mdw            ; 32    ; Signed Integer                                                                  ;
; sdw            ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_spi0 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; aw             ; 32    ; Signed Integer                                                                  ;
; mdw            ; 32    ; Signed Integer                                                                  ;
; sdw            ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_spi1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; aw             ; 32    ; Signed Integer                                                                  ;
; mdw            ; 32    ; Signed Integer                                                                  ;
; sdw            ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_spi2 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; aw             ; 32    ; Signed Integer                                                                  ;
; mdw            ; 32    ; Signed Integer                                                                  ;
; sdw            ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                      ;
+-------------------------+------------------+---------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                    ;
; sld_instance_index      ; 0                ; Signed Integer                                                            ;
; sld_ir_width            ; 4                ; Signed Integer                                                            ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                            ;
; sld_sim_action          ;                  ; String                                                                    ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                            ;
; lpm_type                ; sld_virtual_jtag ; String                                                                    ;
; lpm_hint                ; UNUSED           ; String                                                                    ;
+-------------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0 ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; dw             ; 32                               ; Signed Integer  ;
; aw             ; 32                               ; Signed Integer  ;
; ppic_ints      ; 31                               ; Signed Integer  ;
; boot_adr       ; 11110000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_wb_biu:iwb_biu ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                   ;
; aw             ; 32    ; Signed Integer                                                   ;
; bl             ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_wb_biu:dwb_biu ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                   ;
; aw             ; 32    ; Signed Integer                                                   ;
; bl             ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top ;
+----------------+----------------------------------+-------------------------------------------------+
; Parameter Name ; Value                            ; Type                                            ;
+----------------+----------------------------------+-------------------------------------------------+
; dw             ; 32                               ; Signed Integer                                  ;
; aw             ; 32                               ; Signed Integer                                  ;
; boot_adr       ; 11110000000000000000000000000000 ; Unsigned Binary                                 ;
+----------------+----------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                             ;
; aw             ; 32    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 6     ; Signed Integer                                                                                                                      ;
; dw             ; 14    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 6     ; Signed Integer                                                                                                                      ;
; dw             ; 22    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                     ;
; aw             ; 10    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; aw             ; 10    ; Signed Integer                                                                                                          ;
; dw             ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; dw             ; 21    ; Signed Integer                                                                                     ;
; aw             ; 8     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; aw             ; 8     ; Signed Integer                                                                                                          ;
; dw             ; 21    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu ;
+----------------+----------------------------------+---------------------------------------+
; Parameter Name ; Value                            ; Type                                  ;
+----------------+----------------------------------+---------------------------------------+
; dw             ; 32                               ; Signed Integer                        ;
; aw             ; 5                                ; Signed Integer                        ;
; boot_adr       ; 11110000000000000000000000000000 ; Unsigned Binary                       ;
+----------------+----------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc ;
+----------------+----------------------------------+-----------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                            ;
+----------------+----------------------------------+-----------------------------------------------------------------+
; boot_adr       ; 11110000000000000000000000000000 ; Unsigned Binary                                                 ;
+----------------+----------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                       ;
; aw             ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; aw             ; 5     ; Signed Integer                                                                                         ;
; dw             ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; aw             ; 5     ; Signed Integer                                                                                         ;
; dw             ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                         ;
; aw             ; 5     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                             ;
; aw             ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                             ;
; aw             ; 32    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 6     ; Signed Integer                                                                                                                   ;
; dw             ; 14    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 6     ; Signed Integer                                                                                                                      ;
; dw             ; 24    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                         ;
; aw             ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                     ;
; aw             ; 10    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 10    ; Signed Integer                                                                                                               ;
; dw             ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; dw             ; 22    ; Signed Integer                                                                                     ;
; aw             ; 8     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; aw             ; 8     ; Signed Integer                                                                                                          ;
; dw             ; 22    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_sb:or1200_sb ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                 ;
; aw             ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_du:or1200_du ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                 ;
; aw             ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_bootrom:bootrom           ;
+----------------+-----------------------------------------+----------------+
; Parameter Name ; Value                                   ; Type           ;
+----------------+-----------------------------------------+----------------+
; DEPTH          ; 1024                                    ; Signed Integer ;
; WB_AW          ; 10                                      ; Signed Integer ;
; MEMFILE        ; ../src/de0_nano/sw/spi_uimage_loader.vh ; String         ;
+----------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0 ;
+----------------+--------+-------------------------------------------------+
; Parameter Name ; Value  ; Type                                            ;
+----------------+--------+-------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                          ;
; CLK_FREQ_MHZ   ; 100    ; Signed Integer                                  ;
; POWERUP_DELAY  ; 200    ; Signed Integer                                  ;
; BURST_LENGTH   ; 8      ; Signed Integer                                  ;
; WB_PORTS       ; 2      ; Signed Integer                                  ;
; BUF_WIDTH      ; 3      ; Signed Integer                                  ;
; ROW_WIDTH      ; 13     ; Signed Integer                                  ;
; COL_WIDTH      ; 9      ; Signed Integer                                  ;
; BA_WIDTH       ; 2      ; Signed Integer                                  ;
; tCAC           ; 2      ; Signed Integer                                  ;
; tRAC           ; 5      ; Signed Integer                                  ;
; tRP            ; 2      ; Signed Integer                                  ;
; tRC            ; 7      ; Signed Integer                                  ;
; tMRD           ; 2      ; Signed Integer                                  ;
+----------------+--------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; CLK_FREQ_MHZ   ; 100   ; Signed Integer                                                         ;
; POWERUP_DELAY  ; 200   ; Signed Integer                                                         ;
; BURST_LENGTH   ; 8     ; Signed Integer                                                         ;
; ROW_WIDTH      ; 13    ; Signed Integer                                                         ;
; COL_WIDTH      ; 9     ; Signed Integer                                                         ;
; BA_WIDTH       ; 2     ; Signed Integer                                                         ;
; tCAC           ; 2     ; Signed Integer                                                         ;
; tRAC           ; 5     ; Signed Integer                                                         ;
; tRP            ; 2     ; Signed Integer                                                         ;
; tRC            ; 7     ; Signed Integer                                                         ;
; tMRD           ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter ;
+----------------+--------+---------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                          ;
; WB_PORTS       ; 2      ; Signed Integer                                                                  ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port ;
+----------------+--------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                     ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                                   ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ses1      ; Untyped                                                                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port ;
+----------------+--------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                     ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                                   ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                                                                                                                                                ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_ses1      ; Untyped                                                                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart16550_0 ;
+-----------------+-------+-----------------------------------------+
; Parameter Name  ; Value ; Type                                    ;
+-----------------+-------+-----------------------------------------+
; uart_data_width ; 8     ; Signed Integer                          ;
; uart_addr_width ; 3     ; Signed Integer                          ;
; debug           ; 0     ; Signed Integer                          ;
+-----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; s_idle         ; 000   ; Unsigned Binary                                                                      ;
; s_send_start   ; 001   ; Unsigned Binary                                                                      ;
; s_send_byte    ; 010   ; Unsigned Binary                                                                      ;
; s_send_parity  ; 011   ; Unsigned Binary                                                                      ;
; s_send_stop    ; 100   ; Unsigned Binary                                                                      ;
; s_pop_byte     ; 101   ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; fifo_width     ; 8     ; Signed Integer                                                                                          ;
; fifo_depth     ; 16    ; Signed Integer                                                                                          ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                                          ;
; fifo_counter_w ; 5     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                                        ;
; data_width     ; 8     ; Signed Integer                                                                                                        ;
; depth          ; 16    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                            ;
; init_value     ; 1     ; Unsigned Binary                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver ;
+-----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------+
; sr_idle         ; 0000  ; Unsigned Binary                                                               ;
; sr_rec_start    ; 0001  ; Unsigned Binary                                                               ;
; sr_rec_bit      ; 0010  ; Unsigned Binary                                                               ;
; sr_rec_parity   ; 0011  ; Unsigned Binary                                                               ;
; sr_rec_stop     ; 0100  ; Unsigned Binary                                                               ;
; sr_check_parity ; 0101  ; Unsigned Binary                                                               ;
; sr_rec_prepare  ; 0110  ; Unsigned Binary                                                               ;
; sr_end_bit      ; 0111  ; Unsigned Binary                                                               ;
; sr_ca_lc_parity ; 1000  ; Unsigned Binary                                                               ;
; sr_wait1        ; 1001  ; Unsigned Binary                                                               ;
; sr_push         ; 1010  ; Unsigned Binary                                                               ;
+-----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; fifo_width     ; 11    ; Signed Integer                                                                                    ;
; fifo_depth     ; 16    ; Signed Integer                                                                                    ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                                    ;
; fifo_counter_w ; 5     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                                  ;
; data_width     ; 8     ; Signed Integer                                                                                                  ;
; depth          ; 16    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_top:i2c0 ;
+--------------------+----------+----------------------------------+
; Parameter Name     ; Value    ; Type                             ;
+--------------------+----------+----------------------------------+
; ARST_LVL           ; 1        ; Unsigned Binary                  ;
; DEFAULT_SLAVE_ADDR ; 01000101 ; Unsigned Binary                  ;
+--------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller ;
+----------------+------------+-------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                    ;
+----------------+------------+-------------------------------------------------------------------------+
; ST_IDLE        ; 0000000000 ; Unsigned Binary                                                         ;
; ST_START       ; 0000000001 ; Unsigned Binary                                                         ;
; ST_READ        ; 0000000010 ; Unsigned Binary                                                         ;
; ST_WRITE       ; 0000000100 ; Unsigned Binary                                                         ;
; ST_ACK         ; 0000001000 ; Unsigned Binary                                                         ;
; ST_STOP        ; 0000010000 ; Unsigned Binary                                                         ;
; ST_SL_ACK      ; 0000100000 ; Unsigned Binary                                                         ;
; ST_SL_RD       ; 0001000000 ; Unsigned Binary                                                         ;
; ST_SL_WR       ; 0010000000 ; Unsigned Binary                                                         ;
; ST_SL_WAIT     ; 0100000000 ; Unsigned Binary                                                         ;
; ST_SL_PRELOAD  ; 1000000000 ; Unsigned Binary                                                         ;
+----------------+------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+-----------------------+--------------------+---------------------------------------------------------------------------------------------+
; Parameter Name        ; Value              ; Type                                                                                        ;
+-----------------------+--------------------+---------------------------------------------------------------------------------------------+
; idle                  ; 000000000000000000 ; Unsigned Binary                                                                             ;
; start_a               ; 000000000000000001 ; Unsigned Binary                                                                             ;
; start_b               ; 000000000000000010 ; Unsigned Binary                                                                             ;
; start_c               ; 000000000000000100 ; Unsigned Binary                                                                             ;
; start_d               ; 000000000000001000 ; Unsigned Binary                                                                             ;
; start_e               ; 000000000000010000 ; Unsigned Binary                                                                             ;
; stop_a                ; 000000000000100000 ; Unsigned Binary                                                                             ;
; stop_b                ; 000000000001000000 ; Unsigned Binary                                                                             ;
; stop_c                ; 000000000010000000 ; Unsigned Binary                                                                             ;
; stop_d                ; 000000000100000000 ; Unsigned Binary                                                                             ;
; rd_a                  ; 000000001000000000 ; Unsigned Binary                                                                             ;
; rd_b                  ; 000000010000000000 ; Unsigned Binary                                                                             ;
; rd_c                  ; 000000100000000000 ; Unsigned Binary                                                                             ;
; rd_d                  ; 000001000000000000 ; Unsigned Binary                                                                             ;
; wr_a                  ; 000010000000000000 ; Unsigned Binary                                                                             ;
; wr_b                  ; 000100000000000000 ; Unsigned Binary                                                                             ;
; wr_c                  ; 001000000000000000 ; Unsigned Binary                                                                             ;
; wr_d                  ; 010000000000000000 ; Unsigned Binary                                                                             ;
; slave_idle            ; 00000              ; Unsigned Binary                                                                             ;
; slave_wr              ; 00001              ; Unsigned Binary                                                                             ;
; slave_wr_a            ; 00010              ; Unsigned Binary                                                                             ;
; slave_rd              ; 00100              ; Unsigned Binary                                                                             ;
; slave_rd_a            ; 01000              ; Unsigned Binary                                                                             ;
; slave_wait_next_cmd_1 ; 10000              ; Unsigned Binary                                                                             ;
; slave_wait_next_cmd_2 ; 10001              ; Unsigned Binary                                                                             ;
+-----------------------+--------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_top:i2c1 ;
+--------------------+----------+----------------------------------+
; Parameter Name     ; Value    ; Type                             ;
+--------------------+----------+----------------------------------+
; ARST_LVL           ; 1        ; Unsigned Binary                  ;
; DEFAULT_SLAVE_ADDR ; 01000101 ; Unsigned Binary                  ;
+--------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller ;
+----------------+------------+-------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                    ;
+----------------+------------+-------------------------------------------------------------------------+
; ST_IDLE        ; 0000000000 ; Unsigned Binary                                                         ;
; ST_START       ; 0000000001 ; Unsigned Binary                                                         ;
; ST_READ        ; 0000000010 ; Unsigned Binary                                                         ;
; ST_WRITE       ; 0000000100 ; Unsigned Binary                                                         ;
; ST_ACK         ; 0000001000 ; Unsigned Binary                                                         ;
; ST_STOP        ; 0000010000 ; Unsigned Binary                                                         ;
; ST_SL_ACK      ; 0000100000 ; Unsigned Binary                                                         ;
; ST_SL_RD       ; 0001000000 ; Unsigned Binary                                                         ;
; ST_SL_WR       ; 0010000000 ; Unsigned Binary                                                         ;
; ST_SL_WAIT     ; 0100000000 ; Unsigned Binary                                                         ;
; ST_SL_PRELOAD  ; 1000000000 ; Unsigned Binary                                                         ;
+----------------+------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master_top:i2c1|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller ;
+-----------------------+--------------------+---------------------------------------------------------------------------------------------+
; Parameter Name        ; Value              ; Type                                                                                        ;
+-----------------------+--------------------+---------------------------------------------------------------------------------------------+
; idle                  ; 000000000000000000 ; Unsigned Binary                                                                             ;
; start_a               ; 000000000000000001 ; Unsigned Binary                                                                             ;
; start_b               ; 000000000000000010 ; Unsigned Binary                                                                             ;
; start_c               ; 000000000000000100 ; Unsigned Binary                                                                             ;
; start_d               ; 000000000000001000 ; Unsigned Binary                                                                             ;
; start_e               ; 000000000000010000 ; Unsigned Binary                                                                             ;
; stop_a                ; 000000000000100000 ; Unsigned Binary                                                                             ;
; stop_b                ; 000000000001000000 ; Unsigned Binary                                                                             ;
; stop_c                ; 000000000010000000 ; Unsigned Binary                                                                             ;
; stop_d                ; 000000000100000000 ; Unsigned Binary                                                                             ;
; rd_a                  ; 000000001000000000 ; Unsigned Binary                                                                             ;
; rd_b                  ; 000000010000000000 ; Unsigned Binary                                                                             ;
; rd_c                  ; 000000100000000000 ; Unsigned Binary                                                                             ;
; rd_d                  ; 000001000000000000 ; Unsigned Binary                                                                             ;
; wr_a                  ; 000010000000000000 ; Unsigned Binary                                                                             ;
; wr_b                  ; 000100000000000000 ; Unsigned Binary                                                                             ;
; wr_c                  ; 001000000000000000 ; Unsigned Binary                                                                             ;
; wr_d                  ; 010000000000000000 ; Unsigned Binary                                                                             ;
; slave_idle            ; 00000              ; Unsigned Binary                                                                             ;
; slave_wr              ; 00001              ; Unsigned Binary                                                                             ;
; slave_wr_a            ; 00010              ; Unsigned Binary                                                                             ;
; slave_rd              ; 00100              ; Unsigned Binary                                                                             ;
; slave_rd_a            ; 01000              ; Unsigned Binary                                                                             ;
; slave_wait_next_cmd_1 ; 10000              ; Unsigned Binary                                                                             ;
; slave_wait_next_cmd_2 ; 10001              ; Unsigned Binary                                                                             ;
+-----------------------+--------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_spi:spi0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SS_WIDTH       ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_spi:spi0|fifo4:rfifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; dw             ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_spi:spi0|fifo4:wfifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; dw             ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_spi:spi1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SS_WIDTH       ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_spi:spi1|fifo4:rfifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; dw             ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_spi:spi1|fifo4:wfifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; dw             ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_spi:spi2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SS_WIDTH       ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_spi:spi2|fifo4:rfifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; dw             ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_spi:spi2|fifo4:wfifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; dw             ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_bsd1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 21                   ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 21                   ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_fvd1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 14                   ; Untyped                                                                                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 14                   ; Untyped                                                                                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_9sd1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 21                   ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 21                   ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_fvd1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 14                   ; Untyped                                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 14                   ; Untyped                                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_9sd1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 22                   ; Untyped                                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 22                   ; Untyped                                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_7sd1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_v1e1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_v1e1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_v1e1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_v1e1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_trd1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_trd1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_p4e1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                     ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                     ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                     ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_u9c1      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                               ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                               ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_u9c1      ; Untyped                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: wb_bootrom:bootrom|altsyncram:mem_rtl_0           ;
+------------------------------------+----------------------------------------------+----------------+
; Parameter Name                     ; Value                                        ; Type           ;
+------------------------------------+----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                          ; Untyped        ;
; WIDTH_A                            ; 32                                           ; Untyped        ;
; WIDTHAD_A                          ; 8                                            ; Untyped        ;
; NUMWORDS_A                         ; 256                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped        ;
; WIDTH_B                            ; 1                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped        ;
; INIT_FILE                          ; db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_hf71                              ; Untyped        ;
+------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|lpm_add_sub:Add0 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32           ; Untyped                                                                                      ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                      ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                      ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                      ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                      ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                      ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                      ;
; USE_WYS                ; OFF          ; Untyped                                                                                      ;
; STYLE                  ; FAST         ; Untyped                                                                                      ;
; CBXI_PARAMETER         ; add_sub_pvi  ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                               ;
+------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                    ;
+-------------------------------+-------------------------------------------------+
; Name                          ; Value                                           ;
+-------------------------------+-------------------------------------------------+
; Number of entity instances    ; 1                                               ;
; Entity Instance               ; clkgen:clkgen0|pll:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                          ;
;     -- PLL_TYPE               ; AUTO                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                               ;
+-------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                         ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 18                                                                                                                                                                           ;
; Entity Instance                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 24                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 24                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 21                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 21                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 14                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 14                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 21                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 21                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 14                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 14                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 22                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 22                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0                                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
; Entity Instance                           ; wb_bootrom:bootrom|altsyncram:mem_rtl_0                                                                                                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "gpio:gpio1"                    ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; gpio_i[7..4] ; Input  ; Info     ; Stuck at GND           ;
; gpio_o       ; Output ; Info     ; Explicitly unconnected ;
; gpio_dir_o   ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_spi:spi2"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; inta_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver"                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rstate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops" ;
+-----------------+-------+----------+--------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                      ;
+-----------------+-------+----------+--------------------------------------------------------------+
; stage1_rst_i    ; Input ; Info     ; Stuck at GND                                                 ;
; stage1_clk_en_i ; Input ; Info     ; Stuck at VCC                                                 ;
+-----------------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; overrun ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart16550_0|uart_wb:wb_interface" ;
+------------+-------+----------+---------------------------------------+
; Port       ; Type  ; Severity ; Details                               ;
+------------+-------+----------+---------------------------------------+
; wb_dat32_o ; Input ; Info     ; Stuck at GND                          ;
; wb_sel_i   ; Input ; Info     ; Stuck at GND                          ;
+------------+-------+----------+---------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "uart_top:uart16550_0"       ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; wb_sel_i  ; Input  ; Info     ; Stuck at GND           ;
; rts_pad_o ; Output ; Info     ; Explicitly unconnected ;
; dtr_pad_o ; Output ; Info     ; Explicitly unconnected ;
; cts_pad_i ; Input  ; Info     ; Stuck at GND           ;
; dsr_pad_i ; Input  ; Info     ; Stuck at GND           ;
; ri_pad_i  ; Input  ; Info     ; Stuck at GND           ;
; dcd_pad_i ; Input  ; Info     ; Stuck at GND           ;
+-----------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; wr_data_i[71..66] ; Input  ; Info     ; Stuck at GND                                                                                       ;
; rd_data_o[71..66] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------+
; do_b ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:rd_fifo" ;
+------------+--------+----------+-------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------+
; BYTES_FREE ; Output ; Info     ; Explicitly unconnected                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:ack_sff" ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                       ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; D_SET ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg|syncflop:strobe_sff" ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                          ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; D_SET ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:ren_sff" ;
+-------+-------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------+
; D_SET ; Input ; Info     ; Stuck at GND                                                                        ;
+-------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:wen_sff" ;
+-------+-------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                             ;
+-------+-------+----------+-------------------------------------------------------------------------------------+
; D_SET ; Input ; Info     ; Stuck at GND                                                                        ;
+-------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "adbg_top:dbg_if0"              ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; wb_rst_i     ; Input  ; Info     ; Stuck at GND           ;
; wb_cab_o     ; Output ; Info     ; Explicitly unconnected ;
; wb_jsp_adr_i ; Input  ; Info     ; Stuck at GND           ;
; wb_jsp_dat_i ; Input  ; Info     ; Stuck at GND           ;
; wb_jsp_cyc_i ; Input  ; Info     ; Stuck at GND           ;
; wb_jsp_stb_i ; Input  ; Info     ; Stuck at GND           ;
; wb_jsp_sel_i ; Input  ; Info     ; Stuck at GND           ;
; wb_jsp_we_i  ; Input  ; Info     ; Stuck at GND           ;
; wb_jsp_cab_i ; Input  ; Info     ; Stuck at GND           ;
; wb_jsp_cti_i ; Input  ; Info     ; Stuck at GND           ;
; wb_jsp_bte_i ; Input  ; Info     ; Stuck at GND           ;
; wb_jsp_dat_o ; Output ; Info     ; Explicitly unconnected ;
; wb_jsp_ack_o ; Output ; Info     ; Explicitly unconnected ;
; wb_jsp_err_o ; Output ; Info     ; Explicitly unconnected ;
; int_o        ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm" ;
+--------------------+-------+----------+--------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                            ;
+--------------------+-------+----------+--------------------------------------------------------------------+
; dc_block_flush     ; Input ; Info     ; Stuck at GND                                                       ;
; dc_block_writeback ; Input ; Info     ; Stuck at GND                                                       ;
+--------------------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; id_mac_op ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu"                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; id_void          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; id_insn          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ex_void          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_insn          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_freeze        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ex_pc            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_pc            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ex_flushpipe     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; du_except_trig   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; du_hwbkpt_ls_r   ; Input  ; Info     ; Stuck at GND                                                                        ;
; du_lsu_store_dat ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; du_lsu_load_dat  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; abort_mvspr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; abort_ex         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_cs[31..11]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_cs[8..7]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_cs[5]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_cs[0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top"                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; icbiu_adr_o[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_wb_biu:iwb_biu" ;
+-----------------+-------+----------+-------------------------------------+
; Port            ; Type  ; Severity ; Details                             ;
+-----------------+-------+----------+-------------------------------------+
; biu_adr_i[1..0] ; Input ; Info     ; Stuck at GND                        ;
+-----------------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0"                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbg_ewt_i          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; dbg_lss_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; dbg_is_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; dbg_wp_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; pm_clksd_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; pm_dc_gate_o       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; pm_ic_gate_o       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; pm_dmmu_gate_o     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; pm_immu_gate_o     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; pm_tt_gate_o       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; pm_cpu_gate_o      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; pm_wakeup_o        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; pm_lvolt_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; clmode_i           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; pic_ints_i         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (31 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pic_ints_i[30..25] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; pic_ints_i[23..12] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; pic_ints_i[5..3]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; pic_ints_i[1..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; pic_ints_i[9]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sig_tick           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; pm_cpustall_i      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component" ;
+--------------------+--------+----------+--------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------+
; tms                ; Output ; Info     ; Explicitly unconnected                                       ;
; jtag_state_sdr     ; Output ; Info     ; Explicitly unconnected                                       ;
; jtag_state_sir     ; Output ; Info     ; Explicitly unconnected                                       ;
; jtag_state_sdrs    ; Output ; Info     ; Explicitly unconnected                                       ;
; jtag_state_cdr     ; Output ; Info     ; Explicitly unconnected                                       ;
; jtag_state_e1dr    ; Output ; Info     ; Explicitly unconnected                                       ;
; jtag_state_pdr     ; Output ; Info     ; Explicitly unconnected                                       ;
; jtag_state_e2dr    ; Output ; Info     ; Explicitly unconnected                                       ;
; jtag_state_udr     ; Output ; Info     ; Explicitly unconnected                                       ;
; jtag_state_sirs    ; Output ; Info     ; Explicitly unconnected                                       ;
; jtag_state_cir     ; Output ; Info     ; Explicitly unconnected                                       ;
; jtag_state_e1ir    ; Output ; Info     ; Explicitly unconnected                                       ;
; jtag_state_pir     ; Output ; Info     ; Explicitly unconnected                                       ;
; jtag_state_e2ir    ; Output ; Info     ; Explicitly unconnected                                       ;
; jtag_state_uir     ; Output ; Info     ; Explicitly unconnected                                       ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                       ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                       ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                       ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                       ;
+--------------------+--------+----------+--------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "altera_virtual_jtag:jtag_tap0"       ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; test_logic_reset_o ; Output ; Info     ; Explicitly unconnected ;
; run_test_idle_o    ; Output ; Info     ; Explicitly unconnected ;
+--------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_intercon:wb_intercon0"                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; wb_sdram_dbus_err_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_sdram_dbus_rty_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_sdram_ibus_err_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_sdram_ibus_rty_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_uart0_adr_o[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_sel_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_cti_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_bte_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_uart0_err_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_uart0_rty_i        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_gpio0_adr_o[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_gpio0_sel_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_gpio1_adr_o[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_gpio1_sel_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_i2c0_adr_o[31..3]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_i2c0_sel_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_i2c0_cti_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_i2c0_bte_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_i2c0_err_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_i2c0_rty_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_i2c1_adr_o[31..3]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_i2c1_sel_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_i2c1_cti_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_i2c1_bte_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_i2c1_err_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_i2c1_rty_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_spi0_adr_o[31..3]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi0_sel_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi0_cti_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi0_bte_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi1_adr_o[31..3]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi1_sel_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi1_cti_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi1_bte_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi2_adr_o[31..3]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi2_sel_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi2_cti_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_spi2_bte_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_dat_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_sel_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_we_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_cti_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_bte_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_rom0_err_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_rom0_rty_i         ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus|arbiter:arbiter0"        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; grant ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_intercon_dbg:wb_intercon_dbg0"                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; wb_dbg_rty_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkgen:clkgen0|pll:pll0"                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c2   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkgen:clkgen0"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; async_rst_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                       ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                        ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------+
; 0              ; YES        ; N/A              ; 4        ; 0x10    ; 5               ; 0x0B                    ; altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 104                         ;
; cycloneiii_ff         ; 4813                        ;
;     CLR               ; 565                         ;
;     CLR SCLR          ; 12                          ;
;     CLR SCLR SLD      ; 38                          ;
;     CLR SLD           ; 53                          ;
;     ENA               ; 1282                        ;
;     ENA CLR           ; 1538                        ;
;     ENA CLR SCLR      ; 24                          ;
;     ENA CLR SCLR SLD  ; 71                          ;
;     ENA CLR SLD       ; 239                         ;
;     ENA SCLR          ; 130                         ;
;     ENA SCLR SLD      ; 20                          ;
;     SCLR              ; 119                         ;
;     SCLR SLD          ; 40                          ;
;     SLD               ; 66                          ;
;     plain             ; 616                         ;
; cycloneiii_io_obuf    ; 28                          ;
; cycloneiii_lcell_comb ; 9140                        ;
;     arith             ; 953                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 702                         ;
;         3 data inputs ; 249                         ;
;     normal            ; 8187                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 134                         ;
;         2 data inputs ; 649                         ;
;         3 data inputs ; 2123                        ;
;         4 data inputs ; 5278                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 356                         ;
;                       ;                             ;
; Max LUT depth         ; 28.00                       ;
; Average LUT depth     ; 9.15                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 94                                       ;
; cycloneiii_ff         ; 78                                       ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 20                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 110                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 102                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 26                                       ;
;         4 data inputs ; 46                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.79                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:01:04     ;
; sld_hub:auto_hub ; 00:00:02     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus II License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Wed Aug  5 19:26:14 2015
Info: Command: quartus_map de0_nano
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v
    Info (12023): Found entity 1: adbg_wb_biu
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v
    Info (12023): Found entity 1: adbg_or1k_status_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v
    Info (12023): Found entity 1: adbg_jsp_biu
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v
    Info (12023): Found entity 1: adbg_or1k_module
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v
    Info (12023): Found entity 1: syncflop
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v
    Info (12023): Found entity 1: adbg_crc32
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v
    Info (12023): Found entity 1: adbg_jsp_module
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v
    Info (12023): Found entity 1: adbg_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v
    Info (12023): Found entity 1: bytefifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v
    Info (12023): Found entity 1: adbg_or1k_biu
Info (12021): Found 0 design units, including 0 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v
    Info (12023): Found entity 1: syncreg
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v
    Info (12023): Found entity 1: adbg_wb_module
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/altera_virtual_jtag/altera_virtual_jtag.v
    Info (12023): Found entity 1: altera_virtual_jtag
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/gpio/gpio.v
    Info (12023): Found entity 1: gpio
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../src/i2c/rtl/verilog/i2c_master_bit_ctrl.v(194)
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../src/i2c/rtl/verilog/i2c_master_byte_ctrl.v(244)
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/i2c/rtl/verilog/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/jtag_tap/tap/rtl/verilog/tap_top.v
    Info (12023): Found entity 1: tap_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_branch_prediction.v
    Info (12023): Found entity 1: mor1kx_branch_prediction
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_bus_if_avalon.v
    Info (12023): Found entity 1: mor1kx_bus_if_avalon
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_bus_if_wb32.v
    Info (12023): Found entity 1: mor1kx_bus_if_wb32
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cache_lru.v
    Info (12023): Found entity 1: mor1kx_cache_lru
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cfgrs.v
    Info (12023): Found entity 1: mor1kx_cfgrs
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_cappuccino.v
    Info (12023): Found entity 1: mor1kx_cpu_cappuccino
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_espresso.v
    Info (12023): Found entity 1: mor1kx_cpu_espresso
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu_prontoespresso.v
    Info (12023): Found entity 1: mor1kx_cpu_prontoespresso
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_cpu.v
    Info (12023): Found entity 1: mor1kx_cpu
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_cappuccino.v
    Info (12023): Found entity 1: mor1kx_ctrl_cappuccino
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_espresso.v
    Info (12023): Found entity 1: mor1kx_ctrl_espresso
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ctrl_prontoespresso.v
    Info (12023): Found entity 1: mor1kx_ctrl_prontoespresso
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_dcache.v
    Info (12023): Found entity 1: mor1kx_dcache
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_decode_execute_cappuccino.v
    Info (12023): Found entity 1: mor1kx_decode_execute_cappuccino
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_decode.v
    Info (12023): Found entity 1: mor1kx_decode
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_dmmu.v
    Info (12023): Found entity 1: mor1kx_dmmu
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_execute_alu.v
    Info (12023): Found entity 1: mor1kx_execute_alu
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v
    Info (12023): Found entity 1: mor1kx_execute_ctrl_cappuccino
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_cappuccino.v
    Info (12023): Found entity 1: mor1kx_fetch_cappuccino
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_espresso.v
    Info (12023): Found entity 1: mor1kx_fetch_espresso
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_prontoespresso.v
    Info (12023): Found entity 1: mor1kx_fetch_prontoespresso
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v
    Info (12023): Found entity 1: mor1kx_fetch_tcm_prontoespresso
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_icache.v
    Info (12023): Found entity 1: mor1kx_icache
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_immu.v
    Info (12023): Found entity 1: mor1kx_immu
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_lsu_cappuccino.v
    Info (12023): Found entity 1: mor1kx_lsu_cappuccino
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_lsu_espresso.v
    Info (12023): Found entity 1: mor1kx_lsu_espresso
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_pic.v
    Info (12023): Found entity 1: mor1kx_pic
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_rf_cappuccino.v
    Info (12023): Found entity 1: mor1kx_rf_cappuccino
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_rf_espresso.v
    Info (12023): Found entity 1: mor1kx_rf_espresso
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_simple_dpram_sclk.v
    Info (12023): Found entity 1: mor1kx_simple_dpram_sclk
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_store_buffer.v
    Info (12023): Found entity 1: mor1kx_store_buffer
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_ticktimer.v
    Info (12023): Found entity 1: mor1kx_ticktimer
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_true_dpram_sclk.v
    Info (12023): Found entity 1: mor1kx_true_dpram_sclk
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx.v
    Info (12023): Found entity 1: mor1kx
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_wb_mux_cappuccino.v
    Info (12023): Found entity 1: mor1kx_wb_mux_cappuccino
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/mor1kx-3.1/rtl/verilog/mor1kx_wb_mux_espresso.v
    Info (12023): Found entity 1: mor1kx_wb_mux_espresso
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_alu.v
    Info (12023): Found entity 1: or1200_alu
Info (12021): Found 0 design units, including 0 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_amultp2_32x32.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cfgr.v
    Info (12023): Found entity 1: or1200_cfgr
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_cpu.v
    Info (12023): Found entity 1: or1200_cpu
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ctrl.v
    Info (12023): Found entity 1: or1200_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_fsm.v
    Info (12023): Found entity 1: or1200_dc_fsm
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_ram.v
    Info (12023): Found entity 1: or1200_dc_ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_tag.v
    Info (12023): Found entity 1: or1200_dc_tag
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dc_top.v
    Info (12023): Found entity 1: or1200_dc_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dmmu_tlb.v
    Info (12023): Found entity 1: or1200_dmmu_tlb
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dmmu_top.v
    Info (12023): Found entity 1: or1200_dmmu_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dpram_256x32.v
    Info (12023): Found entity 1: or1200_dpram_256x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dpram_32x32.v
    Info (12023): Found entity 1: or1200_dpram_32x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_dpram.v
    Info (12023): Found entity 1: or1200_dpram
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_du.v
    Info (12023): Found entity 1: or1200_du
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_except.v
    Info (12023): Found entity 1: or1200_except
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_addsub.v
    Info (12023): Found entity 1: or1200_fpu_addsub
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_arith.v
    Info (12023): Found entity 1: or1200_fpu_arith
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_div.v
    Info (12023): Found entity 1: or1200_fpu_div
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_fcmp.v
    Info (12023): Found entity 1: or1200_fpu_fcmp
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_intfloat_conv.v
    Info (12023): Found entity 1: or1200_fpu_intfloat_conv
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_intfloat_conv_except.v
    Info (12023): Found entity 1: or1200_fpu_intfloat_conv_except
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_mul.v
    Info (12023): Found entity 1: or1200_fpu_mul
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_addsub.v
    Info (12023): Found entity 1: or1200_fpu_post_norm_addsub
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_div.v
    Info (12023): Found entity 1: or1200_fpu_post_norm_div
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_intfloat_conv.v
    Info (12023): Found entity 1: or1200_fpu_post_norm_intfloat_conv
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_post_norm_mul.v
    Info (12023): Found entity 1: or1200_fpu_post_norm_mul
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_pre_norm_addsub.v
    Info (12023): Found entity 1: or1200_fpu_pre_norm_addsub
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_pre_norm_div.v
    Info (12023): Found entity 1: or1200_fpu_pre_norm_div
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu_pre_norm_mul.v
    Info (12023): Found entity 1: or1200_fpu_pre_norm_mul
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_fpu.v
    Info (12023): Found entity 1: or1200_fpu
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_freeze.v
    Info (12023): Found entity 1: or1200_freeze
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_genpc.v
    Info (12023): Found entity 1: or1200_genpc
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_gmultp2_32x32.v
    Info (12023): Found entity 1: or1200_gmultp2_32x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_fsm.v
    Info (12023): Found entity 1: or1200_ic_fsm
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_ram.v
    Info (12023): Found entity 1: or1200_ic_ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_tag.v
    Info (12023): Found entity 1: or1200_ic_tag
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_ic_top.v
    Info (12023): Found entity 1: or1200_ic_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_if.v
    Info (12023): Found entity 1: or1200_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_immu_tlb.v
    Info (12023): Found entity 1: or1200_immu_tlb
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_immu_top.v
    Info (12023): Found entity 1: or1200_immu_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_iwb_biu.v
    Info (12023): Found entity 1: or1200_iwb_biu
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_lsu.v
    Info (12023): Found entity 1: or1200_lsu
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mem2reg.v
    Info (12023): Found entity 1: or1200_mem2reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_mult_mac.v
    Info (12023): Found entity 1: or1200_mult_mac
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_operandmuxes.v
    Info (12023): Found entity 1: or1200_operandmuxes
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_pic.v
    Info (12023): Found entity 1: or1200_pic
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_pm.v
    Info (12023): Found entity 1: or1200_pm
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_qmem_top.v
    Info (12023): Found entity 1: or1200_qmem_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_reg2mem.v
    Info (12023): Found entity 1: or1200_reg2mem
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_rfram_generic.v
    Info (12023): Found entity 1: or1200_rfram_generic
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_rf.v
    Info (12023): Found entity 1: or1200_rf
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sb_fifo.v
    Info (12023): Found entity 1: or1200_sb_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sb.v
    Info (12023): Found entity 1: or1200_sb
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_1024x32_bw.v
    Info (12023): Found entity 1: or1200_spram_1024x32_bw
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_1024x32.v
    Info (12023): Found entity 1: or1200_spram_1024x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_1024x8.v
    Info (12023): Found entity 1: or1200_spram_1024x8
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_128x32.v
    Info (12023): Found entity 1: or1200_spram_128x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_2048x32_bw.v
    Info (12023): Found entity 1: or1200_spram_2048x32_bw
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_2048x32.v
    Info (12023): Found entity 1: or1200_spram_2048x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_2048x8.v
    Info (12023): Found entity 1: or1200_spram_2048x8
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_256x21.v
    Info (12023): Found entity 1: or1200_spram_256x21
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_32_bw.v
    Info (12023): Found entity 1: or1200_spram_32_bw
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_32x24.v
    Info (12023): Found entity 1: or1200_spram_32x24
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_512x20.v
    Info (12023): Found entity 1: or1200_spram_512x20
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_64x14.v
    Info (12023): Found entity 1: or1200_spram_64x14
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_64x22.v
    Info (12023): Found entity 1: or1200_spram_64x22
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram_64x24.v
    Info (12023): Found entity 1: or1200_spram_64x24
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_spram.v
    Info (12023): Found entity 1: or1200_spram
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_sprs.v
    Info (12023): Found entity 1: or1200_sprs
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_top.v
    Info (12023): Found entity 1: or1200_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_tpram_32x32.v
    Info (12023): Found entity 1: or1200_tpram_32x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_tt.v
    Info (12023): Found entity 1: or1200_tt
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wb_biu.v
    Info (12023): Found entity 1: or1200_wb_biu
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_wbmux.v
    Info (12023): Found entity 1: or1200_wbmux
Info (12021): Found 0 design units, including 0 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/or1200_xcv_ram32x8d.v
Info (12021): Found 0 design units, including 0 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1200/rtl/verilog/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/or1k_bootloaders-0.9/wb_bootrom.v
    Info (12023): Found entity 1: wb_bootrom
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/fifo4.v
    Info (12023): Found entity 1: fifo4
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/simple_spi/rtl/verilog/simple_spi_top.v
    Info (12023): Found entity 1: simple_spi
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/raminfr.v
    Info (12023): Found entity 1: raminfr
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_debug_if.v
    Info (12023): Found entity 1: uart_debug_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_receiver.v
    Info (12023): Found entity 1: uart_receiver
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_regs.v
    Info (12023): Found entity 1: uart_regs
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_rfifo.v
    Info (12023): Found entity 1: uart_rfifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_sync_flops.v
    Info (12023): Found entity 1: uart_sync_flops
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_tfifo.v
    Info (12023): Found entity 1: uart_tfifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_top.v
    Info (12023): Found entity 1: uart_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_transmitter.v
    Info (12023): Found entity 1: uart_transmitter
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/uart16550-1.5/rtl/verilog/uart_wb.v
    Info (12023): Found entity 1: uart_wb
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/verilog-arbiter-r1/src/arbiter.v
    Info (12023): Found entity 1: arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_arbiter.v
    Info (12023): Found entity 1: wb_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_data_resize.v
    Info (12023): Found entity 1: wb_data_resize
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_upsizer.v
    Info (12023): Found entity 1: wb_upsizer
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_intercon-1.0/rtl/verilog/wb_mux.v
    Info (12023): Found entity 1: wb_mux
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_ram/rtl/verilog/wb_ram.v
    Info (12023): Found entity 1: wb_ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_ram/rtl/verilog/wb_ram_generic.v
    Info (12023): Found entity 1: wb_ram_generic
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port_arbiter.v
    Info (12023): Found entity 1: wb_port_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/bufram.v
    Info (12023): Found entity 1: bufram
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dpram_altera.v
    Info (12023): Found entity 1: dpram_altera
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dpram_generic.v
    Info (12023): Found entity 1: dpram_generic
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/dual_clock_fifo.v
    Info (12023): Found entity 1: dual_clock_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_port.v
    Info (12023): Found entity 1: wb_port
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/wb_sdram_ctrl/rtl/verilog/wb_sdram_ctrl.v
    Info (12023): Found entity 1: wb_sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/clkgen.v
    Info (12023): Found entity 1: clkgen
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/orpsoc_top.v
    Info (12023): Found entity 1: orpsoc_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/backend/rtl/verilog/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon.v
    Info (12023): Found entity 1: wb_intercon
Info (12021): Found 1 design units, including 1 entities, in source file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/src/de0_nano/rtl/verilog/wb_intercon_dbg.v
    Info (12023): Found entity 1: wb_intercon_dbg
Warning (10236): Verilog HDL Implicit Net warning at i2c_master_byte_ctrl.v(197): created implicit net for "slave_reset"
Warning (10236): Verilog HDL Implicit Net warning at i2c_master_top.v(271): created implicit net for "slave_dat_req"
Warning (10236): Verilog HDL Implicit Net warning at i2c_master_top.v(272): created implicit net for "slave_dat_avail"
Warning (10236): Verilog HDL Implicit Net warning at or1200_top.v(668): created implicit net for "du_flush_pipe"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(754): created implicit net for "wbs_d_spi0_err_o"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(755): created implicit net for "wbs_d_spi0_rty_o"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(756): created implicit net for "spi0_hold_n_o"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(757): created implicit net for "spi0_w_n_o"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(802): created implicit net for "wbs_d_spi1_err_o"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(803): created implicit net for "wbs_d_spi1_rty_o"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(804): created implicit net for "spi1_hold_n_o"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(805): created implicit net for "spi1_w_n_o"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(850): created implicit net for "wbs_d_spi2_err_o"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(851): created implicit net for "wbs_d_spi2_rty_o"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(852): created implicit net for "spi2_hold_n_o"
Warning (10236): Verilog HDL Implicit Net warning at orpsoc_top.v(853): created implicit net for "spi2_w_n_o"
Warning (10222): Verilog HDL Parameter Declaration warning at orpsoc_top.v(117): Parameter Declaration in module "orpsoc_top" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "orpsoc_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(754): object "wbs_d_spi0_err_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(755): object "wbs_d_spi0_rty_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(756): object "spi0_hold_n_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(757): object "spi0_w_n_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(802): object "wbs_d_spi1_err_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(803): object "wbs_d_spi1_rty_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(804): object "spi1_hold_n_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(805): object "spi1_w_n_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(850): object "wbs_d_spi2_err_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(851): object "wbs_d_spi2_rty_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(852): object "spi2_hold_n_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(853): object "spi2_w_n_o" assigned a value but never read
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:clkgen0"
Info (12128): Elaborating entity "pll" for hierarchy "clkgen:clkgen0|pll:pll0"
Info (12128): Elaborating entity "altpll" for hierarchy "clkgen:clkgen0|pll:pll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clkgen:clkgen0|pll:pll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "clkgen:clkgen0|pll:pll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-1806"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "3"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "wb_intercon_dbg" for hierarchy "wb_intercon_dbg:wb_intercon_dbg0"
Info (12128): Elaborating entity "wb_mux" for hierarchy "wb_intercon_dbg:wb_intercon_dbg0|wb_mux:wb_mux_or1k_d"
Warning (10230): Verilog HDL assignment warning at wb_mux.v(109): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "wb_arbiter" for hierarchy "wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus"
Info (12128): Elaborating entity "arbiter" for hierarchy "wb_intercon_dbg:wb_intercon_dbg0|wb_arbiter:wb_arbiter_dbus|arbiter:arbiter0"
Warning (10230): Verilog HDL assignment warning at arbiter.v(57): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "wb_intercon" for hierarchy "wb_intercon:wb_intercon0"
Warning (10034): Output port "wb_uart0_sel_o" at wb_intercon.v(56) has no driver
Warning (10034): Output port "wb_gpio0_sel_o" at wb_intercon.v(68) has no driver
Warning (10034): Output port "wb_gpio1_sel_o" at wb_intercon.v(80) has no driver
Warning (10034): Output port "wb_i2c0_sel_o" at wb_intercon.v(92) has no driver
Warning (10034): Output port "wb_i2c1_sel_o" at wb_intercon.v(104) has no driver
Warning (10034): Output port "wb_spi0_sel_o" at wb_intercon.v(116) has no driver
Warning (10034): Output port "wb_spi1_sel_o" at wb_intercon.v(128) has no driver
Warning (10034): Output port "wb_spi2_sel_o" at wb_intercon.v(140) has no driver
Info (12128): Elaborating entity "wb_mux" for hierarchy "wb_intercon:wb_intercon0|wb_mux:wb_mux_or1k_i"
Warning (10230): Verilog HDL assignment warning at wb_mux.v(109): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "wb_mux" for hierarchy "wb_intercon:wb_intercon0|wb_mux:wb_mux_dbus"
Warning (10230): Verilog HDL assignment warning at wb_mux.v(109): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "wb_data_resize" for hierarchy "wb_intercon:wb_intercon0|wb_data_resize:wb_data_resize_uart0"
Info (12128): Elaborating entity "altera_virtual_jtag" for hierarchy "altera_virtual_jtag:jtag_tap0"
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst"
Info (12131): Elaborated megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "or1200_top" for hierarchy "or1200_top:or1200_top0"
Info (12128): Elaborating entity "or1200_wb_biu" for hierarchy "or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"
Warning (10036): Verilog HDL or VHDL warning at or1200_wb_biu.v(155): object "retry_cnt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at or1200_wb_biu.v(208): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at or1200_wb_biu.v(210): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(223): variable "wb_fsm_idle" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(228): variable "wb_fsm_trans" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(230): variable "wb_fsm_idle" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(233): variable "wb_fsm_trans" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(245): variable "wb_fsm_last" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(248): variable "wb_fsm_idle" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(250): variable "wb_fsm_trans" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(253): variable "wb_fsm_last" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(262): variable "wb_fsm_idle" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(264): variable "wb_fsm_last" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at or1200_wb_biu.v(320): truncated value with size 32 to match size of target (2)
Info (10018): Can't recognize finite state machine "wb_fsm_state_cur" because it has a complex reset state
Info (12128): Elaborating entity "or1200_immu_top" for hierarchy "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top"
Info (12128): Elaborating entity "or1200_immu_tlb" for hierarchy "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram"
Info (12128): Elaborating entity "or1200_ic_top" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top"
Warning (10036): Verilog HDL or VHDL warning at or1200_ic_top.v(159): object "ic_inv_q" assigned a value but never read
Info (12128): Elaborating entity "or1200_ic_fsm" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"
Warning (10230): Verilog HDL assignment warning at or1200_ic_fsm.v(200): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at or1200_ic_fsm.v(202): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at or1200_ic_fsm.v(239): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "or1200_ic_ram" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0"
Info (12128): Elaborating entity "or1200_ic_tag" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0"
Info (12128): Elaborating entity "or1200_cpu" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu"
Info (12128): Elaborating entity "or1200_genpc" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc"
Warning (10036): Verilog HDL or VHDL warning at or1200_genpc.v(125): object "genpc_refetch_r" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at or1200_genpc.v(253): variable "spr_dat_npc" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at or1200_genpc.v(289): truncated value with size 32 to match size of target (30)
Info (12128): Elaborating entity "or1200_if" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if"
Info (12128): Elaborating entity "or1200_ctrl" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"
Warning (10036): Verilog HDL or VHDL warning at or1200_ctrl.v(178): object "wb_void" assigned a value but never read
Info (12128): Elaborating entity "or1200_rf" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf"
Info (12128): Elaborating entity "or1200_dpram" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a"
Info (12128): Elaborating entity "or1200_operandmuxes" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes"
Info (12128): Elaborating entity "or1200_alu" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu"
Warning (10036): Verilog HDL or VHDL warning at or1200_alu.v(111): object "cy_sub" assigned a value but never read
Info (12128): Elaborating entity "or1200_fpu" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu"
Info (12128): Elaborating entity "or1200_mult_mac" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"
Warning (10036): Verilog HDL or VHDL warning at or1200_mult_mac.v(138): object "mac_op_r1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_mult_mac.v(139): object "mac_op_r2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_mult_mac.v(140): object "mac_op_r3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_mult_mac.v(142): object "mac_r" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_mult_mac.v(146): object "spr_maclo_we" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_mult_mac.v(147): object "spr_machi_we" assigned a value but never read
Info (12128): Elaborating entity "or1200_sprs" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs"
Info (12128): Elaborating entity "or1200_lsu" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu"
Info (12128): Elaborating entity "or1200_mem2reg" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg"
Info (12128): Elaborating entity "or1200_reg2mem" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem"
Info (12128): Elaborating entity "or1200_wbmux" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux"
Info (12128): Elaborating entity "or1200_freeze" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze"
Info (12128): Elaborating entity "or1200_except" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except"
Warning (10036): Verilog HDL or VHDL warning at or1200_except.v(170): object "extend_flush_last" assigned a value but never read
Info (12128): Elaborating entity "or1200_cfgr" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cfgr:or1200_cfgr"
Warning (10230): Verilog HDL assignment warning at or1200_cfgr.v(134): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at or1200_cfgr.v(147): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "or1200_dmmu_top" for hierarchy "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top"
Warning (10036): Verilog HDL or VHDL warning at or1200_dmmu_top.v(149): object "dcpu_vpn_r" assigned a value but never read
Info (12128): Elaborating entity "or1200_dmmu_tlb" for hierarchy "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram"
Info (12128): Elaborating entity "or1200_dc_top" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"
Info (12128): Elaborating entity "or1200_dc_fsm" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(273): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(435): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(461): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(462): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(483): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(531): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "or1200_dc_ram" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram"
Info (12128): Elaborating entity "or1200_spram_32_bw" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram"
Info (12128): Elaborating entity "or1200_dc_tag" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0"
Info (12128): Elaborating entity "or1200_qmem_top" for hierarchy "or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top"
Info (12128): Elaborating entity "or1200_sb" for hierarchy "or1200_top:or1200_top0|or1200_sb:or1200_sb"
Info (12128): Elaborating entity "or1200_du" for hierarchy "or1200_top:or1200_top0|or1200_du:or1200_du"
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(484): object "du_hwbkpt_hold" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(494): object "tbia_dat_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(495): object "tbim_dat_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(496): object "tbar_dat_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(497): object "tbts_dat_o" assigned a value but never read
Info (12128): Elaborating entity "or1200_pic" for hierarchy "or1200_top:or1200_top0|or1200_pic:or1200_pic"
Info (12128): Elaborating entity "or1200_tt" for hierarchy "or1200_top:or1200_top0|or1200_tt:or1200_tt"
Info (12128): Elaborating entity "or1200_pm" for hierarchy "or1200_top:or1200_top0|or1200_pm:or1200_pm"
Info (12128): Elaborating entity "adbg_top" for hierarchy "adbg_top:dbg_if0"
Info (12128): Elaborating entity "adbg_wb_module" for hierarchy "adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb"
Info (12128): Elaborating entity "adbg_wb_biu" for hierarchy "adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i"
Info (10264): Verilog HDL Case Statement information at adbg_wb_biu.v(202): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at adbg_wb_biu.v(333): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "adbg_crc32" for hierarchy "adbg_top:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i"
Info (12128): Elaborating entity "adbg_or1k_module" for hierarchy "adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k"
Info (12128): Elaborating entity "adbg_or1k_status_reg" for hierarchy "adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i"
Info (12128): Elaborating entity "adbg_or1k_biu" for hierarchy "adbg_top:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i"
Info (12128): Elaborating entity "adbg_jsp_module" for hierarchy "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp"
Info (12128): Elaborating entity "adbg_jsp_biu" for hierarchy "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i"
Info (12128): Elaborating entity "syncflop" for hierarchy "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncflop:wen_sff"
Info (12128): Elaborating entity "syncreg" for hierarchy "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|syncreg:freespace_syncreg"
Info (12128): Elaborating entity "bytefifo" for hierarchy "adbg_top:dbg_if0|adbg_jsp_module:i_dbg_jsp|adbg_jsp_biu:jsp_biu_i|bytefifo:wr_fifo"
Info (12128): Elaborating entity "wb_bootrom" for hierarchy "wb_bootrom:bootrom"
Info (10648): Verilog HDL Display System Task info at wb_bootrom.v(44): Preloading boot ROM from ../src/de0_nano/sw/spi_uimage_loader.vh
Warning (10850): Verilog HDL warning at wb_bootrom.v(45): number of words (64) in memory file does not match the number of elements in the address range [0:255]
Warning (10030): Net "mem.data_a" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at wb_bootrom.v(31) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "wb_sdram_ctrl" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl"
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(191): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(202): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "wb_port_arbiter" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter"
Warning (10230): Verilog HDL assignment warning at wb_port_arbiter.v(189): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "wb_port" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port"
Warning (10230): Verilog HDL assignment warning at wb_port.v(381): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "bufram" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram"
Info (12128): Elaborating entity "dpram_altera" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera"
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ses1.tdf
    Info (12023): Found entity 1: altsyncram_ses1
Info (12128): Elaborating entity "altsyncram_ses1" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated"
Info (12128): Elaborating entity "dual_clock_fifo" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"
Warning (10230): Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "uart_top" for hierarchy "uart_top:uart16550_0"
Info (12128): Elaborating entity "uart_wb" for hierarchy "uart_top:uart16550_0|uart_wb:wb_interface"
Warning (10036): Verilog HDL or VHDL warning at uart_wb.v(189): object "wb_sel_is" assigned a value but never read
Info (12128): Elaborating entity "uart_regs" for hierarchy "uart_top:uart16550_0|uart_regs:regs"
Warning (10230): Verilog HDL assignment warning at uart_regs.v(630): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(642): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(653): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(664): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(675): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(686): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(697): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(708): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(717): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(719): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(757): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(826): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(833): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(840): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(847): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(854): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(865): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter"
Info (12128): Elaborating entity "uart_tfifo" for hierarchy "uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"
Info (12128): Elaborating entity "raminfr" for hierarchy "uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo"
Info (12128): Elaborating entity "uart_sync_flops" for hierarchy "uart_top:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops"
Info (12128): Elaborating entity "uart_receiver" for hierarchy "uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver"
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.v(225): object "rbit_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.v(258): object "rcounter16_eq_1" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "uart_rfifo" for hierarchy "uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx"
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "i2c_master_top:i2c0"
Warning (10230): Verilog HDL assignment warning at i2c_master_top.v(86): truncated value with size 8 to match size of target (7)
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller"
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "i2c_master_top:i2c0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(266): truncated value with size 16 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(267): truncated value with size 32 to match size of target (14)
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(425): ignoring full_case attribute on case statement with explicit default case item
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(425): all case item expressions in this case statement are onehot
Warning (10208): Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(421): honored full_case synthesis attribute - differences between design synthesis and simulation may occur
Warning (10230): Verilog HDL assignment warning at i2c_master_bit_ctrl.v(610): truncated value with size 32 to match size of target (4)
Warning (10766): Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(668): ignoring full_case attribute on case statement with explicit default case item
Info (10264): Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(668): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "simple_spi" for hierarchy "simple_spi:spi0"
Warning (10036): Verilog HDL or VHDL warning at simple_spi_top.v(173): object "dwom" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at simple_spi_top.v(174): object "mstr" assigned a value but never read
Warning (10766): Verilog HDL Synthesis Attribute warning at simple_spi_top.v(151): ignoring full_case attribute on case statement with explicit default case item
Warning (10208): Verilog HDL Case Statement warning at simple_spi_top.v(248): honored full_case synthesis attribute - differences between design synthesis and simulation may occur
Info (12128): Elaborating entity "fifo4" for hierarchy "simple_spi:spi0|fifo4:rfifo"
Warning (10036): Verilog HDL or VHDL warning at fifo4.v(81): object "wp_p2" assigned a value but never read
Info (12128): Elaborating entity "gpio" for hierarchy "gpio:gpio0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2015.08.05.19:27:19 Progress: Loading sldbdeafd9f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 9 instances of uninferred RAM logic
    Info (276004): RAM logic "wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active" is uninferred due to inappropriate RAM size
    Info (276007): RAM logic "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Ram0" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "simple_spi:spi0|fifo4:wfifo|mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "simple_spi:spi1|fifo4:wfifo|mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "simple_spi:spi2|fifo4:wfifo|mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "simple_spi:spi2|fifo4:rfifo|mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "simple_spi:spi1|fifo4:rfifo|mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "simple_spi:spi0|fifo4:rfifo|mem" is uninferred due to inappropriate RAM size
Info (19000): Inferred 16 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 21
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 21
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart_top:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "wb_bootrom:bootrom|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|Add0"
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bsd1.tdf
    Info (12023): Found entity 1: altsyncram_bsd1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "21"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "21"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fvd1.tdf
    Info (12023): Found entity 1: altsyncram_fvd1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9sd1.tdf
    Info (12023): Found entity 1: altsyncram_9sd1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "22"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7sd1.tdf
    Info (12023): Found entity 1: altsyncram_7sd1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v1e1.tdf
    Info (12023): Found entity 1: altsyncram_v1e1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf
    Info (12023): Found entity 1: altsyncram_trd1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p4e1.tdf
    Info (12023): Found entity 1: altsyncram_p4e1
Info (12130): Elaborated megafunction instantiation "uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "uart_top:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u9c1.tdf
    Info (12023): Found entity 1: altsyncram_u9c1
Info (12130): Elaborated megafunction instantiation "wb_bootrom:bootrom|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "wb_bootrom:bootrom|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hf71.tdf
    Info (12023): Found entity 1: altsyncram_hf71
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/db/de0_nano.ram0_wb_bootrom_2c4fddde.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|lpm_add_sub:Add0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|lpm_add_sub:Add0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf
    Info (12023): Found entity 1: add_sub_pvi
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cs_n_pad_o" is stuck at GND
    Warning (13410): Pin "sdram_cke_pad_o" is stuck at VCC
    Warning (13410): Pin "accelerometer_cs_o" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 71 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "wb_sdram_ctrl:wb_sdram_ctrl0|wb_port_arbiter:wb_port_arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_ses1:auto_generated|ALTSYNCRAM"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/de0_nano.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Info (21057): Implemented 12235 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 28 bidirectional pins
    Info (21061): Implemented 11800 logic cells
    Info (21064): Implemented 356 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 154 warnings
    Info: Peak virtual memory: 1186 megabytes
    Info: Processing ended: Wed Aug  5 19:28:45 2015
    Info: Elapsed time: 00:02:31
    Info: Total CPU time (on all processors): 00:02:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/kyle/Desktop/OR1K_tools/bld-fusesoc/build/de0_nano/bld-quartus/de0_nano.map.smsg.


