

================================================================
== Vitis HLS Report for 'mlp_dance3_Pipeline_loadweights0_VITIS_LOOP_46_2'
================================================================
* Date:           Tue Oct 12 03:34:48 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MLP_FINAL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.669 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      628|      628|  6.280 us|  6.280 us|  628|  628|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadweights0_VITIS_LOOP_46_2  |      626|      626|         4|          1|          1|   624|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %S_AXIS_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7.preheader"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [main.cpp:45]   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln45 = icmp_eq  i10 %indvar_flatten_load, i10 624" [main.cpp:45]   --->   Operation 17 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.93ns)   --->   "%add_ln45_1 = add i10 %indvar_flatten_load, i10 1" [main.cpp:45]   --->   Operation 18 'add' 'add_ln45_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %.preheader7, void %.preheader6.preheader.preheader.exitStub" [main.cpp:45]   --->   Operation 19 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [main.cpp:46]   --->   Operation 20 'load' 'j_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [main.cpp:45]   --->   Operation 21 'load' 'i_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.86ns)   --->   "%add_ln45 = add i4 %i_load, i4 1" [main.cpp:45]   --->   Operation 22 'add' 'add_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.86ns)   --->   "%icmp_ln46 = icmp_eq  i7 %j_load, i7 78" [main.cpp:46]   --->   Operation 23 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%select_ln45 = select i1 %icmp_ln46, i7 0, i7 %j_load" [main.cpp:45]   --->   Operation 24 'select' 'select_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.45ns)   --->   "%select_ln45_1 = select i1 %icmp_ln46, i4 %add_ln45, i4 %i_load" [main.cpp:45]   --->   Operation 25 'select' 'select_ln45_1' <Predicate = (!icmp_ln45)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%select_ln45_1_cast = zext i4 %select_ln45_1" [main.cpp:45]   --->   Operation 26 'zext' 'select_ln45_1_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 27 [3/3] (1.08ns) (grouped into DSP with root node add_ln48)   --->   "%mul_ln48 = mul i10 %select_ln45_1_cast, i10 78" [main.cpp:45]   --->   Operation 27 'mul' 'mul_ln48' <Predicate = (!icmp_ln45)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%S_AXIS_V_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %S_AXIS_V" [D:/apps/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'S_AXIS_V_read' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i64 %S_AXIS_V_read" [D:/apps/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.89ns)   --->   "%add_ln46 = add i7 %select_ln45, i7 1" [main.cpp:46]   --->   Operation 30 'add' 'add_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln45 = store i10 %add_ln45_1, i10 %indvar_flatten" [main.cpp:45]   --->   Operation 31 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln45 = store i4 %select_ln45_1, i4 %i" [main.cpp:45]   --->   Operation 32 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln46 = store i7 %add_ln46, i7 %j" [main.cpp:46]   --->   Operation 33 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 34 [2/3] (1.08ns) (grouped into DSP with root node add_ln48)   --->   "%mul_ln48 = mul i10 %select_ln45_1_cast, i10 78" [main.cpp:45]   --->   Operation 34 'mul' 'mul_ln48' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 35 [1/3] (0.00ns) (grouped into DSP with root node add_ln48)   --->   "%mul_ln48 = mul i10 %select_ln45_1_cast, i10 78" [main.cpp:45]   --->   Operation 35 'mul' 'mul_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %select_ln45" [main.cpp:48]   --->   Operation 36 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln48 = add i10 %mul_ln48, i10 %zext_ln48" [main.cpp:48]   --->   Operation 37 'add' 'add_ln48' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loadweights0_VITIS_LOOP_46_2_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 624, i64 624, i64 624"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln48 = add i10 %mul_ln48, i10 %zext_ln48" [main.cpp:48]   --->   Operation 41 'add' 'add_ln48' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i10 %add_ln48" [main.cpp:48]   --->   Operation 42 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%weights_0_addr = getelementptr i32 %weights_0, i64 0, i64 %zext_ln48_1" [main.cpp:48]   --->   Operation 43 'getelementptr' 'weights_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [D:/apps/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%in_data = bitcast i32 %trunc_ln145" [D:/apps/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'bitcast' 'in_data' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.35ns)   --->   "%store_ln48 = store i32 %in_data, i10 %weights_0_addr" [main.cpp:48]   --->   Operation 46 'store' 'store_ln48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 624> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7.preheader"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.67ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j_load', main.cpp:46) on local variable 'j' [18]  (0 ns)
	'icmp' operation ('icmp_ln46', main.cpp:46) [23]  (0.863 ns)
	'select' operation ('select_ln45', main.cpp:45) [24]  (0.42 ns)
	'add' operation ('add_ln46', main.cpp:46) [38]  (0.897 ns)
	'store' operation ('store_ln46', main.cpp:46) of variable 'add_ln46', main.cpp:46 on local variable 'j' [41]  (0.489 ns)

 <State 2>: 1.09ns
The critical path consists of the following:
	'mul' operation of DSP[30] ('mul_ln48', main.cpp:45) [27]  (1.09 ns)

 <State 3>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[30] ('mul_ln48', main.cpp:45) [27]  (0 ns)
	'add' operation of DSP[30] ('add_ln48', main.cpp:48) [30]  (0.831 ns)

 <State 4>: 2.18ns
The critical path consists of the following:
	'add' operation of DSP[30] ('add_ln48', main.cpp:48) [30]  (0.831 ns)
	'getelementptr' operation ('weights_0_addr', main.cpp:48) [32]  (0 ns)
	'store' operation ('store_ln48', main.cpp:48) of variable 'in.data', D:/apps/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145 on array 'weights_0' [37]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
