$date
	Sun Oct 23 08:02:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#564239
b110 !
1"
#564242
b110 &
b110 %
1$
#564243
0"
#564246
b11 &
b11 %
#564250
b1010 &
b1010 %
#564254
b101 &
b101 %
#564258
b10000 &
b10000 %
#564262
b1000 &
b1000 %
#564266
b100 &
b100 %
#564270
b10 &
b10 %
#564274
b1 &
b1 %
1#
#564278
b0 &
0#
b0 %
0$
#1527599
b1001 !
1"
#1527602
b1001 &
b1001 %
1$
#1527603
0"
#1527606
b11100 &
b11100 %
#1527610
b1110 &
b1110 %
#1527614
b111 &
b111 %
#1527618
b10110 &
b10110 %
#1527622
b1011 &
b1011 %
#1527626
b100010 &
b100010 %
#1527630
b10001 &
b10001 %
#1527634
b110100 &
b110100 %
#1527638
b11010 &
b11010 %
#1527642
b1101 &
b1101 %
#1527646
b101000 &
b101000 %
#1527650
b10100 &
b10100 %
#1527654
b1010 &
b1010 %
#1527658
b101 &
b101 %
#1527662
b10000 &
b10000 %
#1527666
b1000 &
b1000 %
#1527670
b100 &
b100 %
#1527674
b10 &
b10 %
#1527678
b1 &
1#
b1 %
#1527682
b0 &
b0 %
0#
0$
#2532016
b10000 !
1"
#2532018
b10000 &
b10000 %
1$
#2532019
0"
#2532022
b1000 &
b1000 %
#2532026
b100 &
b100 %
#2532030
b10 &
b10 %
#2532034
b1 &
b1 %
1#
#2532038
b0 &
0#
b0 %
0$
#4500012
