<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Analysis &amp; Synthesis Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus II 64-Bit Analysis &amp; Synthesis<ul><li class="info_message">Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition</li><li class="info_message">Info: Processing started: Sun Aug 27 14:19:42 2023</li></ul></li><li class="info_message">Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RESDMAC -c RESDMAC</li><li class="info_message">Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.</li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals1.v<ul><li class="info_message">Info (12023): Found entity 1: SCSI_SM_INTERNALS1</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_internals.v<ul><li class="info_message">Info (12023): Found entity 1: SCSI_SM_INTERNALS</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/pll.v<ul><li class="info_message">Info (12023): Found entity 1: PLL</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_outputs.v<ul><li class="info_message">Info (12023): Found entity 1: scsi_sm_outputs</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm_inputs.v<ul><li class="info_message">Info (12023): Found entity 1: scsi_sm_inputs</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/scsi_sm/scsi_sm.v<ul><li class="info_message">Info (12023): Found entity 1: SCSI_SM</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_term.v<ul><li class="info_message">Info (12023): Found entity 1: registers_term</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_istr.v<ul><li class="info_message">Info (12023): Found entity 1: registers_istr</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers_cntr.v<ul><li class="info_message">Info (12023): Found entity 1: registers_cntr</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/registers.v<ul><li class="info_message">Info (12023): Found entity 1: registers</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/registers/addr_decoder.v<ul><li class="info_message">Info (12023): Found entity 1: addr_decoder</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_write_strobes.v<ul><li class="info_message">Info (12023): Found entity 1: fifo_write_strobes</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_full_empty_ctr.v<ul><li class="info_message">Info (12023): Found entity 1: fifo__full_empty_ctr</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_byte_ptr.v<ul><li class="info_message">Info (12023): Found entity 1: fifo_byte_ptr</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo_3bit_cntr.v<ul><li class="info_message">Info (12023): Found entity 1: fifo_3bit_cntr</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/fifo/fifo.v<ul><li class="info_message">Info (12023): Found entity 1: fifo</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_scsi.v<ul><li class="info_message">Info (12023): Found entity 1: datapath_scsi</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_output.v<ul><li class="info_message">Info (12023): Found entity 1: datapath_output</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_input.v<ul><li class="info_message">Info (12023): Found entity 1: datapath_input</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_24dec.v<ul><li class="info_message">Info (12023): Found entity 1: datapath_24dec</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath_8b_mux.v<ul><li class="info_message">Info (12023): Found entity 1: datapath_8b_MUX</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/datapath/datapath.v<ul><li class="info_message">Info (12023): Found entity 1: datapath</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff5.v<ul><li class="info_message">Info (12023): Found entity 1: cpudff5</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff4.v<ul><li class="info_message">Info (12023): Found entity 1: cpudff4</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff3.v<ul><li class="info_message">Info (12023): Found entity 1: cpudff3</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff2.v<ul><li class="info_message">Info (12023): Found entity 1: cpudff2</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpudff1.v<ul><li class="info_message">Info (12023): Found entity 1: cpudff1</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_output.v<ul><li class="info_message">Info (12023): Found entity 1: CPU_SM_outputs</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm_inputs.v<ul><li class="info_message">Info (12023): Found entity 1: CPU_SM_inputs</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/cpu_sm/cpu_sm.v<ul><li class="info_message">Info (12023): Found entity 1: CPU_SM</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file /users/mbtay/sdmac-replacement/rtl/resdmac.v<ul><li class="info_message">Info (12023): Found entity 1: RESDMAC</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file atpll.v<ul><li class="info_message">Info (12023): Found entity 1: atpll</li></ul></li><li class="info_message">Info (12127): Elaborating entity &quot;RESDMAC&quot; for the top level hierarchy</li><li class="warning_message">Warning (10036): Verilog HDL or VHDL warning at RESDMAC.v(90): object &quot;_DS&quot; assigned a value but never read</li><li class="info_message">Info (12128): Elaborating entity &quot;registers&quot; for hierarchy &quot;registers:u_registers&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;addr_decoder&quot; for hierarchy &quot;registers:u_registers|addr_decoder:u_addr_decoder&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;registers_istr&quot; for hierarchy &quot;registers:u_registers|registers_istr:u_registers_istr&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;registers_cntr&quot; for hierarchy &quot;registers:u_registers|registers_cntr:u_registers_cntr&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;registers_term&quot; for hierarchy &quot;registers:u_registers|registers_term:u_registers_term&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;CPU_SM&quot; for hierarchy &quot;CPU_SM:u_CPU_SM&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;CPU_SM_inputs&quot; for hierarchy &quot;CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;cpudff1&quot; for hierarchy &quot;CPU_SM:u_CPU_SM|cpudff1:u_cpudff1&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;cpudff2&quot; for hierarchy &quot;CPU_SM:u_CPU_SM|cpudff2:u_cpudff2&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;cpudff3&quot; for hierarchy &quot;CPU_SM:u_CPU_SM|cpudff3:u_cpudff3&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;cpudff4&quot; for hierarchy &quot;CPU_SM:u_CPU_SM|cpudff4:u_cpudff4&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;cpudff5&quot; for hierarchy &quot;CPU_SM:u_CPU_SM|cpudff5:u_cpudff5&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;CPU_SM_outputs&quot; for hierarchy &quot;CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;SCSI_SM&quot; for hierarchy &quot;SCSI_SM:u_SCSI_SM&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;SCSI_SM_INTERNALS&quot; for hierarchy &quot;SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;fifo&quot; for hierarchy &quot;fifo:int_fifo&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;fifo_write_strobes&quot; for hierarchy &quot;fifo:int_fifo|fifo_write_strobes:u_write_strobes&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;fifo__full_empty_ctr&quot; for hierarchy &quot;fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;fifo_3bit_cntr&quot; for hierarchy &quot;fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;fifo_byte_ptr&quot; for hierarchy &quot;fifo:int_fifo|fifo_byte_ptr:u_byte_ptr&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram&quot; for hierarchy &quot;fifo:int_fifo|altsyncram:BUFFER[0][31]__1&quot;</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;fifo:int_fifo|altsyncram:BUFFER[0][31]__1&quot;</li><li class="info_message">Info (12133): Instantiated megafunction &quot;fifo:int_fifo|altsyncram:BUFFER[0][31]__1&quot; with the following parameter:<ul><li class="info_message">Info (12134): Parameter &quot;OPERATION_MODE&quot; = &quot;DUAL_PORT&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTH_A&quot; = &quot;8&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTHAD_A&quot; = &quot;3&quot;</li><li class="info_message">Info (12134): Parameter &quot;NUMWORDS_A&quot; = &quot;8&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTH_B&quot; = &quot;8&quot;</li><li class="info_message">Info (12134): Parameter &quot;WIDTHAD_B&quot; = &quot;3&quot;</li><li class="info_message">Info (12134): Parameter &quot;NUMWORDS_B&quot; = &quot;8&quot;</li><li class="info_message">Info (12134): Parameter &quot;ADDRESS_ACLR_A&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;OUTDATA_REG_B&quot; = &quot;UNREGISTERED&quot;</li><li class="info_message">Info (12134): Parameter &quot;ADDRESS_ACLR_B&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;OUTDATA_ACLR_B&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;ADDRESS_REG_B&quot; = &quot;CLOCK0&quot;</li><li class="info_message">Info (12134): Parameter &quot;INDATA_ACLR_A&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;WRCONTROL_ACLR_A&quot; = &quot;NONE&quot;</li><li class="info_message">Info (12134): Parameter &quot;READ_DURING_WRITE_MODE_MIXED_PORTS&quot; = &quot;OLD_DATA&quot;</li></ul></li><li class="info_message">Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ig1.tdf<ul><li class="info_message">Info (12023): Found entity 1: altsyncram_4ig1</li></ul></li><li class="info_message">Info (12128): Elaborating entity &quot;altsyncram_4ig1&quot; for hierarchy &quot;fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;datapath&quot; for hierarchy &quot;datapath:u_datapath&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;datapath_input&quot; for hierarchy &quot;datapath:u_datapath|datapath_input:u_datapath_input&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;datapath_output&quot; for hierarchy &quot;datapath:u_datapath|datapath_output:u_datapath_output&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;datapath_scsi&quot; for hierarchy &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;datapath_24dec&quot; for hierarchy &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;datapath_8b_MUX&quot; for hierarchy &quot;datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_8b_MUX:u_datapath_8b_MUX&quot;</li><li class="info_message">Info (10264): Verilog HDL Case Statement information at datapath_8b_MUX.v(35): all case item expressions in this case statement are onehot</li><li class="info_message">Info (12128): Elaborating entity &quot;PLL&quot; for hierarchy &quot;PLL:u_PLL&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;atpll&quot; for hierarchy &quot;PLL:u_PLL|atpll:APLL_inst&quot;</li><li class="info_message">Info (12128): Elaborating entity &quot;altpll&quot; for hierarchy &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component&quot;</li><li class="info_message">Info (12130): Elaborated megafunction instantiation &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component&quot;</li><li class="info_message">Info (12133): Instantiated megafunction &quot;PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component&quot; with the following parameter:<ul><li class="info_message">Info (12134): Parameter &quot;clk0_divide_by&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk0_duty_cycle&quot; = &quot;50&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk0_multiply_by&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk0_phase_shift&quot; = &quot;5000&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk1_divide_by&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk1_duty_cycle&quot; = &quot;50&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk1_multiply_by&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk1_phase_shift&quot; = &quot;10000&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk2_divide_by&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk2_duty_cycle&quot; = &quot;50&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk2_multiply_by&quot; = &quot;1&quot;</li><li class="info_message">Info (12134): Parameter &quot;clk2_phase_shift&quot; = &quot;15000&quot;</li><li class="info_message">Info (12134): Parameter &quot;compensate_clock&quot; = &quot;CLK0&quot;</li><li class="info_message">Info (12134): Parameter &quot;gate_lock_signal&quot; = &quot;NO&quot;</li><li class="info_message">Info (12134): Parameter &quot;inclk0_input_frequency&quot; = &quot;40000&quot;</li><li class="info_message">Info (12134): Parameter &quot;intended_device_family&quot; = &quot;Cyclone II&quot;</li><li class="info_message">Info (12134): Parameter &quot;invalid_lock_multiplier&quot; = &quot;5&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_hint&quot; = &quot;CBX_MODULE_PREFIX=atpll&quot;</li><li class="info_message">Info (12134): Parameter &quot;lpm_type&quot; = &quot;altpll&quot;</li><li class="info_message">Info (12134): Parameter &quot;operation_mode&quot; = &quot;NORMAL&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_activeclock&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_areset&quot; = &quot;PORT_USED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clkbad0&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clkbad1&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clkloss&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clkswitch&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_configupdate&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_fbin&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_inclk0&quot; = &quot;PORT_USED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_inclk1&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_locked&quot; = &quot;PORT_USED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_pfdena&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_phasecounterselect&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_phasedone&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_phasestep&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_phaseupdown&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_pllena&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_scanaclr&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_scanclk&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_scanclkena&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_scandata&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_scandataout&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_scandone&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_scanread&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_scanwrite&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clk0&quot; = &quot;PORT_USED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clk1&quot; = &quot;PORT_USED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clk2&quot; = &quot;PORT_USED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clk3&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clk4&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clk5&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clkena0&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clkena1&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clkena2&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clkena3&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clkena4&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_clkena5&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_extclk0&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_extclk1&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_extclk2&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;port_extclk3&quot; = &quot;PORT_UNUSED&quot;</li><li class="info_message">Info (12134): Parameter &quot;valid_lock_multiplier&quot; = &quot;1&quot;</li></ul></li><li class="info_message">Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using &quot;speed&quot; technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched</li><li class="info_message">Info (13000): Registers with preset signals will power-up high</li><li class="info_message">Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back</li><li class="info_message">Info (286030): Timing-Driven Synthesis is running</li><li class="info_message">Info (17049): 5 registers lost all their fanouts during netlist optimizations.</li><li class="info_message">Info (144001): Generated suppressed messages file C:/Users/mbtay/SDMAC-Replacement/Quartus/output_files/RESDMAC.map.smsg</li><li class="info_message">Info (16010): Generating hard_block partition &quot;hard_block:auto_generated_inst&quot;<ul><li class="info_message">Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL</li></ul></li><li class="info_message">Info (21057): Implemented 609 device resources after synthesis - the final resource count might be different<ul><li class="info_message">Info (21058): Implemented 13 input pins</li><li class="info_message">Info (21059): Implemented 14 output pins</li><li class="info_message">Info (21060): Implemented 54 bidirectional pins</li><li class="info_message">Info (21061): Implemented 495 logic cells</li><li class="info_message">Info (21064): Implemented 32 RAM segments</li><li class="info_message">Info (21065): Implemented 1 PLLs</li></ul></li><li class="info_message">Info: Quartus II 64-Bit Analysis &amp; Synthesis was successful. 0 errors, 1 warning<ul><li class="info_message">Info: Peak virtual memory: 4678 megabytes</li><li class="info_message">Info: Processing ended: Sun Aug 27 14:19:45 2023</li><li class="info_message">Info: Elapsed time: 00:00:03</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:02</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
