
Loading design for application trce from file common_impl1.ncd.
Design name: ci_stim_fpga_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Wed Aug 17 15:55:59 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 273.240ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[2]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[23]  (to w_clk +)

   Delay:              26.628ns  (49.7% logic, 50.3% route), 21 logic levels.

 Constraint Details:

     26.628ns physical path delay SLICE_39 to SLICE_28 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 273.240ns

 Physical Path Details:

      Data path SLICE_39 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C14B.CLK to      R6C14B.Q1 SLICE_39 (from w_clk)
ROUTE         2     5.306      R6C14B.Q1 to      R5C15B.A0 r_duty_cnt[2]
C0TOFCO_DE  ---     2.064      R5C15B.A0 to     R5C15B.FCO SLICE_13
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI w_duty_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R5C15C.FCI to     R5C15C.FCO SLICE_12
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI w_duty_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R5C15D.FCI to     R5C15D.FCO SLICE_11
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI w_duty_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R5C16A.FCI to     R5C16A.FCO SLICE_10
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI w_duty_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R5C16B.FCI to     R5C16B.FCO SLICE_9
ROUTE         1     0.000     R5C16B.FCO to     R5C16C.FCI w_duty_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R5C16C.FCI to      R5C16C.F1 SLICE_8
ROUTE         4     3.616      R5C16C.F1 to      R9C15A.C1 w_duty_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15A.C1 to      R9C15A.F1 SLICE_111
ROUTE        25     4.466      R9C15A.F1 to      R6C14A.A0 r_duty_cnt
C0TOFCO_DE  ---     2.064      R6C14A.A0 to     R6C14A.FCO SLICE_40
ROUTE         1     0.000     R6C14A.FCO to     R6C14B.FCI r_duty_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C14B.FCI to     R6C14B.FCO SLICE_39
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_duty_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_38
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_duty_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_37
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_duty_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_36
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_duty_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_35
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_duty_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_34
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_duty_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_33
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_duty_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_32
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_duty_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_31
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_duty_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_30
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_duty_cnt_cry[20]
FCITOFCO_D  ---     0.317     R6C16D.FCI to     R6C16D.FCO SLICE_29
ROUTE         1     0.000     R6C16D.FCO to     R6C17A.FCI r_duty_cnt_cry[22]
FCITOF0_DE  ---     1.181     R6C17A.FCI to      R6C17A.F0 SLICE_28
ROUTE         1     0.000      R6C17A.F0 to     R6C17A.DI0 r_duty_cnt_s[23] (to w_clk)
                  --------
                   26.628   (49.7% logic, 50.3% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R6C14B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R6C17A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[15]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              26.486ns  (43.0% logic, 57.0% route), 18 logic levels.

 Constraint Details:

     26.486ns physical path delay SLICE_85 to SLICE_15 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 273.382ns

 Physical Path Details:

      Data path SLICE_85 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R10C12A.CLK to     R10C12A.Q0 SLICE_85 (from w_clk)
ROUTE         2     3.763     R10C12A.Q0 to     R11C12B.C1 r_idle[15]
CTOF_DEL    ---     0.923     R11C12B.C1 to     R11C12B.F1 SLICE_110
ROUTE         1     2.295     R11C12B.F1 to     R11C12B.B0 r_state_ns_i_a3_0_1[2]
CTOF_DEL    ---     0.923     R11C12B.B0 to     R11C12B.F0 SLICE_110
ROUTE         1     1.578     R11C12B.F0 to     R11C12C.B1 r_state_ns_i_a3_0_15[2]
CTOF_DEL    ---     0.923     R11C12C.B1 to     R11C12C.F1 SLICE_106
ROUTE         3     2.336     R11C12C.F1 to     R11C12C.B0 N_108
CTOF_DEL    ---     0.923     R11C12C.B0 to     R11C12C.F0 SLICE_106
ROUTE        25     5.135     R11C12C.F0 to      R13C9A.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R13C9A.A0 to     R13C9A.FCO SLICE_27
ROUTE         1     0.000     R13C9A.FCO to     R13C9B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R13C9B.FCI to     R13C9B.FCO SLICE_26
ROUTE         1     0.000     R13C9B.FCO to     R13C9C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R13C9C.FCI to     R13C9C.FCO SLICE_25
ROUTE         1     0.000     R13C9C.FCO to     R13C9D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R13C9D.FCI to     R13C9D.FCO SLICE_24
ROUTE         1     0.000     R13C9D.FCO to    R13C10A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317    R13C10A.FCI to    R13C10A.FCO SLICE_23
ROUTE         1     0.000    R13C10A.FCO to    R13C10B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317    R13C10B.FCI to    R13C10B.FCO SLICE_22
ROUTE         1     0.000    R13C10B.FCO to    R13C10C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317    R13C10C.FCI to    R13C10C.FCO SLICE_21
ROUTE         1     0.000    R13C10C.FCO to    R13C10D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317    R13C10D.FCI to    R13C10D.FCO SLICE_20
ROUTE         1     0.000    R13C10D.FCO to    R13C11A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317    R13C11A.FCI to    R13C11A.FCO SLICE_19
ROUTE         1     0.000    R13C11A.FCO to    R13C11B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317    R13C11B.FCI to    R13C11B.FCO SLICE_18
ROUTE         1     0.000    R13C11B.FCO to    R13C11C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317    R13C11C.FCI to    R13C11C.FCO SLICE_17
ROUTE         1     0.000    R13C11C.FCO to    R13C11D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317    R13C11D.FCI to    R13C11D.FCO SLICE_16
ROUTE         1     0.000    R13C11D.FCO to    R13C12A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181    R13C12A.FCI to     R13C12A.F0 SLICE_15
ROUTE         1     0.000     R13C12A.F0 to    R13C12A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   26.486   (43.0% logic, 57.0% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to    R10C12A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to    R13C12A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.440ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[2]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[22]  (to w_clk +)

   Delay:              26.428ns  (49.3% logic, 50.7% route), 20 logic levels.

 Constraint Details:

     26.428ns physical path delay SLICE_39 to SLICE_29 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 273.440ns

 Physical Path Details:

      Data path SLICE_39 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C14B.CLK to      R6C14B.Q1 SLICE_39 (from w_clk)
ROUTE         2     5.306      R6C14B.Q1 to      R5C15B.A0 r_duty_cnt[2]
C0TOFCO_DE  ---     2.064      R5C15B.A0 to     R5C15B.FCO SLICE_13
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI w_duty_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R5C15C.FCI to     R5C15C.FCO SLICE_12
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI w_duty_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R5C15D.FCI to     R5C15D.FCO SLICE_11
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI w_duty_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R5C16A.FCI to     R5C16A.FCO SLICE_10
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI w_duty_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R5C16B.FCI to     R5C16B.FCO SLICE_9
ROUTE         1     0.000     R5C16B.FCO to     R5C16C.FCI w_duty_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R5C16C.FCI to      R5C16C.F1 SLICE_8
ROUTE         4     3.616      R5C16C.F1 to      R9C15A.C1 w_duty_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15A.C1 to      R9C15A.F1 SLICE_111
ROUTE        25     4.466      R9C15A.F1 to      R6C14A.A0 r_duty_cnt
C0TOFCO_DE  ---     2.064      R6C14A.A0 to     R6C14A.FCO SLICE_40
ROUTE         1     0.000     R6C14A.FCO to     R6C14B.FCI r_duty_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C14B.FCI to     R6C14B.FCO SLICE_39
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_duty_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_38
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_duty_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_37
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_duty_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_36
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_duty_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_35
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_duty_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_34
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_duty_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_33
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_duty_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_32
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_duty_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_31
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_duty_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_30
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_duty_cnt_cry[20]
FCITOF1_DE  ---     1.298     R6C16D.FCI to      R6C16D.F1 SLICE_29
ROUTE         1     0.000      R6C16D.F1 to     R6C16D.DI1 r_duty_cnt_s[22] (to w_clk)
                  --------
                   26.428   (49.3% logic, 50.7% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R6C14B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R6C16D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.509ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[2]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[23]  (to w_clk +)

   Delay:              26.359ns  (49.2% logic, 50.8% route), 21 logic levels.

 Constraint Details:

     26.359ns physical path delay SLICE_39 to SLICE_28 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 273.509ns

 Physical Path Details:

      Data path SLICE_39 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C14B.CLK to      R6C14B.Q1 SLICE_39 (from w_clk)
ROUTE         2     5.306      R6C14B.Q1 to      R5C15B.A0 r_duty_cnt[2]
C0TOFCO_DE  ---     2.064      R5C15B.A0 to     R5C15B.FCO SLICE_13
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI w_duty_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R5C15C.FCI to     R5C15C.FCO SLICE_12
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI w_duty_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R5C15D.FCI to     R5C15D.FCO SLICE_11
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI w_duty_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R5C16A.FCI to     R5C16A.FCO SLICE_10
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI w_duty_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R5C16B.FCI to     R5C16B.FCO SLICE_9
ROUTE         1     0.000     R5C16B.FCO to     R5C16C.FCI w_duty_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R5C16C.FCI to      R5C16C.F1 SLICE_8
ROUTE         4     3.616      R5C16C.F1 to      R9C15A.C1 w_duty_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15A.C1 to      R9C15A.F1 SLICE_111
ROUTE        25     4.466      R9C15A.F1 to      R6C14A.A1 r_duty_cnt
C1TOFCO_DE  ---     1.795      R6C14A.A1 to     R6C14A.FCO SLICE_40
ROUTE         1     0.000     R6C14A.FCO to     R6C14B.FCI r_duty_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C14B.FCI to     R6C14B.FCO SLICE_39
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_duty_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_38
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_duty_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_37
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_duty_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_36
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_duty_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_35
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_duty_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_34
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_duty_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_33
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_duty_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_32
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_duty_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_31
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_duty_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_30
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_duty_cnt_cry[20]
FCITOFCO_D  ---     0.317     R6C16D.FCI to     R6C16D.FCO SLICE_29
ROUTE         1     0.000     R6C16D.FCO to     R6C17A.FCI r_duty_cnt_cry[22]
FCITOF0_DE  ---     1.181     R6C17A.FCI to      R6C17A.F0 SLICE_28
ROUTE         1     0.000      R6C17A.F0 to     R6C17A.DI0 r_duty_cnt_s[23] (to w_clk)
                  --------
                   26.359   (49.2% logic, 50.8% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R6C14B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R6C17A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.557ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[2]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[23]  (to w_clk +)

   Delay:              26.311ns  (49.1% logic, 50.9% route), 20 logic levels.

 Constraint Details:

     26.311ns physical path delay SLICE_39 to SLICE_28 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 273.557ns

 Physical Path Details:

      Data path SLICE_39 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C14B.CLK to      R6C14B.Q1 SLICE_39 (from w_clk)
ROUTE         2     5.306      R6C14B.Q1 to      R5C15B.A0 r_duty_cnt[2]
C0TOFCO_DE  ---     2.064      R5C15B.A0 to     R5C15B.FCO SLICE_13
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI w_duty_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R5C15C.FCI to     R5C15C.FCO SLICE_12
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI w_duty_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R5C15D.FCI to     R5C15D.FCO SLICE_11
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI w_duty_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R5C16A.FCI to     R5C16A.FCO SLICE_10
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI w_duty_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R5C16B.FCI to     R5C16B.FCO SLICE_9
ROUTE         1     0.000     R5C16B.FCO to     R5C16C.FCI w_duty_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R5C16C.FCI to      R5C16C.F1 SLICE_8
ROUTE         4     3.616      R5C16C.F1 to      R9C15A.C1 w_duty_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15A.C1 to      R9C15A.F1 SLICE_111
ROUTE        25     4.466      R9C15A.F1 to      R6C14B.A0 r_duty_cnt
C0TOFCO_DE  ---     2.064      R6C14B.A0 to     R6C14B.FCO SLICE_39
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_duty_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_38
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_duty_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_37
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_duty_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_36
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_duty_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_35
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_duty_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_34
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_duty_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_33
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_duty_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_32
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_duty_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_31
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_duty_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_30
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_duty_cnt_cry[20]
FCITOFCO_D  ---     0.317     R6C16D.FCI to     R6C16D.FCO SLICE_29
ROUTE         1     0.000     R6C16D.FCO to     R6C17A.FCI r_duty_cnt_cry[22]
FCITOF0_DE  ---     1.181     R6C17A.FCI to      R6C17A.F0 SLICE_28
ROUTE         1     0.000      R6C17A.F0 to     R6C17A.DI0 r_duty_cnt_s[23] (to w_clk)
                  --------
                   26.311   (49.1% logic, 50.9% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R6C14B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R6C17A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.557ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[2]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[21]  (to w_clk +)

   Delay:              26.311ns  (49.1% logic, 50.9% route), 20 logic levels.

 Constraint Details:

     26.311ns physical path delay SLICE_39 to SLICE_29 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 273.557ns

 Physical Path Details:

      Data path SLICE_39 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R6C14B.CLK to      R6C14B.Q1 SLICE_39 (from w_clk)
ROUTE         2     5.306      R6C14B.Q1 to      R5C15B.A0 r_duty_cnt[2]
C0TOFCO_DE  ---     2.064      R5C15B.A0 to     R5C15B.FCO SLICE_13
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI w_duty_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317     R5C15C.FCI to     R5C15C.FCO SLICE_12
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI w_duty_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317     R5C15D.FCI to     R5C15D.FCO SLICE_11
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI w_duty_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317     R5C16A.FCI to     R5C16A.FCO SLICE_10
ROUTE         1     0.000     R5C16A.FCO to     R5C16B.FCI w_duty_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317     R5C16B.FCI to     R5C16B.FCO SLICE_9
ROUTE         1     0.000     R5C16B.FCO to     R5C16C.FCI w_duty_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298     R5C16C.FCI to      R5C16C.F1 SLICE_8
ROUTE         4     3.616      R5C16C.F1 to      R9C15A.C1 w_duty_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923      R9C15A.C1 to      R9C15A.F1 SLICE_111
ROUTE        25     4.466      R9C15A.F1 to      R6C14A.A0 r_duty_cnt
C0TOFCO_DE  ---     2.064      R6C14A.A0 to     R6C14A.FCO SLICE_40
ROUTE         1     0.000     R6C14A.FCO to     R6C14B.FCI r_duty_cnt_cry[0]
FCITOFCO_D  ---     0.317     R6C14B.FCI to     R6C14B.FCO SLICE_39
ROUTE         1     0.000     R6C14B.FCO to     R6C14C.FCI r_duty_cnt_cry[2]
FCITOFCO_D  ---     0.317     R6C14C.FCI to     R6C14C.FCO SLICE_38
ROUTE         1     0.000     R6C14C.FCO to     R6C14D.FCI r_duty_cnt_cry[4]
FCITOFCO_D  ---     0.317     R6C14D.FCI to     R6C14D.FCO SLICE_37
ROUTE         1     0.000     R6C14D.FCO to     R6C15A.FCI r_duty_cnt_cry[6]
FCITOFCO_D  ---     0.317     R6C15A.FCI to     R6C15A.FCO SLICE_36
ROUTE         1     0.000     R6C15A.FCO to     R6C15B.FCI r_duty_cnt_cry[8]
FCITOFCO_D  ---     0.317     R6C15B.FCI to     R6C15B.FCO SLICE_35
ROUTE         1     0.000     R6C15B.FCO to     R6C15C.FCI r_duty_cnt_cry[10]
FCITOFCO_D  ---     0.317     R6C15C.FCI to     R6C15C.FCO SLICE_34
ROUTE         1     0.000     R6C15C.FCO to     R6C15D.FCI r_duty_cnt_cry[12]
FCITOFCO_D  ---     0.317     R6C15D.FCI to     R6C15D.FCO SLICE_33
ROUTE         1     0.000     R6C15D.FCO to     R6C16A.FCI r_duty_cnt_cry[14]
FCITOFCO_D  ---     0.317     R6C16A.FCI to     R6C16A.FCO SLICE_32
ROUTE         1     0.000     R6C16A.FCO to     R6C16B.FCI r_duty_cnt_cry[16]
FCITOFCO_D  ---     0.317     R6C16B.FCI to     R6C16B.FCO SLICE_31
ROUTE         1     0.000     R6C16B.FCO to     R6C16C.FCI r_duty_cnt_cry[18]
FCITOFCO_D  ---     0.317     R6C16C.FCI to     R6C16C.FCO SLICE_30
ROUTE         1     0.000     R6C16C.FCO to     R6C16D.FCI r_duty_cnt_cry[20]
FCITOF0_DE  ---     1.181     R6C16D.FCI to      R6C16D.F0 SLICE_29
ROUTE         1     0.000      R6C16D.F0 to     R6C16D.DI0 r_duty_cnt_s[21] (to w_clk)
                  --------
                   26.311   (49.1% logic, 50.9% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R6C14B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to     R6C16D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.582ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[15]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[22]  (to w_clk +)

   Delay:              26.286ns  (42.5% logic, 57.5% route), 17 logic levels.

 Constraint Details:

     26.286ns physical path delay SLICE_85 to SLICE_16 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 273.582ns

 Physical Path Details:

      Data path SLICE_85 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R10C12A.CLK to     R10C12A.Q0 SLICE_85 (from w_clk)
ROUTE         2     3.763     R10C12A.Q0 to     R11C12B.C1 r_idle[15]
CTOF_DEL    ---     0.923     R11C12B.C1 to     R11C12B.F1 SLICE_110
ROUTE         1     2.295     R11C12B.F1 to     R11C12B.B0 r_state_ns_i_a3_0_1[2]
CTOF_DEL    ---     0.923     R11C12B.B0 to     R11C12B.F0 SLICE_110
ROUTE         1     1.578     R11C12B.F0 to     R11C12C.B1 r_state_ns_i_a3_0_15[2]
CTOF_DEL    ---     0.923     R11C12C.B1 to     R11C12C.F1 SLICE_106
ROUTE         3     2.336     R11C12C.F1 to     R11C12C.B0 N_108
CTOF_DEL    ---     0.923     R11C12C.B0 to     R11C12C.F0 SLICE_106
ROUTE        25     5.135     R11C12C.F0 to      R13C9A.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R13C9A.A0 to     R13C9A.FCO SLICE_27
ROUTE         1     0.000     R13C9A.FCO to     R13C9B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R13C9B.FCI to     R13C9B.FCO SLICE_26
ROUTE         1     0.000     R13C9B.FCO to     R13C9C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R13C9C.FCI to     R13C9C.FCO SLICE_25
ROUTE         1     0.000     R13C9C.FCO to     R13C9D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R13C9D.FCI to     R13C9D.FCO SLICE_24
ROUTE         1     0.000     R13C9D.FCO to    R13C10A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317    R13C10A.FCI to    R13C10A.FCO SLICE_23
ROUTE         1     0.000    R13C10A.FCO to    R13C10B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317    R13C10B.FCI to    R13C10B.FCO SLICE_22
ROUTE         1     0.000    R13C10B.FCO to    R13C10C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317    R13C10C.FCI to    R13C10C.FCO SLICE_21
ROUTE         1     0.000    R13C10C.FCO to    R13C10D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317    R13C10D.FCI to    R13C10D.FCO SLICE_20
ROUTE         1     0.000    R13C10D.FCO to    R13C11A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317    R13C11A.FCI to    R13C11A.FCO SLICE_19
ROUTE         1     0.000    R13C11A.FCO to    R13C11B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317    R13C11B.FCI to    R13C11B.FCO SLICE_18
ROUTE         1     0.000    R13C11B.FCO to    R13C11C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317    R13C11C.FCI to    R13C11C.FCO SLICE_17
ROUTE         1     0.000    R13C11C.FCO to    R13C11D.FCI r_idle_cnt_cry[20]
FCITOF1_DE  ---     1.298    R13C11D.FCI to     R13C11D.F1 SLICE_16
ROUTE         1     0.000     R13C11D.F1 to    R13C11D.DI1 r_idle_cnt_s[22] (to w_clk)
                  --------
                   26.286   (42.5% logic, 57.5% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to    R10C12A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to    R13C11D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.630ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[0]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              26.238ns  (50.6% logic, 49.4% route), 22 logic levels.

 Constraint Details:

     26.238ns physical path delay SLICE_79 to SLICE_15 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 273.630ns

 Physical Path Details:

      Data path SLICE_79 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C11D.CLK to     R11C11D.Q0 SLICE_79 (from w_clk)
ROUTE         4     3.914     R11C11D.Q0 to     R12C10A.A1 r_idle[0]
C1TOFCO_DE  ---     1.795     R12C10A.A1 to    R12C10A.FCO SLICE_7
ROUTE         1     0.000    R12C10A.FCO to    R12C10B.FCI w_idle_tmout_0_data_tmp[0]
FCITOFCO_D  ---     0.317    R12C10B.FCI to    R12C10B.FCO SLICE_6
ROUTE         1     0.000    R12C10B.FCO to    R12C10C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317    R12C10C.FCI to    R12C10C.FCO SLICE_5
ROUTE         1     0.000    R12C10C.FCO to    R12C10D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317    R12C10D.FCI to    R12C10D.FCO SLICE_4
ROUTE         1     0.000    R12C10D.FCO to    R12C11A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317    R12C11A.FCI to    R12C11A.FCO SLICE_3
ROUTE         1     0.000    R12C11A.FCO to    R12C11B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317    R12C11B.FCI to    R12C11B.FCO SLICE_2
ROUTE         1     0.000    R12C11B.FCO to    R12C11C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298    R12C11C.FCI to     R12C11C.F1 SLICE_1
ROUTE         3     3.901     R12C11C.F1 to     R11C12C.C0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923     R11C12C.C0 to     R11C12C.F0 SLICE_106
ROUTE        25     5.135     R11C12C.F0 to      R13C9A.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R13C9A.A0 to     R13C9A.FCO SLICE_27
ROUTE         1     0.000     R13C9A.FCO to     R13C9B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R13C9B.FCI to     R13C9B.FCO SLICE_26
ROUTE         1     0.000     R13C9B.FCO to     R13C9C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R13C9C.FCI to     R13C9C.FCO SLICE_25
ROUTE         1     0.000     R13C9C.FCO to     R13C9D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R13C9D.FCI to     R13C9D.FCO SLICE_24
ROUTE         1     0.000     R13C9D.FCO to    R13C10A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317    R13C10A.FCI to    R13C10A.FCO SLICE_23
ROUTE         1     0.000    R13C10A.FCO to    R13C10B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317    R13C10B.FCI to    R13C10B.FCO SLICE_22
ROUTE         1     0.000    R13C10B.FCO to    R13C10C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317    R13C10C.FCI to    R13C10C.FCO SLICE_21
ROUTE         1     0.000    R13C10C.FCO to    R13C10D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317    R13C10D.FCI to    R13C10D.FCO SLICE_20
ROUTE         1     0.000    R13C10D.FCO to    R13C11A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317    R13C11A.FCI to    R13C11A.FCO SLICE_19
ROUTE         1     0.000    R13C11A.FCO to    R13C11B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317    R13C11B.FCI to    R13C11B.FCO SLICE_18
ROUTE         1     0.000    R13C11B.FCO to    R13C11C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317    R13C11C.FCI to    R13C11C.FCO SLICE_17
ROUTE         1     0.000    R13C11C.FCO to    R13C11D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317    R13C11D.FCI to    R13C11D.FCO SLICE_16
ROUTE         1     0.000    R13C11D.FCO to    R13C12A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181    R13C12A.FCI to     R13C12A.F0 SLICE_15
ROUTE         1     0.000     R13C12A.F0 to    R13C12A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   26.238   (50.6% logic, 49.4% route), 22 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to    R11C11D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to    R13C12A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.636ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[1]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              26.232ns  (50.5% logic, 49.5% route), 21 logic levels.

 Constraint Details:

     26.232ns physical path delay SLICE_79 to SLICE_15 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 273.636ns

 Physical Path Details:

      Data path SLICE_79 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R11C11D.CLK to     R11C11D.Q1 SLICE_79 (from w_clk)
ROUTE         3     3.956     R11C11D.Q1 to     R12C10B.B0 r_idle[1]
C0TOFCO_DE  ---     2.064     R12C10B.B0 to    R12C10B.FCO SLICE_6
ROUTE         1     0.000    R12C10B.FCO to    R12C10C.FCI w_idle_tmout_0_data_tmp[2]
FCITOFCO_D  ---     0.317    R12C10C.FCI to    R12C10C.FCO SLICE_5
ROUTE         1     0.000    R12C10C.FCO to    R12C10D.FCI w_idle_tmout_0_data_tmp[4]
FCITOFCO_D  ---     0.317    R12C10D.FCI to    R12C10D.FCO SLICE_4
ROUTE         1     0.000    R12C10D.FCO to    R12C11A.FCI w_idle_tmout_0_data_tmp[6]
FCITOFCO_D  ---     0.317    R12C11A.FCI to    R12C11A.FCO SLICE_3
ROUTE         1     0.000    R12C11A.FCO to    R12C11B.FCI w_idle_tmout_0_data_tmp[8]
FCITOFCO_D  ---     0.317    R12C11B.FCI to    R12C11B.FCO SLICE_2
ROUTE         1     0.000    R12C11B.FCO to    R12C11C.FCI w_idle_tmout_0_data_tmp[10]
FCITOF1_DE  ---     1.298    R12C11C.FCI to     R12C11C.F1 SLICE_1
ROUTE         3     3.901     R12C11C.F1 to     R11C12C.C0 w_idle_tmout_0_data_tmp_i[11]
CTOF_DEL    ---     0.923     R11C12C.C0 to     R11C12C.F0 SLICE_106
ROUTE        25     5.135     R11C12C.F0 to      R13C9A.A0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R13C9A.A0 to     R13C9A.FCO SLICE_27
ROUTE         1     0.000     R13C9A.FCO to     R13C9B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R13C9B.FCI to     R13C9B.FCO SLICE_26
ROUTE         1     0.000     R13C9B.FCO to     R13C9C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R13C9C.FCI to     R13C9C.FCO SLICE_25
ROUTE         1     0.000     R13C9C.FCO to     R13C9D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R13C9D.FCI to     R13C9D.FCO SLICE_24
ROUTE         1     0.000     R13C9D.FCO to    R13C10A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317    R13C10A.FCI to    R13C10A.FCO SLICE_23
ROUTE         1     0.000    R13C10A.FCO to    R13C10B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317    R13C10B.FCI to    R13C10B.FCO SLICE_22
ROUTE         1     0.000    R13C10B.FCO to    R13C10C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317    R13C10C.FCI to    R13C10C.FCO SLICE_21
ROUTE         1     0.000    R13C10C.FCO to    R13C10D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317    R13C10D.FCI to    R13C10D.FCO SLICE_20
ROUTE         1     0.000    R13C10D.FCO to    R13C11A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317    R13C11A.FCI to    R13C11A.FCO SLICE_19
ROUTE         1     0.000    R13C11A.FCO to    R13C11B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317    R13C11B.FCI to    R13C11B.FCO SLICE_18
ROUTE         1     0.000    R13C11B.FCO to    R13C11C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317    R13C11C.FCI to    R13C11C.FCO SLICE_17
ROUTE         1     0.000    R13C11C.FCO to    R13C11D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317    R13C11D.FCI to    R13C11D.FCO SLICE_16
ROUTE         1     0.000    R13C11D.FCO to    R13C12A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181    R13C12A.FCI to     R13C12A.F0 SLICE_15
ROUTE         1     0.000     R13C12A.F0 to    R13C12A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   26.232   (50.5% logic, 49.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to    R11C11D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to    R13C12A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 273.651ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[15]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              26.217ns  (42.4% logic, 57.6% route), 18 logic levels.

 Constraint Details:

     26.217ns physical path delay SLICE_85 to SLICE_15 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 273.651ns

 Physical Path Details:

      Data path SLICE_85 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955    R10C12A.CLK to     R10C12A.Q0 SLICE_85 (from w_clk)
ROUTE         2     3.763     R10C12A.Q0 to     R11C12B.C1 r_idle[15]
CTOF_DEL    ---     0.923     R11C12B.C1 to     R11C12B.F1 SLICE_110
ROUTE         1     2.295     R11C12B.F1 to     R11C12B.B0 r_state_ns_i_a3_0_1[2]
CTOF_DEL    ---     0.923     R11C12B.B0 to     R11C12B.F0 SLICE_110
ROUTE         1     1.578     R11C12B.F0 to     R11C12C.B1 r_state_ns_i_a3_0_15[2]
CTOF_DEL    ---     0.923     R11C12C.B1 to     R11C12C.F1 SLICE_106
ROUTE         3     2.336     R11C12C.F1 to     R11C12C.B0 N_108
CTOF_DEL    ---     0.923     R11C12C.B0 to     R11C12C.F0 SLICE_106
ROUTE        25     5.135     R11C12C.F0 to      R13C9A.A1 r_idle_cnt
C1TOFCO_DE  ---     1.795      R13C9A.A1 to     R13C9A.FCO SLICE_27
ROUTE         1     0.000     R13C9A.FCO to     R13C9B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R13C9B.FCI to     R13C9B.FCO SLICE_26
ROUTE         1     0.000     R13C9B.FCO to     R13C9C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R13C9C.FCI to     R13C9C.FCO SLICE_25
ROUTE         1     0.000     R13C9C.FCO to     R13C9D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R13C9D.FCI to     R13C9D.FCO SLICE_24
ROUTE         1     0.000     R13C9D.FCO to    R13C10A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317    R13C10A.FCI to    R13C10A.FCO SLICE_23
ROUTE         1     0.000    R13C10A.FCO to    R13C10B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317    R13C10B.FCI to    R13C10B.FCO SLICE_22
ROUTE         1     0.000    R13C10B.FCO to    R13C10C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317    R13C10C.FCI to    R13C10C.FCO SLICE_21
ROUTE         1     0.000    R13C10C.FCO to    R13C10D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317    R13C10D.FCI to    R13C10D.FCO SLICE_20
ROUTE         1     0.000    R13C10D.FCO to    R13C11A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317    R13C11A.FCI to    R13C11A.FCO SLICE_19
ROUTE         1     0.000    R13C11A.FCO to    R13C11B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317    R13C11B.FCI to    R13C11B.FCO SLICE_18
ROUTE         1     0.000    R13C11B.FCO to    R13C11C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317    R13C11C.FCI to    R13C11C.FCO SLICE_17
ROUTE         1     0.000    R13C11C.FCO to    R13C11D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317    R13C11D.FCI to    R13C11D.FCO SLICE_16
ROUTE         1     0.000    R13C11D.FCO to    R13C12A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181    R13C12A.FCI to     R13C12A.F0 SLICE_15
ROUTE         1     0.000     R13C12A.F0 to    R13C12A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   26.217   (42.4% logic, 57.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to    R10C12A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     8.811        OSC.OSC to    R13C12A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

Report:   36.955MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |    3.330 MHz|   36.955 MHz|  21  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 93
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 50190 paths, 1 nets, and 751 connections (79.22% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Wed Aug 17 15:55:59 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_interphase_cnt[0]  (from w_clk +)
   Destination:    FF         Data in        r_interphase_cnt[0]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_0 to SLICE_0 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257    R11C19A.CLK to     R11C19A.Q1 SLICE_0 (from w_clk)
ROUTE         2     0.369     R11C19A.Q1 to     R11C19A.A1 r_interphase_cnt[0]
CTOF_DEL    ---     0.199     R11C19A.A1 to     R11C19A.F1 SLICE_0
ROUTE         1     0.000     R11C19A.F1 to    R11C19A.DI1 r_interphase_cnt_s[0] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to    R11C19A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to    R11C19A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[23]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[23]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_28 to SLICE_28 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C17A.CLK to      R6C17A.Q0 SLICE_28 (from w_clk)
ROUTE         2     0.369      R6C17A.Q0 to      R6C17A.A0 r_duty_cnt[23]
CTOF_DEL    ---     0.199      R6C17A.A0 to      R6C17A.F0 SLICE_28
ROUTE         1     0.000      R6C17A.F0 to     R6C17A.DI0 r_duty_cnt_s[23] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C17A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C17A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[22]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[22]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_29 to SLICE_29 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C16D.CLK to      R6C16D.Q1 SLICE_29 (from w_clk)
ROUTE         2     0.369      R6C16D.Q1 to      R6C16D.A1 r_duty_cnt[22]
CTOF_DEL    ---     0.199      R6C16D.A1 to      R6C16D.F1 SLICE_29
ROUTE         1     0.000      R6C16D.F1 to     R6C16D.DI1 r_duty_cnt_s[22] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[21]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[21]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_29 to SLICE_29 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C16D.CLK to      R6C16D.Q0 SLICE_29 (from w_clk)
ROUTE         2     0.369      R6C16D.Q0 to      R6C16D.A0 r_duty_cnt[21]
CTOF_DEL    ---     0.199      R6C16D.A0 to      R6C16D.F0 SLICE_29
ROUTE         1     0.000      R6C16D.F0 to     R6C16D.DI0 r_duty_cnt_s[21] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[20]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[20]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_30 to SLICE_30 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C16C.CLK to      R6C16C.Q1 SLICE_30 (from w_clk)
ROUTE         2     0.369      R6C16C.Q1 to      R6C16C.A1 r_duty_cnt[20]
CTOF_DEL    ---     0.199      R6C16C.A1 to      R6C16C.F1 SLICE_30
ROUTE         1     0.000      R6C16C.F1 to     R6C16C.DI1 r_duty_cnt_s[20] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[19]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[19]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_30 to SLICE_30 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C16C.CLK to      R6C16C.Q0 SLICE_30 (from w_clk)
ROUTE         2     0.369      R6C16C.Q0 to      R6C16C.A0 r_duty_cnt[19]
CTOF_DEL    ---     0.199      R6C16C.A0 to      R6C16C.F0 SLICE_30
ROUTE         1     0.000      R6C16C.F0 to     R6C16C.DI0 r_duty_cnt_s[19] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[17]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[17]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_31 to SLICE_31 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C16B.CLK to      R6C16B.Q0 SLICE_31 (from w_clk)
ROUTE         2     0.369      R6C16B.Q0 to      R6C16B.A0 r_duty_cnt[17]
CTOF_DEL    ---     0.199      R6C16B.A0 to      R6C16B.F0 SLICE_31
ROUTE         1     0.000      R6C16B.F0 to     R6C16B.DI0 r_duty_cnt_s[17] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[18]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[18]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_31 to SLICE_31 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C16B.CLK to      R6C16B.Q1 SLICE_31 (from w_clk)
ROUTE         2     0.369      R6C16B.Q1 to      R6C16B.A1 r_duty_cnt[18]
CTOF_DEL    ---     0.199      R6C16B.A1 to      R6C16B.F1 SLICE_31
ROUTE         1     0.000      R6C16B.F1 to     R6C16B.DI1 r_duty_cnt_s[18] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[16]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[16]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_32 to SLICE_32 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_32 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C16A.CLK to      R6C16A.Q1 SLICE_32 (from w_clk)
ROUTE         2     0.369      R6C16A.Q1 to      R6C16A.A1 r_duty_cnt[16]
CTOF_DEL    ---     0.199      R6C16A.A1 to      R6C16A.F1 SLICE_32
ROUTE         1     0.000      R6C16A.F1 to     R6C16A.DI1 r_duty_cnt_s[16] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_duty_cnt[15]  (from w_clk +)
   Destination:    FF         Data in        r_duty_cnt[15]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_32 to SLICE_32 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_32 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R6C16A.CLK to      R6C16A.Q0 SLICE_32 (from w_clk)
ROUTE         2     0.369      R6C16A.Q0 to      R6C16A.A0 r_duty_cnt[15]
CTOF_DEL    ---     0.199      R6C16A.A0 to      R6C16A.F0 SLICE_32
ROUTE         1     0.000      R6C16A.F0 to     R6C16A.DI0 r_duty_cnt_s[15] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        93     2.806        OSC.OSC to     R6C16A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |     0.000 ns|     0.857 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 93
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 50190 paths, 1 nets, and 751 connections (79.22% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

