# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CodigoGolay.srcs/sources_1/new/Codificador.vhd" \
"../../../../CodigoGolay.srcs/sources_1/new/FlipFlop.vhd" \
"../../../../CodigoGolay.srcs/sim_1/new/tb_codificador.vhd" \

# Do not sort compile order
nosort
