

================================================================
== Vitis HLS Report for 'svd_5_Pipeline_VITIS_LOOP_349_2'
================================================================
* Date:           Sun Feb  5 17:00:27 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  37.027 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_349_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      99|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|        0|     708|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|       99|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|       99|     852|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dadd_64ns_64ns_64_1_full_dsp_1_U3065  |dadd_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                 |                                |        0|   3|  0|  708|    0|
    +--------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln349_fu_160_p2   |         +|   0|  0|  39|          32|           1|
    |newSecond_fu_149_p2   |         +|   0|  0|  19|           8|           8|
    |newFirst_fu_143_p2    |         -|   0|  0|  19|           8|           8|
    |icmp_ln349_fu_121_p2  |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  99|          81|          51|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_47    |   9|          2|   32|         64|
    |k_fu_50                  |   9|          2|   32|         64|
    |scale_fu_46              |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  130|        260|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |k_fu_50                  |  32|   0|   32|          0|
    |scale_fu_46              |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  99|   0|   99|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_349_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_349_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_349_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_349_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_349_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_349_2|  return value|
|k_36                |   in|   32|     ap_none|                             k_36|        scalar|
|p_cast52            |   in|   32|     ap_none|                         p_cast52|        scalar|
|zext_ln337          |   in|    4|     ap_none|                       zext_ln337|        scalar|
|U_val_address0      |  out|    8|   ap_memory|                            U_val|         array|
|U_val_ce0           |  out|    1|   ap_memory|                            U_val|         array|
|U_val_q0            |   in|   64|   ap_memory|                            U_val|         array|
|scale_7_out         |  out|   64|      ap_vld|                      scale_7_out|       pointer|
|scale_7_out_ap_vld  |  out|    1|      ap_vld|                      scale_7_out|       pointer|
+--------------------+-----+-----+------------+---------------------------------+--------------+

