Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 31 13:40:29 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_design_analysis -file ./report/fixed_to_float_top_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
----------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                     Path #1                                                     |
+---------------------------+-----------------------------------------------------------------------------------------------------------------+
| Requirement               | 50.000                                                                                                          |
| Path Delay                | 10.669                                                                                                          |
| Logic Delay               | 1.929(19%)                                                                                                      |
| Net Delay                 | 8.740(81%)                                                                                                      |
| Clock Skew                | -0.049                                                                                                          |
| Slack                     | 39.324                                                                                                          |
| Clock Uncertainty         | 0.035                                                                                                           |
| Clock Relationship        | Safely Timed                                                                                                    |
| Clock Delay Group         | Same Clock                                                                                                      |
| Logic Levels              | 10                                                                                                              |
| Routes                    | NA                                                                                                              |
| Logical Path              | FDRE/C-(20)-LUT5-(32)-LUT6-(37)-LUT6-(2)-LUT5-(4)-LUT6-(2)-LUT6-(2)-LUT4-(3)-LUT6-(1)-LUT6-(14)-LUT4-(1)-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                          |
| End Point Clock           | ap_clk                                                                                                          |
| DSP Block                 | None                                                                                                            |
| RAM Registers             | None-None                                                                                                       |
| IO Crossings              | 0                                                                                                               |
| Config Crossings          | 0                                                                                                               |
| SLR Crossings             | 0                                                                                                               |
| PBlocks                   | 0                                                                                                               |
| High Fanout               | 37                                                                                                              |
| Dont Touch                | 0                                                                                                               |
| Mark Debug                | 0                                                                                                               |
| Start Point Pin Primitive | FDRE/C                                                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                                                          |
| Start Point Pin           | phi_ln2142_reg_123_reg[1]/C                                                                                     |
| End Point Pin             | ap_return_preg_reg[64]/D                                                                                        |
+---------------------------+-----------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+---+---+---+----+----+---+----+
| End Point Clock | Requirement |  0 |  1  | 2 | 3 | 5 |  6 |  7 | 8 | 10 |
+-----------------+-------------+----+-----+---+---+---+----+----+---+----+
| ap_clk          | 50.000ns    | 97 | 105 | 4 | 5 | 1 | 18 | 73 | 5 |  7 |
+-----------------+-------------+----+-----+---+---+---+----+----+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 315 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


