// Seed: 1615336914
module module_0 (
    input id_0,
    input id_1
);
  logic id_2;
  logic id_4;
  always begin
    id_2 = id_2;
  end
  logic id_5;
  assign id_4 = id_0 | id_2;
  pmos (.id_0(id_4));
  always id_4 = id_5;
  initial id_2 = id_5;
  logic id_6, id_7;
  logic id_8 = id_2;
  logic id_9;
  logic id_10;
  assign id_8 = id_8;
endmodule
`define pp_2 0
