{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@170:180@HdlIdDef", "  reg signed [DW:0]     hyst_b_low_limit;\n\n  reg                   trigger_pin_a;\n  reg                   trigger_pin_b;\n  reg        [ 1:0]     trigger_o_m;\n  reg        [ 1:0]     trigger_o_m_1;\n\n  reg                   trig_o_hold_0;\n  reg                   trig_o_hold_1;\n  reg        [16:0]     trig_o_hold_cnt_0;\n  reg        [16:0]     trig_o_hold_cnt_1;\n"], "Clone Blocks": [["hdl/library/axi_adc_trigger/axi_adc_trigger.v@174:184", "  reg        [ 1:0]     trigger_o_m;\n  reg        [ 1:0]     trigger_o_m_1;\n\n  reg                   trig_o_hold_0;\n  reg                   trig_o_hold_1;\n  reg        [16:0]     trig_o_hold_cnt_0;\n  reg        [16:0]     trig_o_hold_cnt_1;\n\n  reg                   trigger_adc_a;\n  reg                   trigger_adc_b;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@173:183", "  reg                   trigger_pin_b;\n  reg        [ 1:0]     trigger_o_m;\n  reg        [ 1:0]     trigger_o_m_1;\n\n  reg                   trig_o_hold_0;\n  reg                   trig_o_hold_1;\n  reg        [16:0]     trig_o_hold_cnt_0;\n  reg        [16:0]     trig_o_hold_cnt_1;\n\n  reg                   trigger_adc_a;\n  reg                   trigger_adc_b;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@168:178", "  reg                   first_b_l_trigger; // valid hysteresis range on passthrough low trigger limit\n  reg signed [DW:0]     hyst_b_high_limit;\n  reg signed [DW:0]     hyst_b_low_limit;\n\n  reg                   trigger_pin_a;\n  reg                   trigger_pin_b;\n  reg        [ 1:0]     trigger_o_m;\n  reg        [ 1:0]     trigger_o_m_1;\n\n  reg                   trig_o_hold_0;\n  reg                   trig_o_hold_1;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@172:182", "  reg                   trigger_pin_a;\n  reg                   trigger_pin_b;\n  reg        [ 1:0]     trigger_o_m;\n  reg        [ 1:0]     trigger_o_m_1;\n\n  reg                   trig_o_hold_0;\n  reg                   trig_o_hold_1;\n  reg        [16:0]     trig_o_hold_cnt_0;\n  reg        [16:0]     trig_o_hold_cnt_1;\n\n  reg                   trigger_adc_a;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@169:179", "  reg signed [DW:0]     hyst_b_high_limit;\n  reg signed [DW:0]     hyst_b_low_limit;\n\n  reg                   trigger_pin_a;\n  reg                   trigger_pin_b;\n  reg        [ 1:0]     trigger_o_m;\n  reg        [ 1:0]     trigger_o_m_1;\n\n  reg                   trig_o_hold_0;\n  reg                   trig_o_hold_1;\n  reg        [16:0]     trig_o_hold_cnt_0;\n"]], "Diff Content": {"Delete": [[175, "  reg        [ 1:0]     trigger_o_m_1;\n"]], "Add": [[175, "  reg        [ 1:0]     trigger_o_m = 1'd0;\n"]]}}