// Seed: 2007693010
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3[-1 : 1],
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  or primCall (id_1, id_2, id_3, id_4, id_5, id_6, id_8);
  input logic [7:0] id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  output wire id_1;
  logic id_9;
  ;
endmodule
module module_2 (
    input supply1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    input supply0 id_4,
    input wand id_5
    , id_11,
    input tri1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    output supply1 id_9
);
  assign id_9 = -1;
  wire id_12;
  ;
  module_0 modCall_1 ();
endmodule
