299
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 1 "./../src/HDL_Source/Verilog/DATA_PATH_TR.v" 4 DATA_PATH
~A 1 "./../src/HDL_Source/Verilog/DATA_PATH_TR.v" 4 DATA_PATH
~M 1 "./../src/HDL_Source/Verilog/FSM_TR.v" 15 FSM
~A 1 "./../src/HDL_Source/Verilog/FSM_TR.v" 15 FSM
~M 3 "./../src/HDL_Source/Verilog/TOP_TR.v" 4 TOP_HP
~A 1 "./../src/HDL_Source/Verilog/TOP_TR.v" 4 TOP_HP
~M 1 "./../src/HDL_Source/Verilog/TOP_TR.v" 4 TOP_TR
~A 1 "./../src/HDL_Source/Verilog/TOP_TR.v" 4 TOP_TR
~M 3 "./../src/TestBench/TOP_TR_TB.v" 2 TOP_TR_tb
~A 1 "./../src/TestBench/TOP_TR_TB.v" 2 TOP_TR_tb
