#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 18 11:57:32 2022
# Process ID: 15064
# Current directory: E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11100 E:\OneDrive - UPV\__TUG\Cryptography on Hardware Platforms\02 - Labs\chw2022g3\project_1\project_1.xpr
# Log file: E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/vivado.log
# Journal file: E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1'
INFO: [Project 1-313] Project file moved from '/home/jharing/git/chw2022g3/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 760.797 ; gain = 117.316
update_compile_order -fileset sources_1
update_module_reference {cryptoprocessor_ComputeCoreWrapper_0_0 cryptoprocessor_ComputeCoreWrapper_0_0}
ERROR: [filemgmt 56-328] Reference 'ComputeCoreWrapper' contains sub-design file 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/mult_64/mult_64.xci', which is configured for out-of-context synthesis. OOC sub-designs are not allowed in the reference. To change the setting, use TCL command: 'set_property generate_synth_checkpoint 0 [get_files mult_64.xci]'.
ERROR: [filemgmt 56-328] Reference 'ComputeCoreWrapper' contains sub-design file 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/mult_64/mult_64.xci', which is configured for out-of-context synthesis. OOC sub-designs are not allowed in the reference. To change the setting, use TCL command: 'set_property generate_synth_checkpoint 0 [get_files mult_64.xci]'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_module_reference {cryptoprocessor_ComputeCoreWrapper_0_0 cryptoprocessor_ComputeCoreWrapper_0_0}
ERROR: [filemgmt 56-328] Reference 'ComputeCoreWrapper' contains sub-design file 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/mult_64/mult_64.xci', which is configured for out-of-context synthesis. OOC sub-designs are not allowed in the reference. To change the setting, use TCL command: 'set_property generate_synth_checkpoint 0 [get_files mult_64.xci]'.
ERROR: [filemgmt 56-328] Reference 'ComputeCoreWrapper' contains sub-design file 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/mult_64/mult_64.xci', which is configured for out-of-context synthesis. OOC sub-designs are not allowed in the reference. To change the setting, use TCL command: 'set_property generate_synth_checkpoint 0 [get_files mult_64.xci]'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
INFO: [Vivado 12-5457] ref source:E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/mult_64/mult_64.xci
generate_target Simulation [get_files {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/mult_64/mult_64.xci}]
WARNING: [Vivado 12-818] No files matched 'E:/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'UPV/__TUG/Cryptography'
WARNING: [Vivado 12-818] No files matched 'on'
WARNING: [Vivado 12-818] No files matched 'Hardware'
WARNING: [Vivado 12-818] No files matched 'Platforms/02'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/mult_64/mult_64.xci'
INFO: [Vivado 12-5457] ref source:E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci
generate_target Simulation [get_files {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci}]
WARNING: [Vivado 12-818] No files matched 'E:/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'UPV/__TUG/Cryptography'
WARNING: [Vivado 12-818] No files matched 'on'
WARNING: [Vivado 12-818] No files matched 'Hardware'
WARNING: [Vivado 12-818] No files matched 'Platforms/02'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci'
INFO: [Vivado 12-5457] ref source:E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci
generate_target Simulation [get_files {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci}]
WARNING: [Vivado 12-818] No files matched 'E:/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'UPV/__TUG/Cryptography'
WARNING: [Vivado 12-818] No files matched 'on'
WARNING: [Vivado 12-818] No files matched 'Hardware'
WARNING: [Vivado 12-818] No files matched 'Platforms/02'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci'
INFO: [Vivado 12-5457] ref source:E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/mult_64/mult_64.xci
generate_target Simulation [get_files {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/mult_64/mult_64.xci}]
WARNING: [Vivado 12-818] No files matched 'E:/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'UPV/__TUG/Cryptography'
WARNING: [Vivado 12-818] No files matched 'on'
WARNING: [Vivado 12-818] No files matched 'Hardware'
WARNING: [Vivado 12-818] No files matched 'Platforms/02'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/mult_64/mult_64.xci'
INFO: [Vivado 12-5457] ref source:E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci
generate_target Simulation [get_files {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci}]
WARNING: [Vivado 12-818] No files matched 'E:/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'UPV/__TUG/Cryptography'
WARNING: [Vivado 12-818] No files matched 'on'
WARNING: [Vivado 12-818] No files matched 'Hardware'
WARNING: [Vivado 12-818] No files matched 'Platforms/02'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/INS_RAM/INS_RAM.xci'
INFO: [Vivado 12-5457] ref source:E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci
generate_target Simulation [get_files {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci}]
WARNING: [Vivado 12-818] No files matched 'E:/OneDrive'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'UPV/__TUG/Cryptography'
WARNING: [Vivado 12-818] No files matched 'on'
WARNING: [Vivado 12-818] No files matched 'Hardware'
WARNING: [Vivado 12-818] No files matched 'Platforms/02'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/BRAM64_1024.xci'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modular_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sources_1/ip/mult_64/sim/mult_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_64'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_64_arch of entity xil_defaultlib.mult_64 [mult_64_default]
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.tb_modular_multiplication
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_modular_multiplication_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 851.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_modular_multiplication_behav -key {Behavioral:sim_1:Functional:tb_modular_multiplication} -tclbatch {tb_modular_multiplication.tcl} -protoinst "protoinst_files/cryptoprocessor.protoinst" -view {{E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
open_wave_config {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/tb_behav.wcfg}
source tb_modular_multiplication.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_modular_multiplication_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 906.949 ; gain = 62.805
add_bp {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v} 46
remove_bps -file {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v} -line 46
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modular_multiplication
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_64_arch of entity xil_defaultlib.mult_64 [mult_64_default]
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.tb_modular_multiplication
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_modular_multiplication_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1311.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1311.156 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1311.156 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1311.156 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modular_multiplication
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_64_arch of entity xil_defaultlib.mult_64 [mult_64_default]
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.tb_modular_multiplication
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_modular_multiplication_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1311.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1311.156 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1311.156 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modular_multiplication
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1311.156 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_64_arch of entity xil_defaultlib.mult_64 [mult_64_default]
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.tb_modular_multiplication
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_modular_multiplication_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1311.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1311.156 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1311.156 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modular_multiplication
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_64_arch of entity xil_defaultlib.mult_64 [mult_64_default]
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.tb_modular_multiplication
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_modular_multiplication_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1460.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.398 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1460.398 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1460.398 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 1460.398 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
add_bp {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v} 71
remove_bps -file {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v} -line 71
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modular_multiplication
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_64_arch of entity xil_defaultlib.mult_64 [mult_64_default]
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.tb_modular_multiplication
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_modular_multiplication_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1460.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1460.398 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
$finish called at time : 65 ns : File "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" Line 62
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1460.398 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modular_multiplication
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1460.398 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_64_arch of entity xil_defaultlib.mult_64 [mult_64_default]
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.tb_modular_multiplication
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_modular_multiplication_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.398 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
$finish called at time : 75 ns : File "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" Line 62
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1460.398 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modular_multiplication
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_64_arch of entity xil_defaultlib.mult_64 [mult_64_default]
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.tb_modular_multiplication
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_modular_multiplication_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.398 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
$finish called at time : 75 ns : File "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.398 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modular_multiplication
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1460.398 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_64_arch of entity xil_defaultlib.mult_64 [mult_64_default]
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.tb_modular_multiplication
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_modular_multiplication_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1460.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1460.398 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
$finish called at time : 55 ns : File "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" Line 71
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1460.398 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modular_multiplication
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_64_arch of entity xil_defaultlib.mult_64 [mult_64_default]
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.tb_modular_multiplication
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_modular_multiplication_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.398 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
$finish called at time : 90 ns : File "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" Line 69
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.398 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modular_multiplication
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_64_arch of entity xil_defaultlib.mult_64 [mult_64_default]
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.tb_modular_multiplication
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_modular_multiplication_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1460.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.398 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
$finish called at time : 55 ns : File "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" Line 69
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.398 ; gain = 0.000
save_wave_config {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/tb_modular_mult_behav.wcfg}
add_files -fileset sim_1 -norecurse {{E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/tb_modular_mult_behav.wcfg}}
set_property xsim.view {{E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/test_bench/tb_compute_wrapper_new_behav.wcfg} {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/test_bench/tb_kem_dec_cca_behav.wcfg} {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/tb_behav.wcfg} {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/tb_modular_mult_behav.wcfg}} [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modular_multiplication
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_64_arch of entity xil_defaultlib.mult_64 [mult_64_default]
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.tb_modular_multiplication
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_modular_multiplication_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1460.398 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
$finish called at time : 55 ns : File "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" Line 69
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.398 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_modular_multiplication' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_modular_multiplication_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/Verilog_src/poly_arithmetic/polynomial_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.srcs/sim_1/new/tb_modular_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modular_multiplication
"xvhdl --incr --relax -prj tb_modular_multiplication_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_modular_multiplication_behav xil_defaultlib.tb_modular_multiplication xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=64,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15_viv [\mult_gen_v12_0_15_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.mult_gen_v12_0_15 [\mult_gen_v12_0_15(c_xdevicefami...]
Compiling architecture mult_64_arch of entity xil_defaultlib.mult_64 [mult_64_default]
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.tb_modular_multiplication
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_modular_multiplication_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1460.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1460.398 ; gain = 0.000
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/cryptoprocessor.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/cryptoprocessor.protoinst for the following reason(s):
There are no instances of module "cryptoprocessor" in the design.

Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 1460.398 ; gain = 0.000
save_wave_config {E:/OneDrive - UPV/__TUG/Cryptography on Hardware Platforms/02 - Labs/chw2022g3/project_1/tb_modular_mult_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 18 17:34:14 2022...
