Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 24 11:25:28 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file prj_uart_stopwatch_timing_summary_routed.rpt -pb prj_uart_stopwatch_timing_summary_routed.pb -rpx prj_uart_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : prj_uart_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_Stopwatch_watch/U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.969        0.000                      0                  502        0.099        0.000                      0                  502        3.750        0.000                       0                   249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.969        0.000                      0                  502        0.099        0.000                      0                  502        3.750        0.000                       0                   249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.090ns (22.931%)  route 3.663ns (77.069%))
  Logic Levels:           4  (LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.554     5.075    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X55Y27         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=16, routed)          1.151     6.645    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/ADDRA1
    SLICE_X54Y27         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     6.944 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/O
                         net (fo=10, routed)          1.085     8.030    U_UART_CU/out[0]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.154 r  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.310     8.464    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.588 f  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.487     9.075    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.630     9.829    U_UART_CU/inst0
    SLICE_X55Y23         FDCE                                         r  U_UART_CU/inst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.437    14.778    U_UART_CU/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  U_UART_CU/inst_reg[3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X55Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.798    U_UART_CU/inst_reg[3]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/empty_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 1.182ns (23.418%)  route 3.865ns (76.582%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.553     5.074    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y26         FDPE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/empty_reg_reg/Q
                         net (fo=13, routed)          1.524     7.054    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/empty
    SLICE_X56Y27         LUT5 (Prop_lut5_I2_O)        0.150     7.204 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg[2]_i_1__0/O
                         net (fo=2, routed)           1.122     8.326    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg[2]_i_1__0_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.328     8.654 f  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_reg_i_4__0/O
                         net (fo=1, routed)           0.534     9.189    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_reg_i_4__0_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.313 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_reg_i_3__0/O
                         net (fo=2, routed)           0.685     9.998    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_reg_i_3__0_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.122 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/empty_reg_i_1__0/O
                         net (fo=1, routed)           0.000    10.122    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/empty_reg_i_1__0_n_0
    SLICE_X58Y25         FDPE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.501    14.842    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X58Y25         FDPE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/empty_reg_reg/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDPE (Setup_fdpe_C_D)        0.029    15.096    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/empty_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.182ns (23.452%)  route 3.858ns (76.548%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.553     5.074    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X51Y26         FDPE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDPE (Prop_fdpe_C_Q)         0.456     5.530 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/empty_reg_reg/Q
                         net (fo=13, routed)          1.524     7.054    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/empty
    SLICE_X56Y27         LUT5 (Prop_lut5_I2_O)        0.150     7.204 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg[2]_i_1__0/O
                         net (fo=2, routed)           1.122     8.326    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg[2]_i_1__0_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.328     8.654 f  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_reg_i_4__0/O
                         net (fo=1, routed)           0.534     9.189    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_reg_i_4__0_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.313 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_reg_i_3__0/O
                         net (fo=2, routed)           0.678     9.990    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_reg_i_3__0_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.114 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_reg_i_1__0/O
                         net (fo=1, routed)           0.000    10.114    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_next
    SLICE_X58Y25         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.501    14.842    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X58Y25         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_reg_reg/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDCE (Setup_fdce_C_D)        0.031    15.098    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/full_reg_reg
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.090ns (23.494%)  route 3.549ns (76.506%))
  Logic Levels:           4  (LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.554     5.075    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X55Y27         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=16, routed)          1.151     6.645    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/ADDRA1
    SLICE_X54Y27         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     6.944 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/O
                         net (fo=10, routed)          1.085     8.030    U_UART_CU/out[0]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.154 r  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.310     8.464    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.588 f  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.487     9.075    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.516     9.715    U_UART_CU/inst0
    SLICE_X57Y23         FDCE                                         r  U_UART_CU/inst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.438    14.779    U_UART_CU/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  U_UART_CU/inst_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.799    U_UART_CU/inst_reg[0]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.090ns (23.494%)  route 3.549ns (76.506%))
  Logic Levels:           4  (LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.554     5.075    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X55Y27         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=16, routed)          1.151     6.645    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/ADDRA1
    SLICE_X54Y27         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     6.944 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/O
                         net (fo=10, routed)          1.085     8.030    U_UART_CU/out[0]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.154 r  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.310     8.464    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.588 f  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.487     9.075    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.516     9.715    U_UART_CU/inst0
    SLICE_X57Y23         FDCE                                         r  U_UART_CU/inst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.438    14.779    U_UART_CU/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  U_UART_CU/inst_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.799    U_UART_CU/inst_reg[1]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.090ns (23.494%)  route 3.549ns (76.506%))
  Logic Levels:           4  (LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.554     5.075    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X55Y27         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=16, routed)          1.151     6.645    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/ADDRA1
    SLICE_X54Y27         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     6.944 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/O
                         net (fo=10, routed)          1.085     8.030    U_UART_CU/out[0]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.154 r  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.310     8.464    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.588 f  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.487     9.075    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.516     9.715    U_UART_CU/inst0
    SLICE_X57Y23         FDCE                                         r  U_UART_CU/inst_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.438    14.779    U_UART_CU/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  U_UART_CU/inst_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.799    U_UART_CU/inst_reg[2]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.090ns (23.494%)  route 3.549ns (76.506%))
  Logic Levels:           4  (LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.554     5.075    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X55Y27         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=16, routed)          1.151     6.645    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/ADDRA1
    SLICE_X54Y27         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     6.944 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/O
                         net (fo=10, routed)          1.085     8.030    U_UART_CU/out[0]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.154 r  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.310     8.464    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.588 f  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.487     9.075    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.516     9.715    U_UART_CU/inst0
    SLICE_X57Y23         FDCE                                         r  U_UART_CU/inst_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.438    14.779    U_UART_CU/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  U_UART_CU/inst_reg[6]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.799    U_UART_CU/inst_reg[6]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.090ns (24.230%)  route 3.409ns (75.770%))
  Logic Levels:           4  (LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.554     5.075    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X55Y27         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=16, routed)          1.151     6.645    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/ADDRA1
    SLICE_X54Y27         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     6.944 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/O
                         net (fo=10, routed)          1.085     8.030    U_UART_CU/out[0]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.154 r  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.310     8.464    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.588 f  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.487     9.075    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.375     9.574    U_UART_CU/inst0
    SLICE_X57Y22         FDCE                                         r  U_UART_CU/inst_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.439    14.780    U_UART_CU/clk_IBUF_BUFG
    SLICE_X57Y22         FDCE                                         r  U_UART_CU/inst_reg[4]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_UART_CU/inst_reg[4]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.226ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.090ns (24.230%)  route 3.409ns (75.770%))
  Logic Levels:           4  (LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.554     5.075    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X55Y27         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=16, routed)          1.151     6.645    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/ADDRA1
    SLICE_X54Y27         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     6.944 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/O
                         net (fo=10, routed)          1.085     8.030    U_UART_CU/out[0]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.154 r  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.310     8.464    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.588 f  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.487     9.075    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X55Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.199 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.375     9.574    U_UART_CU/inst0
    SLICE_X57Y22         FDCE                                         r  U_UART_CU/inst_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.439    14.780    U_UART_CU/clk_IBUF_BUFG
    SLICE_X57Y22         FDCE                                         r  U_UART_CU/inst_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X57Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.800    U_UART_CU/inst_reg[7]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  5.226    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 1.116ns (24.561%)  route 3.428ns (75.439%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.554     5.075    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X55Y27         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/Q
                         net (fo=16, routed)          1.151     6.645    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/ADDRA1
    SLICE_X54Y27         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.299     6.944 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/O
                         net (fo=10, routed)          1.085     8.030    U_UART_CU/out[0]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.154 f  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.310     8.464    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.588 r  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.881     9.469    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I1_O)        0.150     9.619 r  U_UART_CU/inst[1]_i_1/O
                         net (fo=1, routed)           0.000     9.619    U_UART_CU/p_1_in__0[1]
    SLICE_X57Y23         FDCE                                         r  U_UART_CU/inst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.438    14.779    U_UART_CU/clk_IBUF_BUFG
    SLICE_X57Y23         FDCE                                         r  U_UART_CU/inst_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y23         FDCE (Setup_fdce_C_D)        0.047    15.051    U_UART_CU/inst_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  5.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_UART/U_UART_RX/rx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.557     1.440    U_UART_FIFO/U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X55Y29         FDCE                                         r  U_UART_FIFO/U_UART/U_UART_RX/rx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  U_UART_FIFO/U_UART/U_UART_RX/rx_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.116     1.697    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/DIB
    SLICE_X54Y27         RAMD64E                                      r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.824     1.951    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/WCLK
    SLICE_X54Y27         RAMD64E                                      r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X54Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.598    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.793%)  route 0.219ns (57.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.558     1.441    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.219     1.824    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_6_6/A3
    SLICE_X56Y26         RAMD64E                                      r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.822     1.949    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_6_6/WCLK
    SLICE_X56Y26         RAMD64E                                      r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_6_6/DP/CLK
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y26         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.692    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.793%)  route 0.219ns (57.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.558     1.441    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.219     1.824    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_6_6/A3
    SLICE_X56Y26         RAMD64E                                      r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.822     1.949    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_6_6/WCLK
    SLICE_X56Y26         RAMD64E                                      r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y26         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.692    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.793%)  route 0.219ns (57.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.558     1.441    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.219     1.824    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_7_7/A3
    SLICE_X56Y26         RAMD64E                                      r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.822     1.949    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_7_7/WCLK
    SLICE_X56Y26         RAMD64E                                      r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_7_7/DP/CLK
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y26         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.692    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.793%)  route 0.219ns (57.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.558     1.441    U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X56Y27         FDCE                                         r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y27         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_UART_FIFO/U_FIFO_TX/U_FIFO_CU/wptr_reg_reg[3]/Q
                         net (fo=19, routed)          0.219     1.824    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_7_7/A3
    SLICE_X56Y26         RAMD64E                                      r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.822     1.949    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_7_7/WCLK
    SLICE_X56Y26         RAMD64E                                      r  U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y26         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.692    U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.506%)  route 0.199ns (58.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.553     1.436    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[5]/Q
                         net (fo=19, routed)          0.199     1.776    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/ADDRD5
    SLICE_X54Y27         RAMD64E                                      r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.824     1.951    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/WCLK
    SLICE_X54Y27         RAMD64E                                      r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X54Y27         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.643    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.506%)  route 0.199ns (58.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.553     1.436    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[5]/Q
                         net (fo=19, routed)          0.199     1.776    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/ADDRD5
    SLICE_X54Y27         RAMD64E                                      r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.824     1.951    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/WCLK
    SLICE_X54Y27         RAMD64E                                      r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X54Y27         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.643    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.506%)  route 0.199ns (58.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.553     1.436    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[5]/Q
                         net (fo=19, routed)          0.199     1.776    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/ADDRD5
    SLICE_X54Y27         RAMD64E                                      r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.824     1.951    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/WCLK
    SLICE_X54Y27         RAMD64E                                      r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X54Y27         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.643    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.506%)  route 0.199ns (58.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.553     1.436    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[5]/Q
                         net (fo=19, routed)          0.199     1.776    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/ADDRD5
    SLICE_X54Y27         RAMD64E                                      r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.824     1.951    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/WCLK
    SLICE_X54Y27         RAMD64E                                      r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X54Y27         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.643    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_UART/U_UART_RX/rx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.558%)  route 0.175ns (55.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.558     1.441    U_UART_FIFO/U_UART/U_UART_RX/clk_IBUF_BUFG
    SLICE_X57Y28         FDCE                                         r  U_UART_FIFO/U_UART/U_UART_RX/rx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_UART_FIFO/U_UART/U_UART_RX/rx_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.175     1.758    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/DIA
    SLICE_X54Y27         RAMD64E                                      r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.824     1.951    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/WCLK
    SLICE_X54Y27         RAMD64E                                      r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.478     1.473    
    SLICE_X54Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.620    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X60Y20   U_Stopwatch_watch/U_CLK_DIV/o_sec_tick_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X60Y16   U_Stopwatch_watch/U_CLK_DIV/sec_count_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X58Y17   U_Stopwatch_watch/U_CLK_DIV/sec_count_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X58Y17   U_Stopwatch_watch/U_CLK_DIV/sec_count_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X58Y17   U_Stopwatch_watch/U_CLK_DIV/sec_count_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X60Y17   U_Stopwatch_watch/U_CLK_DIV/sec_count_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X58Y18   U_Stopwatch_watch/U_CLK_DIV/sec_count_reg[17]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X58Y18   U_Stopwatch_watch/U_CLK_DIV/sec_count_reg[18]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X58Y18   U_Stopwatch_watch/U_CLK_DIV/sec_count_reg[19]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y25   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y25   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y25   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y26   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y26   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y26   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y25   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y26   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y25   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y25   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y27   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y27   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y27   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y27   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y25   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y25   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y25   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y25   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y25   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y25   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_63_3_5/RAMD/CLK



