#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001055f60 .scope module, "tb_clock_gen" "tb_clock_gen" 2 3;
 .timescale 0 0;
v0000000001022fd0_0 .net "clk", 0 0, v0000000001056280_0;  1 drivers
S_00000000010560f0 .scope module, "cg" "clock_gen" 2 7, 3 1 0, S_0000000001055f60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
v0000000001056280_0 .var "clk", 0 0;
    .scope S_00000000010560f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001056280_0, 0;
    %end;
    .thread T_0;
    .scope S_00000000010560f0;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0000000001056280_0;
    %inv;
    %store/vec4 v0000000001056280_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000010560f0;
T_2 ;
    %delay 1000, 0;
    %vpi_call 3 7 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000001055f60;
T_3 ;
    %vpi_call 2 12 "$monitor", "clk is %d", v0000000001022fd0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "clock_generator_tb.v";
    "./clock_generator.v";
