// Seed: 3032042277
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    id_10,
    output tri0 id_8
);
  if (-1'b0) wire id_11;
  else begin : LABEL_0
    wire id_12, id_13, id_14;
  end
  tri id_15, id_16;
  assign module_1.id_4 = 0;
  wire id_17;
  assign id_16 = 1;
  integer id_18;
endmodule
module module_1 (
    input logic id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri id_4,
    input wire id_5,
    output tri id_6,
    input wire id_7,
    output tri0 id_8,
    input uwire id_9,
    id_12,
    input logic id_10
);
  tri0 id_13, id_14;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_5,
      id_9,
      id_5,
      id_9,
      id_4,
      id_8,
      id_6
  );
  always @(*) id_12 <= -1 ? id_0 : id_10;
  assign id_13 = 1;
endmodule
