# Instruction Codes And Mnemonics:
### The following are also available in m2cpu_ISA.ods
#### Load A
- LDA G (0x00)
- LDA H (0x02)
- LDA X (0x04)
- LDA Y (0x06)
- LDA M (0x08)
#### Load G
- LDG A (0x10)
- LDG H (0x12)
- LDG X (0x14)
- LDG Y (0x16)
- LDG M (0x18)
#### Load H
- LDH A (0x20)
- LDH G (0x22)
- LDH X (0x24)
- LDH Y (0x26)
- LDH M (0x28)
#### Load X
- LDX A (0x30)
- LDX G (0x32)
- LDX H (0x34)
- LDX Y (0x36)
- LDX M (0x38)
#### Load Y
- LDY A (0x40)
- LDY G (0x42)
- LDY H (0x44)
- LDY X (0x46)
- LDY M (0x48)
#### Load Memory
- LDM A (0x50)
- LDM G (0x52)
- LDM H (0x54)
- LDM X (0x56)
- LDM Y (0x58)
#### Load Immediate
- LDA # (0x0D)
- LDG # (0x1D)
- LDH # (0x2D)
- LDX # (0x3D)
- LDY # (0x4D)
#### Misc. Load/Interchange
- LDGH PC (0x5D)
- LDPC GH (0x6D)
- LDSP X (0xD2)
- LDX SP (0xE2)
- LDY S (0xF2)
#### Stack operations
- PHA (0x82)
- PHG (0x92)
- PHH (0xA2)
- PHX (0xB2)
- PHY (0xC2)
- PPA (0x85)
- PPG (0x95)
- PPH (0xA5)
- PPX (0xB5)
- PPY (0xC5)
#### Flag Manipulations
- SZF (0x81)
- CZF (0x91)
- SNF (0xA1)
- CNF (0xB1)
- SCF (0xC1)
- CCF (0xD1)
- SOF (0xE1)
- COF (0xF1)
#### Conditional Branches:
- BZS (0x80)
- BZC (0x90)
- BNS (0xA0)
- BNC (0xB0)
- BCS (0xC0)
- BCC (0xD0)
- BOS (0xE0)
- BOC (0xF0)
#### Register ALU Operations
- ADD (0x88)
- SUB (0x98)
- AND (0xA8)
- NND (0xB8)
- ORR (0xC8)
- XOR (0xD8)
#### Addressed ALU Operations
- ADA (0x8A)
- SUA (0x9A)
- ANA (0xAA)
- NNA (0xBA)
- ORA (0xCA)
- XOA (0xDA)
#### Immediate ALU Operations
- ADI # (0x8C)
- SUI # (0x9C)
- ANI # (0xAC)
- NNI # (0xBC)
- ORI # (0xCC)
- XOI # (0xDC)
#### Single Operand ALU Operations
- STL (0xE8)
- STR (0xEA)
#### No-operation:
- NOP (0xFF)